
---------- Begin Simulation Statistics ----------
simSeconds                                   0.397504                       # Number of seconds simulated (Second)
simTicks                                 397503908750                       # Number of ticks simulated (Tick)
finalTick                                397503908750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1313.57                       # Real time elapsed on the host (Second)
hostTickRate                                302613017                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3093076                       # Number of bytes of host memory used (Byte)
simInsts                                    244907757                       # Number of instructions simulated (Count)
simOps                                      269471558                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   186444                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     205144                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles         255764478                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.instsAdded        151374464                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus0.nonSpecInstsAdded      1238239                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus0.instsIssued       149691118                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus0.squashedInstsIssued       139891                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus0.squashedInstsExamined     19048664                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus0.squashedOperandsExamined     13575266                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus0.squashedNonSpecRemoved       133600                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::samples    183522650                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::mean     0.815655                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::stdev     1.740672                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::0    138049429     75.22%     75.22% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::1     10501026      5.72%     80.94% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::2      9314604      5.08%     86.02% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::3      7699426      4.20%     90.21% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::4      5943823      3.24%     93.45% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::5      4303775      2.35%     95.80% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::6      3836988      2.09%     97.89% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::7      1842121      1.00%     98.89% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::8      2031458      1.11%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::total    183522650                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntAlu      1102999     51.34%     51.34% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntMult         3529      0.16%     51.50% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntDiv        12938      0.60%     52.10% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatAdd            0      0.00%     52.10% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatCmp            0      0.00%     52.10% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatCvt            0      0.00%     52.10% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMult            0      0.00%     52.10% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMultAcc            0      0.00%     52.10% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatDiv            0      0.00%     52.10% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMisc           88      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatSqrt            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAdd            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAddAcc            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAlu            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdCmp            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdCvt            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMisc            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMult            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMultAcc            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShift            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShiftAcc            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdDiv            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSqrt            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatAdd            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatAlu            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatCmp            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatCvt            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatDiv            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMisc            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMult            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceAdd            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceAlu            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceCmp            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAes            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAesMix            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha1Hash            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha256Hash            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShaSigma2            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShaSigma3            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdPredAlu            0      0.00%     52.11% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::MemRead       607382     28.27%     80.38% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::MemWrite       421608     19.62%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::No_OpClass        34806      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntAlu    110029241     73.50%     73.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntMult       683898      0.46%     73.98% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntDiv        11223      0.01%     73.99% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatAdd            0      0.00%     73.99% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     73.99% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatCvt            0      0.00%     73.99% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMult            0      0.00%     73.99% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.99% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     73.99% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMisc        37616      0.03%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAdd            1      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAlu            6      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMisc          217      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMult            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShift            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAes            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::MemRead     24449127     16.33%     90.35% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::MemWrite     14444983      9.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::total    149691118                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.issueRate          0.585269                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus0.fuBusy              2148544                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus0.fuBusyRate         0.014353                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus0.intInstQueueReads    485079272                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus0.intInstQueueWrites    171593150                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus0.intInstQueueWakeupAccesses    142992195                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus0.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.vecInstQueueReads       114049                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus0.vecInstQueueWrites        83742                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus0.vecInstQueueWakeupAccesses        53464                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.intAluAccesses    151747061                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus0.vecAluAccesses        57795                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus0.squashCycles         993756                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus0.blockCycles        14556859                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus0.unblockCycles       3668444                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus0.dispatchedInsts    153392277                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus0.dispSquashedInsts        73277                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus0.dispLoadInsts      21438775                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus0.dispStoreInsts     14655484                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus0.dispNonSpecInsts       400806                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus0.iqFullEvents         116939                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus0.lsqFullEvents       3441158                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus0.memOrderViolationEvents        16444                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus0.predictedTakenIncorrect       112276                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus0.predictedNotTakenIncorrect       238164                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus0.branchMispredicts       350440                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus0.numInsts          147303289                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus0.numLoadInsts       24184881                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus0.numSquashedInsts      2128140                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus0.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus0.numNop               779574                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus0.numRefs            38419286                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus0.numBranches        29177425                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus0.numStoreInsts      14234405                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus0.numRate            0.575933                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus0.instsToCommit     143158188                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus0.writebackCount    143045659                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus0.producerInst       80835700                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus0.consumerInst      141810878                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus0.wbRate             0.559287                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.wbFanout           0.570025                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus0.timesIdled           475255                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus0.idleCycles         72241828                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus0.quiesceCycles    1334227281                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus0.committedInsts    122710925                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus0.committedOps      133564039                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus0.cpi                2.084284                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus0.totalCpi           2.084284                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus0.ipc                0.479781                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.totalIpc           0.479781                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus0.intRegfileReads    173808917                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus0.intRegfileWrites    104022210                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus0.vecRegfileReads        42369                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus0.vecRegfileWrites        11449                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus0.vecPredRegfileReads           18                       # number of predicate regfile reads (Count)
testsys.cpu_cluster.cpus0.ccRegfileReads     47301850                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus0.ccRegfileWrites     46060704                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus0.miscRegfileReads    808656088                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus0.miscRegfileWrites       533805                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.insertedLoads     21438775                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.insertedStores     14655484                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.conflictingLoads      1187464                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.conflictingStores      1277168                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.branchPred.lookups     39687560                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.condPredicted     26344882                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus0.branchPred.condIncorrect       412472                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBLookups     18087477                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHits     17626847                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.974533                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus0.branchPred.RASUsed      5181457                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus0.branchPred.RASIncorrect         7057                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectLookups       667896                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectHits       604075                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMisses        63821                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMispredicted        10069                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus0.commit.commitSquashedInsts     19134934                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus0.commit.commitNonSpecStalls      1104639                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus0.commit.branchMispredicts       309167                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::samples    180830920                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::mean     0.742408                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::stdev     1.919886                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::0    143355035     79.28%     79.28% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::1     14385184      7.96%     87.23% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::2      4784829      2.65%     89.88% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::3      2579893      1.43%     91.30% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::4      2486394      1.37%     92.68% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::5      3102266      1.72%     94.39% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::6      1663861      0.92%     95.31% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::7       671876      0.37%     95.69% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::8      7801582      4.31%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::total    180830920                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.instsCommitted    123397267                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.commit.opsCommitted    134250381                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.commit.memRefs     32622074                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus0.commit.loads       18733982                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus0.commit.amos           81600                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus0.commit.membars       869547                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus0.commit.branches     27367377                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus0.commit.vectorInstructions        33254                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus0.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus0.commit.integer    118778096                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus0.commit.functionCalls      3297109                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::No_OpClass        32627      0.02%      0.02% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntAlu    100891968     75.15%     75.18% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntMult       674987      0.50%     75.68% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntDiv         8508      0.01%     75.69% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     75.69% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     75.69% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMult            0      0.00%     75.69% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.69% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMisc        20039      0.01%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAdd            1      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAlu            6      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMisc          171      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMult            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShift            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::MemRead     18733982     13.95%     89.66% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::MemWrite     13888092     10.34%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::total    134250381                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.commitEligibleSamples      7801582                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data     23389596                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total     23389596                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data     23448656                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total     23448656                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data      9197011                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total      9197011                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data      9703533                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total      9703533                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data 407282163579                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total 407282163579                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data 407282163579                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total 407282163579                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data     32586607                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total     32586607                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data     33152189                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total     33152189                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.282233                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.282233                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.292697                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.292697                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data 44284.187937                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total 44284.187937                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data 41972.564382                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total 41972.564382                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs     21011676                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets       182825                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs       632514                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets         1345                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs    33.219306                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets   135.929368                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks      1948451                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total      1948451                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data      7491783                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::total      7491783                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data      7491783                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::total      7491783                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data      1705228                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total      1705228                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data      2210591                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total      2210591                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data         7636                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total         7636                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data  63291669464                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total  63291669464                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data 140767384964                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total 140767384964                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    338386000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total    338386000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.052329                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.052329                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.066680                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.066680                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 37116.250416                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total 37116.250416                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 63678.620316                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total 63678.620316                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 44314.562598                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 44314.562598                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements      2125932                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data    707415750                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::total    707415750                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrHits::cpu_cluster.cpus0.data        11763                       # number of CleanInvalidReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrHits::total        11763                       # number of CleanInvalidReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data         1764                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::total         1764                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data    704409500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::total    704409500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 399325.113379                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::total 399325.113379                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.missLatency::cpu_cluster.cpus0.data     17643750                       # number of CleanSharedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.missLatency::total     17643750                       # number of CleanSharedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus0.data        14115                       # number of CleanSharedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMisses::total        14115                       # number of CleanSharedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus0.data     10600365                       # number of CleanSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissLatency::total     10600365                       # number of CleanSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data          751                       # average CleanSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMshrMissLatency::total          751                       # average CleanSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data       119812                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::total       119812                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data   1587512000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::total   1587512000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 13250.025039                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::total 13250.025039                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data        58061                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total        58061                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::cpu_cluster.cpus0.data         4449                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::total         4449                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus0.data     31113500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::total     31113500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data        62510                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total        62510                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::cpu_cluster.cpus0.data     0.071173                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::total     0.071173                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus0.data  6993.369296                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::total  6993.369296                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus0.data         4119                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::total         4119                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus0.data          330                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::total          330                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus0.data      4976250                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::total      4976250                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus0.data     0.005279                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::total     0.005279                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 15079.545455                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::total 15079.545455                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data     15183126                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total     15183126                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data      3794936                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total      3794936                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data 125235463500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total 125235463500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data     18978062                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total     18978062                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.199964                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.199964                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data 33000.678668                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total 33000.678668                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data      2972902                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total      2972902                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data       822034                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total       822034                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         2605                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total         2605                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data  16087764250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total  16087764250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    338386000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total    338386000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.043315                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.043315                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data 19570.679862                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total 19570.679862                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 129898.656430                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 129898.656430                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::cpu_cluster.cpus0.data        56460                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::total        56460                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::cpu_cluster.cpus0.data       503615                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::total       503615                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::cpu_cluster.cpus0.data       560075                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::total       560075                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::cpu_cluster.cpus0.data     0.899192                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::total     0.899192                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus0.data       502480                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::total       502480                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus0.data  77413013000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::total  77413013000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus0.data     0.897166                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::total     0.897166                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 154061.879080                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::total 154061.879080                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::cpu_cluster.cpus0.data         2600                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::total         2600                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::cpu_cluster.cpus0.data         2907                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::total         2907                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::cpu_cluster.cpus0.data         5507                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::total         5507                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::cpu_cluster.cpus0.data     0.527874                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::total     0.527874                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus0.data         2883                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::total         2883                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus0.data     62702500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::total     62702500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus0.data     0.523516                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::total     0.523516                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus0.data 21749.046133                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::total 21749.046133                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondFailReq.missLatency::cpu_cluster.cpus0.data         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondFailReq.missLatency::total         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondFailReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondFailReq.mshrMissLatency::cpu_cluster.cpus0.data         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondFailReq.mshrMissLatency::total         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondFailReq.avgMshrMissLatency::cpu_cluster.cpus0.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::cpu_cluster.cpus0.data        46037                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::total        46037                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.misses::cpu_cluster.cpus0.data           28                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.misses::total           28                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missLatency::cpu_cluster.cpus0.data        84000                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missLatency::total        84000                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::cpu_cluster.cpus0.data        46065                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::total        46065                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missRate::cpu_cluster.cpus0.data     0.000608                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missRate::total     0.000608                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus0.data         3000                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMissLatency::total         3000                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus0.data           28                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMisses::total           28                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus0.data        77250                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissLatency::total        77250                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus0.data     0.000608                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissRate::total     0.000608                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus0.data  2758.928571                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMshrMissLatency::total  2758.928571                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data        73634                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total        73634                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data         7966                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total         7966                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data     56495000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total     56495000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data        81600                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total        81600                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.097623                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.097623                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data  7092.016068                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total  7092.016068                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::cpu_cluster.cpus0.data           11                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::total           11                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data         7955                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total         7955                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data     54391250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total     54391250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.097488                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.097488                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data  6837.366436                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total  6837.366436                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::cpu_cluster.cpus0.data         5982                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::total         5982                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::cpu_cluster.cpus0.data       175610                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::total       175610                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::cpu_cluster.cpus0.data  11532948503                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::total  11532948503                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::cpu_cluster.cpus0.data       181592                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::total       181592                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::cpu_cluster.cpus0.data     0.967058                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::total     0.967058                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus0.data 65673.643318                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::total 65673.643318                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus0.data          837                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::total          837                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus0.data       174773                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::total       174773                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus0.data  11465081753                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::total  11465081753                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus0.data     0.962449                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::total     0.962449                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus0.data 65599.845245                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::total 65599.845245                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data      8200488                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total      8200488                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data      5226465                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total      5226465                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data 270513751576                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total 270513751576                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data     13426953                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total     13426953                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.389252                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.389252                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data 51758.454630                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total 51758.454630                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data      4518044                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total      4518044                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data       708421                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total       708421                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         5031                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total         5031                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data  35738823461                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total  35738823461                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.052761                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.052761                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data 50448.565840                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total 50448.565840                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   475.774959                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs     25873594                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs      2157413                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs    11.992879                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick  14820377500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   475.774959                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.929248                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.929248                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          466                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::2          466                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024     0.910156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses     69137049                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses     69137049                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.decode.idleCycles     16444961                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus0.decode.blockedCycles    138254416                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus0.decode.runCycles     22264992                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus0.decode.unblockCycles      5564525                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus0.decode.squashCycles       993756                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus0.decode.branchResolved     15670068                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus0.decode.branchMispred       106562                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus0.decode.decodedInsts    167027575                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus0.decode.squashedInsts       415485                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker       283020                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total       283020                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker       283020                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total       283020                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker        94690                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total        94690                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker        94690                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total        94690                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1628493560                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total   1628493560                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1628493560                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total   1628493560                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker       377710                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total       377710                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker       377710                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total       377710                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.250695                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.250695                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.250695                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.250695                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 17198.157778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 17198.157778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 17198.157778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 17198.157778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks        46553                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total        46553                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        94690                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total        94690                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        94690                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total        94690                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1533803560                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total   1533803560                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1533803560                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total   1533803560                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.250695                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.250695                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.250695                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.250695                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 16198.157778                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 16198.157778                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 16198.157778                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 16198.157778                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements        46553                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker       283020                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total       283020                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker        94690                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total        94690                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker   1628493560                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total   1628493560                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker       377710                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total       377710                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.250695                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.250695                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 17198.157778                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 17198.157778                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        94690                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total        94690                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1533803560                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total   1533803560                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.250695                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.250695                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 16198.157778                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 16198.157778                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse    15.272138                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs       377710                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs        94690                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     3.988911                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick  14820207500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker    15.272138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker     0.954509                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total     0.954509                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses      3116370                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses      3116370                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.fetch.icacheStallCycles     14870788                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus0.fetch.insts       175435738                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus0.fetch.branches     39687560                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus0.fetch.predictedBranches     23412379                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus0.fetch.cycles      166432401                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus0.fetch.squashCycles      2197669                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus0.fetch.tlbCycles       806392                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus0.fetch.miscStallCycles        24840                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingTrapStallCycles        72582                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingQuiesceStallCycles       214597                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus0.fetch.icacheWaitRetryStallCycles         2212                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus0.fetch.cacheLines     32353395                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus0.fetch.icacheSquashes       109362                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus0.fetch.tlbSquashes         4686                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::samples    183522650                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::mean     1.027277                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::stdev     2.210726                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::0    138679937     75.57%     75.57% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::1      7605113      4.14%     79.71% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::2      9840291      5.36%     85.07% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::3      3363599      1.83%     86.90% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::4      5256637      2.86%     89.77% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::5      3536744      1.93%     91.70% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::6      3834914      2.09%     93.79% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::7      1810906      0.99%     94.77% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::8      9594509      5.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::total    183522650                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.branchRate     0.155172                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus0.fetch.rate         0.685927                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst     31759205                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total     31759205                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst     31759205                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total     31759205                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst       354411                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total       354411                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst       354411                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total       354411                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst   9875896202                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total   9875896202                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst   9875896202                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total   9875896202                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst     32113616                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total     32113616                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst     32113616                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total     32113616                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.011036                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.011036                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.011036                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.011036                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 27865.659367                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 27865.659367                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 27865.659367                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 27865.659367                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs        35965                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets         3858                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs          774                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets           39                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs    46.466408                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets    98.923077                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks       309891                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total       309891                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrHits::cpu_cluster.cpus0.inst        43664                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrHits::total        43664                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrHits::cpu_cluster.cpus0.inst        43664                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrHits::total        43664                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst       310747                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total       310747                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst       310747                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total       310747                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheable::cpu_cluster.cpus0.inst       239761                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheable::total       239761                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst   8174361711                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total   8174361711                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst   8174361711                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total   8174361711                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst  14698784000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::total  14698784000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.009676                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.009676                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.009676                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.009676                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 26305.520925                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 26305.520925                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 26305.520925                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 26305.520925                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 61305.983876                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::total 61305.983876                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements       309891                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst     31759205                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total     31759205                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst       354411                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total       354411                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst   9875896202                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total   9875896202                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst     32113616                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total     32113616                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.011036                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.011036                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 27865.659367                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 27865.659367                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrHits::cpu_cluster.cpus0.inst        43664                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrHits::total        43664                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst       310747                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total       310747                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst       239761                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::total       239761                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst   8174361711                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total   8174361711                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst  14698784000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::total  14698784000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.009676                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.009676                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 26305.520925                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 26305.520925                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 61305.983876                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::total 61305.983876                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse   730.439730                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs     32069952                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs       310747                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs   103.202773                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick  14820034500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst   730.439730                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst     0.951093                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total     0.951093                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::2          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses     96651595                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses     96651595                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker        51995                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total        51995                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker        51995                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total        51995                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         8986                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total         8986                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         8986                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total         8986                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker    319574764                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total    319574764                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker    319574764                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total    319574764                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker        60981                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total        60981                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker        60981                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total        60981                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147357                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.147357                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147357                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.147357                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 35563.628311                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 35563.628311                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 35563.628311                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 35563.628311                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks         8911                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total         8911                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         8986                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total         8986                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         8986                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total         8986                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    310588764                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total    310588764                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    310588764                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total    310588764                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147357                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.147357                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147357                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.147357                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 34563.628311                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 34563.628311                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 34563.628311                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 34563.628311                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements         8911                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker        51995                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total        51995                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker         8986                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total         8986                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker    319574764                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total    319574764                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker        60981                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total        60981                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.147357                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.147357                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 35563.628311                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 35563.628311                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         8986                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total         8986                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    310588764                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total    310588764                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147357                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.147357                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 34563.628311                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 34563.628311                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse    15.198312                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs        60981                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs         8986                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs     6.786223                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick  14819853500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker    15.198312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker     0.949894                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total     0.949894                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses       496834                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses       496834                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.lsq0.forwLoads       663039                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus0.lsq0.squashedLoads      2704793                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.ignoredResponses          791                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.memOrderViolation        16444                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus0.lsq0.squashedStores       767392                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.rescheduledLoads      1257784                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus0.lsq0.blockedByCache       678630                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::samples     18183736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::mean    37.378239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::stdev   128.999634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::0-9     13405555     73.72%     73.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::10-19      2114294     11.63%     85.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::20-29       381724      2.10%     87.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::30-39       148516      0.82%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::40-49        33180      0.18%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::50-59        25007      0.14%     88.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::60-69       138459      0.76%     89.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::70-79        34388      0.19%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::80-89        49893      0.27%     89.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::90-99       836946      4.60%     94.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::100-109         2166      0.01%     94.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::110-119         3701      0.02%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::120-129         2248      0.01%     94.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::130-139         2125      0.01%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::140-149         2204      0.01%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::150-159         4903      0.03%     94.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::160-169         3519      0.02%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::170-179         4960      0.03%     94.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::180-189         9397      0.05%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::190-199         6812      0.04%     94.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::200-209        18616      0.10%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::210-219        49478      0.27%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::220-229        68985      0.38%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::230-239        27471      0.15%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::240-249        14284      0.08%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::250-259        11792      0.06%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::260-269         8449      0.05%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::270-279        22971      0.13%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::280-289        11600      0.06%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::290-299        14698      0.08%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::overflows       725395      3.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::max_value         3223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::total     18183736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits     21567244                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses       149560                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits     14113022                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses       111621                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts        85546                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries        48846                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            3                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults         1047                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults          775                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses     21716804                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses     14224643                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits       35680266                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses       261181                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses     35941447                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks       260134                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor       260134                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          873                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        84673                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.squashedBefore       155401                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples       104733                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::mean  1603.174262                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::stdev 14008.181700                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0-32767       103289     98.62%     98.62% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::32768-65535          416      0.40%     99.02% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::65536-98303          615      0.59%     99.61% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::98304-131071          105      0.10%     99.71% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::131072-163839          104      0.10%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::163840-196607           85      0.08%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::196608-229375           35      0.03%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::229376-262143           46      0.04%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::262144-294911            9      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::294912-327679           12      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::327680-360447            5      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::360448-393215            6      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::393216-425983            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::425984-458751            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::458752-491519            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total       104733                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples       220789                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 17840.113185                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean  7123.312802                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 42081.065236                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-65535       200818     90.95%     90.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-131071        12142      5.50%     96.45% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-196607         4982      2.26%     98.71% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-262143         1912      0.87%     99.58% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-327679          478      0.22%     99.79% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::327680-393215          240      0.11%     99.90% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-458751          143      0.06%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::458752-524287           42      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::524288-589823           28      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::720896-786431            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total       220789                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::samples  62196884912                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::mean     0.430543                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::stdev     0.840588                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::0-3  62033566662     99.74%     99.74% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::4-7     92648750      0.15%     99.89% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::8-11     24015250      0.04%     99.92% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::12-15     11576500      0.02%     99.94% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::16-19      9973000      0.02%     99.96% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::20-23      6621000      0.01%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::24-27      5014250      0.01%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::28-31      2204750      0.00%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::32-35     11011750      0.02%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::36-39       187500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::40-43        65500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::total  62196884912                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB        84673     98.98%     98.98% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB          873      1.02%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total        85546                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data       260134                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total       260134                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data        85546                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total        85546                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total       345680                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits     32120766                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses        17394                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts        14776                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries          912                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults         2682                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses     32138160                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits       32120766                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses        17394                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses     32138160                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks        17394                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor        17394                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          401                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        14375                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.squashedBefore         1730                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples        15664                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::mean  1175.019152                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::stdev 10295.323753                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0-32767        15467     98.74%     98.74% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::32768-65535           78      0.50%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::65536-98303           92      0.59%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::98304-131071            7      0.04%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::131072-163839            8      0.05%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::163840-196607            6      0.04%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::196608-229375            2      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::229376-262143            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::262144-294911            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::294912-327679            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total        15664                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples        16506                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 27067.096813                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 11753.705561                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 42397.874119                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-32767        12505     75.76%     75.76% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::32768-65535         1158      7.02%     82.78% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-98303         2307     13.98%     96.75% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::98304-131071          176      1.07%     97.82% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-163839          135      0.82%     98.64% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::163840-196607           83      0.50%     99.14% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::196608-229375           46      0.28%     99.42% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::229376-262143           24      0.15%     99.56% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::262144-294911           17      0.10%     99.67% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::294912-327679           15      0.09%     99.76% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::327680-360447           16      0.10%     99.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::360448-393215           11      0.07%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::393216-425983            4      0.02%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::425984-458751            5      0.03%     99.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::458752-491519            2      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::491520-524287            2      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total        16506                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::samples  32128652590                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::mean     0.859071                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::stdev     0.349477                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::0   4540922862     14.13%     14.13% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::1  27577712728     85.84%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::2      7685500      0.02%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::3      1857500      0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::4       288000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::5       143500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::6        31250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::7        11250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::total  32128652590                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB        14375     97.29%     97.29% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB          401      2.71%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total        14776                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst        17394                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total        17394                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst        14776                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total        14776                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total        32170                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions         5354                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples         2677                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 124601119.042959                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 63220992.698613                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows          114      4.26%      4.26% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10         2563     95.74%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162677156                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total         2677                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON  63946713072                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 333557195678                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.rename.squashCycles       993756                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus0.rename.idleCycles     19538110                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus0.rename.blockCycles     24185499                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus0.rename.serializeStallCycles     42016599                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus0.rename.runCycles     24679806                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus0.rename.unblockCycles     72108880                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus0.rename.renamedInsts    159503222                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus0.rename.ROBFullEvents       235898                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus0.rename.IQFullEvents      2687143                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus0.rename.LQFullEvents       717427                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus0.rename.SQFullEvents     66333170                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus0.rename.renamedOperands    168045788                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus0.rename.lookups    246303171                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus0.rename.intLookups    187495645                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus0.rename.vecLookups        47195                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus0.rename.committedMaps    137938970                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus0.rename.undoneMaps     30106818                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus0.rename.serializing      2122358                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus0.rename.tempSerializing      1584421                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus0.rename.skidInsts     27361071                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus0.rob.reads         325725966                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus0.rob.writes        309462766                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus0.thread_0.numInsts    122710925                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps    133564039                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles          44479183                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.instsAdded         22974522                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus1.nonSpecInstsAdded       125159                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus1.instsIssued        22223991                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus1.squashedInstsIssued        51580                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus1.squashedInstsExamined      2931683                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus1.squashedOperandsExamined      2120827                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus1.squashedNonSpecRemoved        13745                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::samples     27942227                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::mean     0.795355                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::stdev     1.494380                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::0     20216134     72.35%     72.35% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::1      1573064      5.63%     77.98% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::2       926580      3.32%     81.30% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::3      3785236     13.55%     94.84% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::4       603494      2.16%     97.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::5       341239      1.22%     98.22% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::6       258464      0.92%     99.15% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::7       133024      0.48%     99.62% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::8       104992      0.38%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::total     27942227                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntAlu        63174     24.76%     24.76% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntMult         1535      0.60%     25.36% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntDiv        14755      5.78%     31.14% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatAdd            0      0.00%     31.14% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatCmp            0      0.00%     31.14% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatCvt            0      0.00%     31.14% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMult            0      0.00%     31.14% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMultAcc            0      0.00%     31.14% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatDiv            0      0.00%     31.14% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMisc          105      0.04%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatSqrt            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAdd            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAddAcc            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAlu            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdCmp            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdCvt            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMisc            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMult            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMultAcc            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShift            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShiftAcc            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdDiv            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSqrt            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatAdd            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatAlu            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatCmp            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatCvt            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatDiv            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMisc            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMult            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceAdd            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceAlu            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceCmp            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAes            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAesMix            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha1Hash            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha256Hash            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShaSigma2            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShaSigma3            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdPredAlu            0      0.00%     31.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::MemRead       107908     42.29%     73.47% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::MemWrite        67684     26.53%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::No_OpClass         3145      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntAlu     14860761     66.87%     66.88% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntMult        39872      0.18%     67.06% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntDiv        10282      0.05%     67.11% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     67.11% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     67.11% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatCvt            0      0.00%     67.11% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMult            0      0.00%     67.11% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.11% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     67.11% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMisc        37918      0.17%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAdd           14      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAlu            1      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMisc          263      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMult            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShift            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAes            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::MemRead      5610401     25.24%     92.52% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::MemWrite      1661334      7.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::total     22223991                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.issueRate          0.499649                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus1.fuBusy               255161                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus1.fuBusyRate         0.011481                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus1.intInstQueueReads     72581662                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus1.intInstQueueWrites     25955026                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus1.intInstQueueWakeupAccesses     21667858                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus1.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.vecInstQueueReads       115288                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus1.vecInstQueueWrites        86629                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus1.vecInstQueueWakeupAccesses        53933                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.intAluAccesses     22417638                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus1.vecAluAccesses        58369                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus1.squashCycles         138720                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus1.blockCycles         2791198                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus1.unblockCycles        499526                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus1.dispatchedInsts     23281751                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus1.dispSquashedInsts        30678                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus1.dispLoadInsts       5633358                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus1.dispStoreInsts      1756201                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus1.dispNonSpecInsts        94642                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus1.iqFullEvents          16879                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus1.lsqFullEvents        471322                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus1.memOrderViolationEvents        10544                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus1.predictedTakenIncorrect        43809                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus1.predictedNotTakenIncorrect       101565                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus1.branchMispredicts       145374                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus1.numInsts           21984618                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus1.numLoadInsts        5502811                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus1.numSquashedInsts       166573                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus1.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus1.numNop               182070                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus1.numRefs             7122602                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus1.numBranches         5517136                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus1.numStoreInsts       1619791                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus1.numRate            0.494268                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus1.instsToCommit      21763470                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus1.writebackCount     21721791                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus1.producerInst        9627698                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus1.consumerInst       14317794                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus1.wbRate             0.488359                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.wbFanout           0.672429                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus1.timesIdled            91563                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus1.idleCycles         16536956                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus1.quiesceCycles    1545512566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus1.committedInsts     18604833                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus1.committedOps       20167998                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus1.cpi                2.390733                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus1.totalCpi           2.390733                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus1.ipc                0.418282                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.totalIpc           0.418282                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus1.intRegfileReads     21046273                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus1.intRegfileWrites     12200134                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus1.vecRegfileReads        42746                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus1.vecRegfileWrites        11435                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus1.vecPredRegfileReads           18                       # number of predicate regfile reads (Count)
testsys.cpu_cluster.cpus1.ccRegfileReads     12201935                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus1.ccRegfileWrites      2691183                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus1.miscRegfileReads    137872241                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus1.miscRegfileWrites       132520                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.insertedLoads      5633358                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.insertedStores      1756201                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.conflictingLoads       405600                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.conflictingStores       424070                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.branchPred.lookups      6648513                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.condPredicted      5363735                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus1.branchPred.condIncorrect       188039                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBLookups      5074838                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHits      4808392                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.947497                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus1.branchPred.RASUsed       458943                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus1.branchPred.RASIncorrect         3892                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectLookups        79984                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectHits        18186                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMisses        61798                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMispredicted         7444                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus1.commit.commitSquashedInsts      2952256                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus1.commit.commitNonSpecStalls       111414                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus1.commit.branchMispredicts       125393                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::samples     27455112                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::mean     0.740355                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::stdev     1.602135                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::0     20817712     75.82%     75.82% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::1      1499932      5.46%     81.29% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::2       543482      1.98%     83.27% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::3      3436499     12.52%     95.78% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::4       252728      0.92%     96.70% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::5       172709      0.63%     97.33% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::6       108736      0.40%     97.73% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::7        83246      0.30%     98.03% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::8       540068      1.97%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::total     27455112                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.instsCommitted     18763367                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.commit.opsCommitted     20326532                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.commit.memRefs      6491385                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus1.commit.loads        4993919                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus1.commit.amos           40863                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus1.commit.membars        68709                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus1.commit.branches      5188700                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus1.commit.vectorInstructions        32597                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus1.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus1.commit.integer     16120890                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus1.commit.functionCalls       284492                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::No_OpClass         1765      0.01%      0.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntAlu     13773455     67.76%     67.77% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntMult        32281      0.16%     67.93% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntDiv         7697      0.04%     67.97% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     67.97% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     67.97% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     67.97% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMult            0      0.00%     67.97% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.97% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     67.97% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMisc        19705      0.10%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAdd            9      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAlu            1      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMisc          234      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMult            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShift            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAes            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::MemRead      4993919     24.57%     92.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::MemWrite      1497466      7.37%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::total     20326532                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.commitEligibleSamples       540068                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data      6362998                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total      6362998                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data      6364435                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total      6364435                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data       402284                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total       402284                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data       403691                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total       403691                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data  11628833173                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total  11628833173                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data  11628833173                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total  11628833173                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data      6765282                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total      6765282                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data      6768126                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total      6768126                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.059463                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.059463                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.059646                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.059646                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data 28907.023826                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total 28907.023826                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data 28806.273048                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total 28806.273048                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs       119373                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets       116505                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs        17855                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets         1042                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs     6.685690                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets   111.809021                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks        99038                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total        99038                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data       221852                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total       221852                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data       221852                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total       221852                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data       180432                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total       180432                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data       181829                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total       181829                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data         2141                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total         2141                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data   5272201247                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total   5272201247                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data   5328194747                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total   5328194747                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    100631250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total    100631250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.026670                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.026670                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.026865                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.026865                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 29219.879218                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total 29219.879218                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 29303.327561                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total 29303.327561                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 47001.985054                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 47001.985054                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements       158975                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data        28000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissLatency::total        28000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data        14000                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.avgMshrMissLatency::total        14000                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data         1491                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total         1491                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::cpu_cluster.cpus1.data          134                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::total          134                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus1.data      1927000                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::total      1927000                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data         1625                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total         1625                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::cpu_cluster.cpus1.data     0.082462                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::total     0.082462                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus1.data 14380.597015                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::total 14380.597015                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus1.data           92                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrHits::total           92                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus1.data           42                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::total           42                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus1.data       515750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::total       515750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus1.data     0.025846                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::total     0.025846                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12279.761905                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::total 12279.761905                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data      5070409                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total      5070409                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data       240406                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total       240406                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data   8096137000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total   8096137000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data      5310815                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total      5310815                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.045267                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.045267                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data 33676.934020                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total 33676.934020                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data       124732                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total       124732                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data       115674                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total       115674                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         1120                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total         1120                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data   3924917250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total   3924917250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    100631250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total    100631250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.021781                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.021781                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data 33930.850926                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total 33930.850926                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 89849.330357                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 89849.330357                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::cpu_cluster.cpus1.data         1024                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::total         1024                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::cpu_cluster.cpus1.data           70                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::total           70                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::cpu_cluster.cpus1.data         1094                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::total         1094                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::cpu_cluster.cpus1.data     0.063985                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::total     0.063985                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus1.data           68                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::total           68                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus1.data      1241250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::total      1241250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus1.data     0.062157                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::total     0.062157                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 18253.676471                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::total 18253.676471                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::cpu_cluster.cpus1.data          413                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::total          413                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::cpu_cluster.cpus1.data         1337                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::total         1337                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::cpu_cluster.cpus1.data         1750                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::total         1750                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::cpu_cluster.cpus1.data     0.764000                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::total     0.764000                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus1.data         1329                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::total         1329                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus1.data     54752250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::total     54752250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus1.data     0.759429                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::total     0.759429                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus1.data 41198.081264                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::total 41198.081264                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondFailReq.missLatency::cpu_cluster.cpus1.data         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondFailReq.missLatency::total         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondFailReq.avgMissLatency::cpu_cluster.cpus1.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondFailReq.mshrMissLatency::cpu_cluster.cpus1.data         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondFailReq.mshrMissLatency::total         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondFailReq.avgMshrMissLatency::cpu_cluster.cpus1.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::cpu_cluster.cpus1.data         1476                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::total         1476                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.misses::cpu_cluster.cpus1.data            9                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.misses::total            9                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missLatency::cpu_cluster.cpus1.data        25500                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missLatency::total        25500                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::cpu_cluster.cpus1.data         1485                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::total         1485                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missRate::cpu_cluster.cpus1.data     0.006061                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missRate::total     0.006061                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus1.data  2833.333333                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMissLatency::total  2833.333333                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus1.data            8                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMisses::total            8                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus1.data        23750                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissLatency::total        23750                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus1.data     0.005387                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissRate::total     0.005387                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus1.data  2968.750000                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMshrMissLatency::total  2968.750000                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data        34954                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total        34954                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data         5909                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total         5909                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data     42659500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total     42659500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data        40863                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total        40863                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.144605                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.144605                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data  7219.411068                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total  7219.411068                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::cpu_cluster.cpus1.data            3                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::total            3                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data         5906                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total         5906                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data     41181000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total     41181000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.144532                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.144532                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data  6972.739587                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total  6972.739587                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::cpu_cluster.cpus1.data         1113                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::total         1113                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::cpu_cluster.cpus1.data        29376                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::total        29376                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::cpu_cluster.cpus1.data    604980421                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::total    604980421                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::cpu_cluster.cpus1.data        30489                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::total        30489                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::cpu_cluster.cpus1.data     0.963495                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::total     0.963495                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus1.data 20594.377077                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::total 20594.377077                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus1.data          329                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrHits::total          329                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus1.data        29047                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::total        29047                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus1.data    587223421                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::total    587223421                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus1.data     0.952704                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::total     0.952704                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus1.data 20216.319104                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::total 20216.319104                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data      1291476                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total      1291476                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data       132502                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total       132502                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data   2927715752                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total   2927715752                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data      1423978                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total      1423978                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.093051                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.093051                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data 22095.634421                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total 22095.634421                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data        96791                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total        96791                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data        35711                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total        35711                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1021                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total         1021                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data    760060576                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total    760060576                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.025078                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.025078                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data 21283.654224                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total 21283.654224                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   302.981041                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs      6597004                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs       175287                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs    37.635444                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick 126661271500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   302.981041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.591760                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.591760                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          443                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::3          443                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024     0.865234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses     13799489                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses     13799489                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.decode.idleCycles      4867250                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus1.decode.blockedCycles     17122841                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus1.decode.runCycles      5336992                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus1.decode.unblockCycles       476424                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus1.decode.squashCycles       138720                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus1.decode.branchResolved      4657289                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus1.decode.branchMispred        64635                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus1.decode.decodedInsts     24417879                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus1.decode.squashedInsts       254386                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        86420                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total        86420                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        86420                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total        86420                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        31617                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total        31617                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        31617                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total        31617                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1085658633                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total   1085658633                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1085658633                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total   1085658633                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker       118037                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total       118037                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker       118037                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total       118037                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.267857                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.267857                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.267857                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.267857                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 34337.812980                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 34337.812980                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 34337.812980                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 34337.812980                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks        31383                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total        31383                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        31617                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total        31617                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        31617                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total        31617                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1054041633                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total   1054041633                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1054041633                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total   1054041633                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.267857                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.267857                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.267857                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.267857                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 33337.812980                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 33337.812980                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 33337.812980                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 33337.812980                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements        31383                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        86420                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total        86420                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        31617                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total        31617                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker   1085658633                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total   1085658633                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker       118037                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total       118037                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.267857                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.267857                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 34337.812980                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 34337.812980                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        31617                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total        31617                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1054041633                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total   1054041633                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.267857                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.267857                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 33337.812980                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 33337.812980                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse    10.889015                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs       118037                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs        31617                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     3.733340                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick 126661101500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker    10.889015                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker     0.680563                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total     0.680563                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses       975913                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses       975913                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.fetch.icacheStallCycles      6642925                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus1.fetch.insts        24868662                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus1.fetch.branches      6648513                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus1.fetch.predictedBranches      5285521                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus1.fetch.cycles       20173273                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus1.fetch.squashCycles       405073                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus1.fetch.tlbCycles       732565                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus1.fetch.miscStallCycles        10971                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingTrapStallCycles        38787                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingQuiesceStallCycles       139711                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus1.fetch.icacheWaitRetryStallCycles         1455                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus1.fetch.cacheLines      2761228                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus1.fetch.icacheSquashes        70743                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus1.fetch.tlbSquashes         3291                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::samples     27942227                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::mean     0.973039                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::stdev     1.971343                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::0     20869034     74.69%     74.69% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::1       562388      2.01%     76.70% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::2       550321      1.97%     78.67% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::3      3804671     13.62%     92.28% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::4       406035      1.45%     93.74% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::5       293998      1.05%     94.79% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::6       225335      0.81%     95.60% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::7       177869      0.64%     96.23% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::8      1052576      3.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::total     27942227                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.branchRate     0.149475                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus1.fetch.rate         0.559108                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst      2519487                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total      2519487                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst      2519487                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total      2519487                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst       241670                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total       241670                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst       241670                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total       241670                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst   8023920960                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total   8023920960                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst   8023920960                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total   8023920960                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst      2761157                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total      2761157                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst      2761157                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total      2761157                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.087525                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.087525                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.087525                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.087525                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 33201.973600                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 33201.973600                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 33201.973600                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 33201.973600                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs        32894                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets         2206                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs          663                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets           15                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs    49.613876                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets   147.066667                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks       211958                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total       211958                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrHits::cpu_cluster.cpus1.inst        28858                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrHits::total        28858                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrHits::cpu_cluster.cpus1.inst        28858                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrHits::total        28858                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst       212812                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total       212812                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst       212812                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total       212812                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheable::cpu_cluster.cpus1.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheable::total           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst   6833637468                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total   6833637468                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst   6833637468                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total   6833637468                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      3719750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::total      3719750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.077073                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.077073                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.077073                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.077073                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 32111.147247                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 32111.147247                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 32111.147247                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 32111.147247                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst 79143.617021                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::total 79143.617021                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements       211958                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst      2519487                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total      2519487                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst       241670                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total       241670                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst   8023920960                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total   8023920960                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst      2761157                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total      2761157                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.087525                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.087525                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 33201.973600                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 33201.973600                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrHits::cpu_cluster.cpus1.inst        28858                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrHits::total        28858                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst       212812                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total       212812                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::total           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst   6833637468                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total   6833637468                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      3719750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::total      3719750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.077073                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.077073                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 32111.147247                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 32111.147247                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst 79143.617021                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::total 79143.617021                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse   518.829323                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs      2732299                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs       212812                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs    12.839027                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick 126660984500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst   518.829323                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst     0.675559                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total     0.675559                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::3          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses      8496283                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses      8496283                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker        37909                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total        37909                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker        37909                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total        37909                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker         6122                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total         6122                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker         6122                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total         6122                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker    285923878                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total    285923878                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker    285923878                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total    285923878                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker        44031                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total        44031                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker        44031                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total        44031                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.139038                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.139038                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.139038                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.139038                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 46704.325057                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 46704.325057                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 46704.325057                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 46704.325057                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks         6039                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total         6039                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         6122                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total         6122                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         6122                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total         6122                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    279801878                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total    279801878                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    279801878                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total    279801878                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.139038                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.139038                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.139038                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.139038                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 45704.325057                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 45704.325057                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 45704.325057                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 45704.325057                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements         6039                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker        37909                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total        37909                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker         6122                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total         6122                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker    285923878                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total    285923878                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker        44031                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total        44031                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.139038                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.139038                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 46704.325057                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 46704.325057                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker         6122                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total         6122                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    279801878                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total    279801878                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.139038                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.139038                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 45704.325057                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 45704.325057                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse    10.900923                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs        44031                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs         6122                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs     7.192257                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick 126660789500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker    10.900923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker     0.681308                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total     0.681308                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses       358370                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses       358370                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.lsq0.forwLoads        47469                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus1.lsq0.squashedLoads       639439                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.ignoredResponses          555                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.memOrderViolation        10544                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus1.lsq0.squashedStores       258735                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.rescheduledLoads        73286                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus1.lsq0.blockedByCache        17925                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::samples      4990743                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::mean    10.119582                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::stdev    56.349695                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::0-9      4772060     95.62%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::10-19        86527      1.73%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::20-29        18135      0.36%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::30-39         3290      0.07%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::40-49         4951      0.10%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::50-59         4660      0.09%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::60-69         2229      0.04%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::70-79         1860      0.04%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::80-89         1065      0.02%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::90-99         1143      0.02%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::100-109          682      0.01%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::110-119         1207      0.02%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::120-129          828      0.02%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::130-139          757      0.02%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::140-149          645      0.01%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::150-159          524      0.01%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::160-169          651      0.01%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::170-179          584      0.01%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::180-189          830      0.02%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::190-199         1334      0.03%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::200-209         2577      0.05%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::210-219         8208      0.16%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::220-229        13338      0.27%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::230-239         2703      0.05%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::240-249         2267      0.05%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::250-259         1386      0.03%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::260-269         1498      0.03%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::270-279         4965      0.10%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::280-289         1599      0.03%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::290-299         1534      0.03%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::overflows        46706      0.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::max_value         2408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::total      4990743                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits      5439367                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses        53932                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits      1620258                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses        19741                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts        23892                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries          918                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            1                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults          394                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults          904                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses      5493299                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses      1639999                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits        7059625                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses        73673                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses      7133298                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks        73279                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor        73279                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          625                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        23267                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.squashedBefore        38646                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples        34633                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::mean  3558.354748                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::stdev 21018.451676                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0-32767        33597     97.01%     97.01% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::32768-65535          232      0.67%     97.68% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::65536-98303          500      1.44%     99.12% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::98304-131071           84      0.24%     99.36% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::131072-163839           74      0.21%     99.58% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::163840-196607           39      0.11%     99.69% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::196608-229375           38      0.11%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::229376-262143           33      0.10%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::262144-294911           18      0.05%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::294912-327679            7      0.02%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::327680-360447            3      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::360448-393215            1      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::393216-425983            6      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::425984-458751            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total        34633                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples        50157                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 45679.830333                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 17862.449360                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 67373.651851                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-65535        35893     71.56%     71.56% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-131071         8909     17.76%     89.32% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-196607         2988      5.96%     95.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-262143         1573      3.14%     98.42% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-327679          505      1.01%     99.42% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-393215          166      0.33%     99.75% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-458751           76      0.15%     99.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::458752-524287           41      0.08%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::524288-589823            6      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total        50157                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::samples  60257787662                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::mean     0.716186                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::stdev     0.704590                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::0-3  60131793662     99.79%     99.79% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::4-7     90199500      0.15%     99.94% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::8-11     11973750      0.02%     99.96% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::12-15      7198250      0.01%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::16-19      3010000      0.00%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::20-23      1978750      0.00%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::24-27       642500      0.00%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::28-31       473750      0.00%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::32-35     10513000      0.02%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::36-39         1250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::40-43         3250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::total  60257787662                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB        23267     97.38%     97.38% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB          625      2.62%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total        23892                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        73279                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total        73279                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data        23892                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total        23892                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total        97171                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits      2765791                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses        12577                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts        10518                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries          899                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults         1509                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses      2778368                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits        2765791                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses        12577                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses      2778368                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks        12577                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor        12577                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          349                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        10169                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.squashedBefore         1282                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples        11295                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::mean  1313.678619                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::stdev 11661.212425                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0-32767        11130     98.54%     98.54% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::32768-65535           79      0.70%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::65536-98303           63      0.56%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::98304-131071            7      0.06%     99.86% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::131072-163839            4      0.04%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::163840-196607            6      0.05%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::196608-229375            3      0.03%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::294912-327679            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::327680-360447            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::393216-425983            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total        11295                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples        11800                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 32917.775424                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 13751.857865                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 45208.418445                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-32767         8017     67.94%     67.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::32768-65535         1092      9.25%     77.19% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-98303         2150     18.22%     95.42% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::98304-131071          222      1.88%     97.30% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-163839          128      1.08%     98.38% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::163840-196607           80      0.68%     99.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-229375           30      0.25%     99.31% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::229376-262143           25      0.21%     99.53% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::262144-294911           13      0.11%     99.64% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::294912-327679           23      0.19%     99.83% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::327680-360447           11      0.09%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::360448-393215            6      0.05%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::393216-425983            1      0.01%     99.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::425984-458751            1      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::458752-491519            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total        11800                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::samples  21589337998                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::mean     0.692044                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::stdev     0.464145                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::0   6663598666     30.87%     30.87% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::1  14915788082     69.09%     99.95% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::2      7218250      0.03%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::3      1578500      0.01%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::4       513750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::5       421250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::6        91750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::7         8250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::8        88500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::9         4000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::10         7750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::11         8000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::12        11250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::total  21589337998                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB        10169     96.68%     96.68% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB          349      3.32%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total        10518                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst        12577                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total        12577                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst        10518                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total        10518                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total        23095                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions         3982                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples         1991                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 194062495.882973                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 2069361335.928091                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows           17      0.85%      0.85% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10         1973     99.10%     99.95% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::5e+10-1e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value  79684605500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total         1991                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON  11125479447                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 386378429303                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.rename.squashCycles       138720                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus1.rename.idleCycles      5166754                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus1.rename.blockCycles      4337278                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus1.rename.serializeStallCycles     11181492                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus1.rename.runCycles      5503445                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus1.rename.unblockCycles      1614538                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus1.rename.renamedInsts     23784581                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus1.rename.ROBFullEvents        43809                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus1.rename.IQFullEvents       232522                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus1.rename.LQFullEvents       419796                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus1.rename.SQFullEvents       658001                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus1.rename.renamedOperands     16932168                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus1.rename.lookups     36803098                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus1.rename.intLookups     22784293                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus1.rename.vecLookups        48369                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus1.rename.committedMaps     13459000                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus1.rename.undoneMaps      3473168                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus1.rename.serializing       271148                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus1.rename.tempSerializing        50862                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus1.rename.skidInsts      2508748                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus1.rob.reads          50175640                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus1.rob.writes         47043213                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus1.thread_0.numInsts     18604833                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps     20167998                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles         199284741                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.instsAdded        106857909                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus2.nonSpecInstsAdded       501207                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus2.instsIssued       102835607                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus2.squashedInstsIssued       226630                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus2.squashedInstsExamined     15506416                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus2.squashedOperandsExamined     11432225                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus2.squashedNonSpecRemoved        36708                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::samples    166589433                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::mean     0.617300                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::stdev     1.495929                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::0    132307162     79.42%     79.42% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::1      9899696      5.94%     85.36% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::2      6451513      3.87%     89.24% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::3      6940874      4.17%     93.40% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::4      3768786      2.26%     95.67% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::5      2604303      1.56%     97.23% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::6      2273313      1.36%     98.59% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::7      1276562      0.77%     99.36% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::8      1067224      0.64%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::total    166589433                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntAlu       769218     32.34%     32.34% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntMult         2717      0.11%     32.45% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntDiv        58181      2.45%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatAdd            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatCmp            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatCvt            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMult            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMultAcc            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatDiv            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMisc           96      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatSqrt            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAdd            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAddAcc            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAlu            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdCmp            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdCvt            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMisc            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMult            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMultAcc            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShift            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShiftAcc            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdDiv            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSqrt            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatAdd            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatAlu            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatCmp            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatCvt            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatDiv            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMisc            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMult            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceAdd            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceAlu            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceCmp            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAes            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAesMix            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha1Hash            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha256Hash            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShaSigma2            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShaSigma3            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdPredAlu            0      0.00%     34.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::MemRead      1062787     44.68%     79.58% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::MemWrite       485858     20.42%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::No_OpClass        22799      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntAlu     69315849     67.40%     67.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntMult       104356      0.10%     67.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntDiv        18990      0.02%     67.55% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatAdd            0      0.00%     67.55% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     67.55% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatCvt            0      0.00%     67.55% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMult            0      0.00%     67.55% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.55% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     67.55% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMisc        32140      0.03%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAdd           34      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAlu            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMisc          765      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMult            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShift            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAes            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::MemRead     21255034     20.67%     88.25% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::MemWrite     12085640     11.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::total    102835607                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.issueRate          0.516023                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus2.fuBusy              2378857                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus2.fuBusyRate         0.023133                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus2.intInstQueueReads    374736330                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus2.intInstQueueWrites    122818131                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus2.intInstQueueWakeupAccesses     99977595                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus2.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.vecInstQueueReads       129804                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus2.vecInstQueueWrites        93194                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus2.vecInstQueueWakeupAccesses        60159                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.intAluAccesses    105125470                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus2.vecAluAccesses        66195                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus2.squashCycles         613451                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus2.blockCycles        52292996                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus2.unblockCycles       1637427                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus2.dispatchedInsts    108386951                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus2.dispSquashedInsts       104985                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus2.dispLoadInsts      20962011                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus2.dispStoreInsts     12666368                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus2.dispNonSpecInsts       454218                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus2.iqFullEvents         157082                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus2.lsqFullEvents       1348230                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus2.memOrderViolationEvents        46533                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus2.predictedTakenIncorrect       230361                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus2.predictedNotTakenIncorrect       426108                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus2.branchMispredicts       656469                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus2.numInsts          101635827                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus2.numLoadInsts       20732996                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus2.numSquashedInsts       854892                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus2.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus2.numNop              1027835                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus2.numRefs            32587721                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus2.numBranches        18382505                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus2.numStoreInsts      11854725                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus2.numRate            0.510003                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus2.instsToCommit     100246132                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus2.writebackCount    100037754                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus2.producerInst       55797905                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus2.consumerInst       88745068                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus2.wbRate             0.501984                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.wbFanout           0.628744                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus2.timesIdled           196435                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus2.idleCycles         32695308                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus2.quiesceCycles    1390707024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus2.committedInsts     81747334                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus2.committedOps       91852700                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus2.cpi                2.437813                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus2.totalCpi           2.437813                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus2.ipc                0.410204                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.totalIpc           0.410204                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus2.intRegfileReads    118760100                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus2.intRegfileWrites     71655081                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus2.vecRegfileReads        48167                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus2.vecRegfileWrites        12387                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus2.vecPredRegfileReads           18                       # number of predicate regfile reads (Count)
testsys.cpu_cluster.cpus2.ccRegfileReads     27077707                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus2.ccRegfileWrites     17400360                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus2.miscRegfileReads    624389111                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus2.miscRegfileWrites       721964                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.insertedLoads     20962011                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.insertedStores     12666368                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.conflictingLoads      6090986                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.conflictingStores      4464324                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.branchPred.lookups     23261845                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.condPredicted     16108865                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus2.branchPred.condIncorrect       742600                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBLookups     12874479                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHits     11983928                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.930828                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus2.branchPred.RASUsed      2880191                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus2.branchPred.RASIncorrect        10758                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectLookups       237645                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectHits       105644                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMisses       132001                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMispredicted        20004                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus2.commit.commitSquashedInsts     15602251                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus2.commit.commitNonSpecStalls       464499                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus2.commit.branchMispredicts       563967                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::samples    164148521                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::mean     0.565223                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::stdev     1.652284                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::0    136755285     83.31%     83.31% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::1     10074209      6.14%     89.45% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::2      3104044      1.89%     91.34% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::3      4561986      2.78%     94.12% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::4      2292843      1.40%     95.52% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::5      1122840      0.68%     96.20% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::6       579651      0.35%     96.55% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::7       712568      0.43%     96.99% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::8      4945095      3.01%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::total    164148521                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.instsCommitted     82675103                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.commit.opsCommitted     92780469                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.commit.memRefs     29251557                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus2.commit.loads       18145925                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus2.commit.amos          286206                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus2.commit.membars       336115                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus2.commit.branches     16702773                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus2.commit.vectorInstructions        40314                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus2.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus2.commit.integer     83383287                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus2.commit.functionCalls      1911516                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::No_OpClass         2706      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntAlu     63401644     68.34%     68.34% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntMult        92878      0.10%     68.44% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntDiv        14878      0.02%     68.45% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     68.45% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     68.45% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     68.45% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMult            0      0.00%     68.45% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.45% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     68.45% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMisc        16093      0.02%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAdd           23      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMisc          690      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMult            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShift            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAes            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::MemRead     18145925     19.56%     88.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::MemWrite     11105632     11.97%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::total     92780469                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.commitEligibleSamples      4945095                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data     24006430                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total     24006430                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data     24017561                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total     24017561                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data      1779070                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total      1779070                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data      1789984                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total      1789984                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data  70910106936                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total  70910106936                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data  70910106936                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total  70910106936                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data     25785500                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total     25785500                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data     25807545                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total     25807545                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.068995                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.068995                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.069359                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.069359                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 39857.963394                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 39857.963394                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 39614.938980                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 39614.938980                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs      1891403                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets       487827                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs       115771                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets         2328                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs    16.337451                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets   209.547680                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks       550106                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total       550106                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data       758743                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total       758743                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data       758743                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total       758743                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data      1020327                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total      1020327                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data      1030688                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total      1030688                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data        29989                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total        29989                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data  43155224635                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total  43155224635                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data  43295392885                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total  43295392885                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data   3195763250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total   3195763250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.039570                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.039570                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.039937                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.039937                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 42295.484325                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total 42295.484325                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 42006.303445                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total 42006.303445                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 106564.515322                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total 106564.515322                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements      1014417                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus2.data         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMisses::total         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus2.data     66153032                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissLatency::total     66153032                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus2.data 16150.642578                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.avgMshrMissLatency::total 16150.642578                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data        27500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissLatency::total        27500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data        13750                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.avgMshrMissLatency::total        13750                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::cpu_cluster.cpus2.data         1986                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::total         1986                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::cpu_cluster.cpus2.data          216                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::total          216                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus2.data      1955250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::total      1955250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::cpu_cluster.cpus2.data         2202                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::total         2202                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::cpu_cluster.cpus2.data     0.098093                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::total     0.098093                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus2.data  9052.083333                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::total  9052.083333                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus2.data          157                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::total          157                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus2.data           59                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::total           59                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus2.data       371000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::total       371000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus2.data     0.026794                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::total     0.026794                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus2.data  6288.135593                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::total  6288.135593                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data     13826388                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total     13826388                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data      1159468                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total      1159468                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data  50907288750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total  50907288750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data     14985856                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total     14985856                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.077371                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.077371                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 43905.729826                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 43905.729826                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::cpu_cluster.cpus2.data       447368                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::total       447368                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data       712100                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total       712100                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data        14927                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total        14927                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data  31165153500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total  31165153500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data   3195763250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total   3195763250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.047518                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.047518                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 43765.136217                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 43765.136217                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 214092.801635                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 214092.801635                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.hits::cpu_cluster.cpus2.data          861                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.hits::total          861                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.misses::cpu_cluster.cpus2.data           83                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.misses::total           83                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.accesses::cpu_cluster.cpus2.data          944                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.accesses::total          944                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.missRate::cpu_cluster.cpus2.data     0.087924                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.missRate::total     0.087924                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus2.data           79                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMisses::total           79                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus2.data       534000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissLatency::total       534000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus2.data     0.083686                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissRate::total     0.083686                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus2.data  6759.493671                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.avgMshrMissLatency::total  6759.493671                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::cpu_cluster.cpus2.data        10270                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::total        10270                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::cpu_cluster.cpus2.data        10831                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::total        10831                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::cpu_cluster.cpus2.data        21101                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::total        21101                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::cpu_cluster.cpus2.data     0.513293                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::total     0.513293                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus2.data        10282                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::total        10282                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus2.data    139634250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::total    139634250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus2.data     0.487275                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::total     0.487275                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus2.data 13580.456137                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::total 13580.456137                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.missLatency::cpu_cluster.cpus2.data         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.missLatency::total         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMissLatency::cpu_cluster.cpus2.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.mshrMissLatency::cpu_cluster.cpus2.data         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.mshrMissLatency::total         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMshrMissLatency::cpu_cluster.cpus2.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::cpu_cluster.cpus2.data         1806                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::total         1806                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.misses::cpu_cluster.cpus2.data           16                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.misses::total           16                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missLatency::cpu_cluster.cpus2.data        62250                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missLatency::total        62250                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::cpu_cluster.cpus2.data         1822                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::total         1822                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missRate::cpu_cluster.cpus2.data     0.008782                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missRate::total     0.008782                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus2.data  3890.625000                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMissLatency::total  3890.625000                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus2.data           15                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMisses::total           15                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus2.data        58750                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissLatency::total        58750                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus2.data     0.008233                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissRate::total     0.008233                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus2.data  3916.666667                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMshrMissLatency::total  3916.666667                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data       270928                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total       270928                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data        15278                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total        15278                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data    178225750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total    178225750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data       286206                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total       286206                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.053381                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.053381                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data 11665.515774                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total 11665.515774                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::cpu_cluster.cpus2.data           18                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::total           18                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data        15260                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total        15260                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data    173964250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total    173964250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.053318                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.053318                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data 11400.016383                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total 11400.016383                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::cpu_cluster.cpus2.data        48695                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::total        48695                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::cpu_cluster.cpus2.data       205577                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::total       205577                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::cpu_cluster.cpus2.data   8320432758                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::total   8320432758                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::cpu_cluster.cpus2.data       254272                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::total       254272                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::cpu_cluster.cpus2.data     0.808492                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::total     0.808492                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus2.data 40473.558608                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::total 40473.558608                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus2.data         4672                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::total         4672                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus2.data       200905                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::total       200905                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus2.data   8138200008                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::total   8138200008                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus2.data     0.790118                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::total     0.790118                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus2.data 40507.702685                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::total 40507.702685                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data     10131347                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total     10131347                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data       414025                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total       414025                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data  11682385428                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total  11682385428                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data     10545372                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total     10545372                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.039261                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.039261                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 28216.618388                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 28216.618388                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data       306703                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total       306703                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data       107322                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total       107322                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data        15062                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total        15062                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data   3851871127                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total   3851871127                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.010177                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.010177                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 35890.787788                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 35890.787788                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   294.135271                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs     25346481                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs      1032589                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs    24.546534                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick 158722511500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   294.135271                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.574483                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.574483                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          363                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::2          363                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024     0.708984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses     53236335                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses     53236335                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.decode.idleCycles     12716326                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus2.decode.blockedCycles    133361923                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus2.decode.runCycles     15916703                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus2.decode.unblockCycles      3981030                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus2.decode.squashCycles       613451                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus2.decode.branchResolved     11340705                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus2.decode.branchMispred       187457                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus2.decode.decodedInsts    114413639                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus2.decode.squashedInsts       807264                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker       405577                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total       405577                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker       405577                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total       405577                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker       125223                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total       125223                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker       125223                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total       125223                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3716454527                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total   3716454527                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3716454527                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total   3716454527                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker       530800                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total       530800                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker       530800                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total       530800                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.235914                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.235914                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.235914                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.235914                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 29678.689434                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 29678.689434                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 29678.689434                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 29678.689434                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks       124830                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total       124830                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker       125223                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total       125223                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker       125223                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total       125223                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3591231527                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total   3591231527                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3591231527                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total   3591231527                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.235914                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.235914                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.235914                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.235914                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 28678.689434                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 28678.689434                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 28678.689434                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 28678.689434                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements       124830                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker       405577                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total       405577                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker       125223                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total       125223                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker   3716454527                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total   3716454527                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker       530800                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total       530800                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.235914                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.235914                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 29678.689434                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 29678.689434                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker       125223                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total       125223                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3591231527                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total   3591231527                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.235914                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.235914                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 28678.689434                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 28678.689434                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse     9.602084                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs       530800                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs       125223                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     4.238838                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick 158722289500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker     9.602084                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker     0.600130                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total     0.600130                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           15                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::2           15                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses      4371623                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses      4371623                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.fetch.icacheStallCycles     14774806                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus2.fetch.insts       111614055                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus2.fetch.branches     23261845                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus2.fetch.predictedBranches     14969763                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus2.fetch.cycles      146311634                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus2.fetch.squashCycles      1596773                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus2.fetch.tlbCycles      1421456                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus2.fetch.miscStallCycles        19165                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingTrapStallCycles      3084516                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingQuiesceStallCycles       173864                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus2.fetch.icacheWaitRetryStallCycles         5602                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus2.fetch.cacheLines     15502726                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus2.fetch.icacheSquashes       185171                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus2.fetch.tlbSquashes         7482                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::samples    166589433                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::mean     0.756639                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::stdev     1.983412                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::0    139074037     83.48%     83.48% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::1      3108618      1.87%     85.35% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::2      3192861      1.92%     87.27% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::3      6371068      3.82%     91.09% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::4      2538034      1.52%     92.61% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::5      2246591      1.35%     93.96% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::6      1579432      0.95%     94.91% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::7      1251509      0.75%     95.66% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::8      7227283      4.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::total    166589433                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.branchRate     0.116727                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus2.fetch.rate         0.560073                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst     14880968                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total     14880968                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst     14880968                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total     14880968                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst       621661                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total       621661                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst       621661                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total       621661                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst  16887268657                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total  16887268657                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst  16887268657                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total  16887268657                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst     15502629                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total     15502629                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst     15502629                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total     15502629                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.040100                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.040100                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.040100                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.040100                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 27164.754837                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 27164.754837                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 27164.754837                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 27164.754837                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs        90851                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets         9348                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs         1637                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets           65                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs    55.498473                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets   143.815385                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks       549534                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total       549534                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrHits::cpu_cluster.cpus2.inst        71271                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrHits::total        71271                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrHits::cpu_cluster.cpus2.inst        71271                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrHits::total        71271                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst       550390                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total       550390                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst       550390                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total       550390                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheable::cpu_cluster.cpus2.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheable::total           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst  14212410677                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total  14212410677                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst  14212410677                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total  14212410677                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      3965250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::total      3965250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.035503                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.035503                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.035503                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.035503                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 25822.436231                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 25822.436231                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 25822.436231                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 25822.436231                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 84367.021277                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::total 84367.021277                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements       549534                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst     14880968                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total     14880968                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst       621661                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total       621661                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst  16887268657                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total  16887268657                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst     15502629                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total     15502629                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.040100                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.040100                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 27164.754837                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 27164.754837                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrHits::cpu_cluster.cpus2.inst        71271                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrHits::total        71271                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst       550390                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total       550390                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::total           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst  14212410677                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total  14212410677                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      3965250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::total      3965250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.035503                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.035503                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 25822.436231                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 25822.436231                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 84367.021277                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::total 84367.021277                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse   458.351126                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs     15431358                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs       550390                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs    28.037134                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick 158722148500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst   458.351126                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst     0.596811                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total     0.596811                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::2          761                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses     47058277                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses     47058277                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker        89072                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total        89072                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker        89072                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total        89072                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker        12876                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total        12876                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker        12876                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total        12876                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker    601109874                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total    601109874                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker    601109874                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total    601109874                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker       101948                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total       101948                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker       101948                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total       101948                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.126300                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.126300                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.126300                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.126300                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 46684.519571                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 46684.519571                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 46684.519571                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 46684.519571                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks        12726                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total        12726                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker        12876                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total        12876                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker        12876                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total        12876                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    588233874                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total    588233874                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    588233874                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total    588233874                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.126300                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.126300                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.126300                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.126300                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 45684.519571                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 45684.519571                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 45684.519571                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 45684.519571                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements        12726                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker        89072                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total        89072                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker        12876                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total        12876                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker    601109874                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total    601109874                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker       101948                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total       101948                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.126300                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.126300                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 46684.519571                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 46684.519571                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker        12876                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total        12876                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    588233874                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total    588233874                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.126300                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.126300                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 45684.519571                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 45684.519571                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse     9.609622                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs       101948                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs        12876                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs     7.917676                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick 158722081250                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker     9.609622                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker     0.600601                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total     0.600601                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses       828460                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses       828460                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.lsq0.forwLoads      4633959                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus2.lsq0.squashedLoads      2816086                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.ignoredResponses         6515                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.memOrderViolation        46533                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus2.lsq0.squashedStores      1560736                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.rescheduledLoads       878274                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus2.lsq0.blockedByCache       115295                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::samples     18122128                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::mean    16.702189                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::stdev    84.249243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::0-9     16687835     92.09%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::10-19       561517      3.10%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::20-29        88100      0.49%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::30-39        33705      0.19%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::40-49        20483      0.11%     95.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::50-59        27458      0.15%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::60-69        10958      0.06%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::70-79         8510      0.05%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::80-89         3374      0.02%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::90-99         6678      0.04%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::100-109         1971      0.01%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::110-119         2574      0.01%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::120-129         1472      0.01%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::130-139         1673      0.01%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::140-149         1110      0.01%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::150-159         1450      0.01%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::160-169         1558      0.01%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::170-179         1653      0.01%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::180-189         2903      0.02%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::190-199         5661      0.03%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::200-209         9769      0.05%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::210-219        34807      0.19%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::220-229       146245      0.81%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::230-239        20479      0.11%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::240-249        31122      0.17%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::250-259        23487      0.13%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::260-269         8383      0.05%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::270-279        31273      0.17%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::280-289        14073      0.08%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::290-299        14620      0.08%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::overflows       317227      1.75%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::max_value         3047                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::total     18122128                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits     20549188                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses       262980                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits     11857722                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses        84548                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts       113834                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries         1903                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            5                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults         1869                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults         1184                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses     20812168                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses     11942270                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits       32406910                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses       347528                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses     32754438                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks       345659                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor       345659                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         2401                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3       111433                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.squashedBefore       174530                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples       171129                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::mean  3019.591945                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::stdev 20975.646276                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0-65535       167948     98.14%     98.14% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::65536-131071         1798      1.05%     99.19% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::131072-196607          801      0.47%     99.66% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::196608-262143          445      0.26%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::262144-327679           63      0.04%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::327680-393215           39      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::393216-458751           25      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::458752-524287            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total       171129                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples       240862                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 32966.553462                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 12659.678650                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 57209.092183                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-65535       193005     80.13%     80.13% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-131071        30884     12.82%     92.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::131072-196607        10614      4.41%     97.36% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::196608-262143         4132      1.72%     99.08% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::262144-327679         1394      0.58%     99.65% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::327680-393215          466      0.19%     99.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::393216-458751          237      0.10%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::458752-524287          104      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::524288-589823           20      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::589824-655359            5      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total       240862                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::samples  53778264820                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::mean     0.660314                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::stdev     1.091212                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::0-3  53434518320     99.36%     99.36% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::4-7    246717000      0.46%     99.82% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::8-11     32575000      0.06%     99.88% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::12-15     14728000      0.03%     99.91% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::16-19      7311750      0.01%     99.92% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::20-23      5167000      0.01%     99.93% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::24-27      5404750      0.01%     99.94% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::28-31      1196250      0.00%     99.94% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::32-35     29033000      0.05%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::36-39       434250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::40-43       876250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::44-47       297500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::48-51         5750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::total  53778264820                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB       111433     97.89%     97.89% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB         2401      2.11%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total       113834                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data       345659                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total       345659                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data       113834                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total       113834                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total       459493                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits     15515787                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses        39815                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts        20841                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries         1758                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults         6500                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses     15555602                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits       15515787                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses        39815                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses     15555602                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks        39815                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor        39815                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          525                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        20316                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.squashedBefore         2624                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples        37191                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::mean   853.412116                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::stdev  9456.288786                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0-32767        36855     99.10%     99.10% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::32768-65535          159      0.43%     99.52% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::65536-98303          118      0.32%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::98304-131071           13      0.03%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::131072-163839           20      0.05%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::163840-196607            9      0.02%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::196608-229375            6      0.02%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::229376-262143            6      0.02%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::262144-294911            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::294912-327679            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::393216-425983            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total        37191                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples        23465                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 34431.653527                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean 14089.026704                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 49405.330435                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-65535        17915     76.35%     76.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::65536-131071         4733     20.17%     96.52% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::131072-196607          484      2.06%     98.58% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::196608-262143          174      0.74%     99.32% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::262144-327679           83      0.35%     99.68% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::327680-393215           58      0.25%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::393216-458751           12      0.05%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::458752-524287            5      0.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total        23465                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::samples  49483239024                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::mean     0.951000                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::stdev     0.219544                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::0   2454517548      4.96%      4.96% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::1  47005503476     94.99%     99.95% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::2     18695250      0.04%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::3      3191750      0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::4       821750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::5       371500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::6        35750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::7       102000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::total  49483239024                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB        20316     97.48%     97.48% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB          525      2.52%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total        20841                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst        39815                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total        39815                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst        20841                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total        20841                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total        60656                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         3260                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         1630                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 213298766.184049                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 2419925439.932039                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::underflows          103      6.32%      6.32% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         1526     93.62%     99.94% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::5e+10-1e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value  79684595500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         1630                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON  49826919870                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 347676988880                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.rename.squashCycles       613451                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus2.rename.idleCycles     14717456                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus2.rename.blockCycles     64985017                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus2.rename.serializeStallCycles     57656870                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus2.rename.runCycles     17755476                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus2.rename.unblockCycles     10861163                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus2.rename.renamedInsts    111301512                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus2.rename.ROBFullEvents       881508                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus2.rename.IQFullEvents      5642601                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus2.rename.LQFullEvents      2302957                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus2.rename.SQFullEvents      1894453                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus2.rename.renamedOperands    100323367                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus2.rename.lookups    163862209                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus2.rename.intLookups    128509324                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus2.rename.vecLookups        55371                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus2.rename.committedMaps     81639219                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus2.rename.undoneMaps     18684148                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus2.rename.serializing      1033307                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus2.rename.tempSerializing       157590                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus2.rename.skidInsts     21046243                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus2.rob.reads         267558461                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus2.rob.writes        219223478                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus2.thread_0.numInsts     81747334                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps     91852700                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles          48585302                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.instsAdded         27438265                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus3.nonSpecInstsAdded       173542                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus3.instsIssued        26430490                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus3.squashedInstsIssued        62060                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus3.squashedInstsExamined      3724986                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus3.squashedOperandsExamined      2712882                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus3.squashedNonSpecRemoved        17954                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::samples     31979175                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::mean     0.826491                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::stdev     1.551573                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::0     22876423     71.54%     71.54% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::1      2026181      6.34%     77.87% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::2      1168968      3.66%     81.53% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::3      3962635     12.39%     93.92% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::4       764928      2.39%     96.31% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::5       467426      1.46%     97.77% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::6       361149      1.13%     98.90% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::7       196988      0.62%     99.52% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::8       154477      0.48%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::total     31979175                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntAlu        97231     29.39%     29.39% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntMult         1995      0.60%     29.99% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntDiv        11755      3.55%     33.55% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatAdd            0      0.00%     33.55% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatCmp            0      0.00%     33.55% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatCvt            0      0.00%     33.55% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMult            0      0.00%     33.55% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMultAcc            0      0.00%     33.55% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatDiv            0      0.00%     33.55% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMisc          133      0.04%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatSqrt            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAdd            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAddAcc            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAlu            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdCmp            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdCvt            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMisc            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMult            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMultAcc            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShift            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShiftAcc            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdDiv            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSqrt            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatAdd            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatAlu            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatCmp            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatCvt            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatDiv            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMisc            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMult            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceAdd            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceAlu            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceCmp            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAes            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAesMix            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha1Hash            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha256Hash            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShaSigma2            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShaSigma3            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdPredAlu            0      0.00%     33.59% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::MemRead       133204     40.26%     73.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::MemWrite        86512     26.15%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::No_OpClass         4498      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntAlu     17751180     67.16%     67.18% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntMult        42958      0.16%     67.34% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntDiv        10261      0.04%     67.38% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatAdd            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatCvt            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMult            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMisc        42778      0.16%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAdd           10      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAlu           11      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdCmp            8      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMisc          163      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMult            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShift            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAes            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::MemRead      6411702     24.26%     91.80% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::MemWrite      2166921      8.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::total     26430490                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.issueRate          0.544002                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus3.fuBusy               330830                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus3.fuBusyRate         0.012517                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus3.intInstQueueReads     85103212                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus3.intInstQueueWrites     31255362                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus3.intInstQueueWakeupAccesses     25782149                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus3.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.vecInstQueueReads       129833                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus3.vecInstQueueWrites        95642                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus3.vecInstQueueWakeupAccesses        60716                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.intAluAccesses     26691063                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus3.vecAluAccesses        65759                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus3.squashCycles         176698                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus3.blockCycles         4386877                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus3.unblockCycles        437942                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus3.dispatchedInsts     27887539                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus3.dispSquashedInsts        34703                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus3.dispLoadInsts       6492425                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus3.dispStoreInsts      2292797                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus3.dispNonSpecInsts       143650                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus3.iqFullEvents          20092                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus3.lsqFullEvents        400889                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus3.memOrderViolationEvents        14570                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus3.predictedTakenIncorrect        55938                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus3.predictedNotTakenIncorrect       126881                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus3.branchMispredicts       182819                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus3.numInsts           26130546                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus3.numLoadInsts        6281735                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus3.numSquashedInsts       218868                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus3.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus3.numNop               275732                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus3.numRefs             8396375                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus3.numBranches         6254981                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus3.numStoreInsts       2114640                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus3.numRate            0.537828                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus3.instsToCommit      25900101                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus3.writebackCount     25842865                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus3.producerInst       11976797                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus3.consumerInst       18413825                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus3.wbRate             0.531907                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.wbFanout           0.650424                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus3.timesIdled            95651                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus3.idleCycles         16606127                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus3.quiesceCycles    1541406448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus3.committedInsts     21844665                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus3.committedOps       23886821                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus3.cpi                2.224127                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus3.totalCpi           2.224127                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus3.ipc                0.449615                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.totalIpc           0.449615                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus3.intRegfileReads     26093314                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus3.intRegfileWrites     15320437                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus3.vecRegfileReads        48584                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus3.vecRegfileWrites        12625                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus3.vecPredRegfileReads           18                       # number of predicate regfile reads (Count)
testsys.cpu_cluster.cpus3.ccRegfileReads     13254352                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus3.ccRegfileWrites      3766221                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus3.miscRegfileReads    157625267                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus3.miscRegfileWrites       205078                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.insertedLoads      6492425                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.insertedStores      2292797                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.conflictingLoads       591471                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.conflictingStores       561468                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.branchPred.lookups      7722126                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.condPredicted      6127344                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus3.branchPred.condIncorrect       237067                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBLookups      5613055                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHits      5264761                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.937949                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus3.branchPred.RASUsed       587085                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus3.branchPred.RASIncorrect         4186                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectLookups        73610                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectHits        19097                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMisses        54513                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMispredicted         8911                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus3.commit.commitSquashedInsts      3752900                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus3.commit.commitNonSpecStalls       155588                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus3.commit.branchMispredicts       158703                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::samples     31362412                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::mean     0.769410                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::stdev     1.674866                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::0     23550554     75.09%     75.09% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::1      2023144      6.45%     81.54% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::2       707472      2.26%     83.80% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::3      3516551     11.21%     95.01% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::4       324662      1.04%     96.05% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::5       223928      0.71%     96.76% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::6       141150      0.45%     97.21% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::7       121978      0.39%     97.60% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::8       752973      2.40%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::total     31362412                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.instsCommitted     22088403                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.commit.opsCommitted     24130559                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.commit.memRefs      7647617                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus3.commit.loads        5694297                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus3.commit.amos           66085                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus3.commit.membars        85709                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus3.commit.branches      5842993                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus3.commit.vectorInstructions        37492                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus3.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus3.commit.integer     19574909                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus3.commit.functionCalls       358512                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::No_OpClass         1940      0.01%      0.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntAlu     16415944     68.03%     68.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntMult        35106      0.15%     68.18% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntDiv         7579      0.03%     68.21% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     68.21% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     68.21% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     68.21% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMult            0      0.00%     68.21% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.21% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     68.21% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMisc        22221      0.09%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAdd           10      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAlu           11      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdCmp            8      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMisc          123      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMult            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShift            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAes            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::MemRead      5694297     23.60%     91.91% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::MemWrite      1953320      8.09%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::total     24130559                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.commitEligibleSamples       752973                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data      7546783                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total      7546783                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data      7548067                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total      7548067                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data       423076                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total       423076                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data       424359                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total       424359                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data  10963001646                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total  10963001646                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data  10963001646                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total  10963001646                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data      7969859                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total      7969859                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data      7972426                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total      7972426                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.053085                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.053085                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.053228                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.053228                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 25912.605882                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 25912.605882                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 25834.262137                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 25834.262137                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs       107833                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets       141283                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs        14532                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets         1202                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs     7.420383                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets   117.539933                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks       110958                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total       110958                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::cpu_cluster.cpus3.data       236757                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::total       236757                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::cpu_cluster.cpus3.data       236757                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::total       236757                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data       186319                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total       186319                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data       187597                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total       187597                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data         2774                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total         2774                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data   5170343937                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total   5170343937                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data   5211794937                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total   5211794937                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data    220162250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total    220162250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.023378                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.023378                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.023531                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.023531                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 27749.955383                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 27749.955383                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 27781.867178                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 27781.867178                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 79366.348234                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total 79366.348234                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements       172011                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data        29000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissLatency::total        29000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data        14500                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.avgMshrMissLatency::total        14500                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::cpu_cluster.cpus3.data         1601                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::total         1601                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::cpu_cluster.cpus3.data          142                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::total          142                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus3.data       911500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::total       911500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::cpu_cluster.cpus3.data         1743                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::total         1743                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::cpu_cluster.cpus3.data     0.081469                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::total     0.081469                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus3.data  6419.014085                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::total  6419.014085                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus3.data          107                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrHits::total          107                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus3.data           35                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::total           35                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus3.data       136500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::total       136500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus3.data     0.020080                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::total     0.020080                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus3.data         3900                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::total         3900                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data      5818618                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total      5818618                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data       266339                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total       266339                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data   8196110250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total   8196110250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data      6084957                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total      6084957                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.043770                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.043770                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 30773.226039                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 30773.226039                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::cpu_cluster.cpus3.data       139307                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::total       139307                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data       127032                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total       127032                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data         1367                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total         1367                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data   4056430250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total   4056430250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data    220162250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total    220162250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.020876                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.020876                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 31932.349723                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 31932.349723                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 161055.047549                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 161055.047549                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.hits::cpu_cluster.cpus3.data          504                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.hits::total          504                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.misses::cpu_cluster.cpus3.data           70                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.misses::total           70                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.accesses::cpu_cluster.cpus3.data          574                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.accesses::total          574                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.missRate::cpu_cluster.cpus3.data     0.121951                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.missRate::total     0.121951                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus3.data           68                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMisses::total           68                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus3.data       308500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissLatency::total       308500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus3.data     0.118467                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissRate::total     0.118467                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus3.data  4536.764706                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.avgMshrMissLatency::total  4536.764706                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::cpu_cluster.cpus3.data          780                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::total          780                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::cpu_cluster.cpus3.data         1213                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::total         1213                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::cpu_cluster.cpus3.data         1993                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::total         1993                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::cpu_cluster.cpus3.data     0.608630                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::total     0.608630                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus3.data         1210                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::total         1210                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus3.data     41142500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::total     41142500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus3.data     0.607125                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::total     0.607125                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus3.data 34002.066116                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::total 34002.066116                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.missLatency::cpu_cluster.cpus3.data         6750                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.missLatency::total         6750                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.avgMissLatency::cpu_cluster.cpus3.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.mshrMissLatency::cpu_cluster.cpus3.data         6250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.mshrMissLatency::total         6250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.avgMshrMissLatency::cpu_cluster.cpus3.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::cpu_cluster.cpus3.data         1368                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::total         1368                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.misses::cpu_cluster.cpus3.data           14                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.misses::total           14                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missLatency::cpu_cluster.cpus3.data        59750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missLatency::total        59750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::cpu_cluster.cpus3.data         1382                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::total         1382                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missRate::cpu_cluster.cpus3.data     0.010130                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missRate::total     0.010130                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus3.data  4267.857143                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMissLatency::total  4267.857143                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus3.data           13                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMisses::total           13                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus3.data        57000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissLatency::total        57000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus3.data     0.009407                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissRate::total     0.009407                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus3.data  4384.615385                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMshrMissLatency::total  4384.615385                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data        59320                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total        59320                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data         6765                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total         6765                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data     50698750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total     50698750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data        66085                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total        66085                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.102368                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.102368                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data  7494.271988                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total  7494.271988                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrHits::cpu_cluster.cpus3.data            6                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data         6759                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total         6759                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data     48918500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total     48918500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.102277                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.102277                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data  7237.535138                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total  7237.535138                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::cpu_cluster.cpus3.data         6155                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::total         6155                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::cpu_cluster.cpus3.data        26043                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::total        26043                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::cpu_cluster.cpus3.data    521843323                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::total    521843323                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::cpu_cluster.cpus3.data        32198                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::total        32198                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::cpu_cluster.cpus3.data     0.808839                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::total     0.808839                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus3.data 20037.757670                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::total 20037.757670                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus3.data          247                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrHits::total          247                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus3.data        25796                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::total        25796                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus3.data    509229323                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::total    509229323                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus3.data     0.801168                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::total     0.801168                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus3.data 19740.631222                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::total 19740.631222                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data      1722010                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total      1722010                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data       130694                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total       130694                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data   2245048073                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total   2245048073                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data      1852704                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total      1852704                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.070542                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.070542                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data 17177.897019                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total 17177.897019                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::cpu_cluster.cpus3.data        97203                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::total        97203                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data        33491                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total        33491                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data         1407                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total         1407                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data    604684364                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total    604684364                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.018077                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.018077                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data 18055.130154                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total 18055.130154                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   233.841835                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs      7809988                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs       184249                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs    42.388225                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick 190785311500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   233.841835                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.456722                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.456722                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::0           92                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::1          382                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::2           38                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses     16267525                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses     16267525                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.decode.idleCycles      5194993                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus3.decode.blockedCycles     20052905                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus3.decode.runCycles      5904646                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus3.decode.unblockCycles       649933                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus3.decode.squashCycles       176698                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus3.decode.branchResolved      5060364                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus3.decode.branchMispred        81446                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus3.decode.decodedInsts     29356934                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus3.decode.squashedInsts       321001                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker        91489                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total        91489                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker        91489                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total        91489                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker        33520                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total        33520                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker        33520                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total        33520                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1063613230                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total   1063613230                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1063613230                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total   1063613230                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker       125009                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total       125009                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker       125009                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total       125009                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.268141                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.268141                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.268141                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.268141                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 31730.704952                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 31730.704952                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 31730.704952                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 31730.704952                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks        32973                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total        32973                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        33520                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total        33520                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        33520                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total        33520                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1030093230                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total   1030093230                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1030093230                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total   1030093230                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.268141                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.268141                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.268141                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.268141                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 30730.704952                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 30730.704952                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 30730.704952                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 30730.704952                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements        32973                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker        91489                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total        91489                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker        33520                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total        33520                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker   1063613230                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total   1063613230                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker       125009                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total       125009                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.268141                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.268141                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 31730.704952                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 31730.704952                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        33520                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total        33520                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1030093230                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total   1030093230                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.268141                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.268141                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 30730.704952                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 30730.704952                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse     8.315858                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs       125009                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs        33520                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     3.729385                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick 190785104500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker     8.315858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker     0.519741                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total     0.519741                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::1           15                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses      1033592                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses      1033592                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.fetch.icacheStallCycles      6487224                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus3.fetch.insts        29969217                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus3.fetch.branches      7722126                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus3.fetch.predictedBranches      5870943                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus3.fetch.cycles       24140774                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus3.fetch.squashCycles       514261                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus3.fetch.tlbCycles       891253                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus3.fetch.miscStallCycles        12295                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingDrainCycles            8                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingTrapStallCycles        82289                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingQuiesceStallCycles       105920                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus3.fetch.icacheWaitRetryStallCycles         2282                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus3.fetch.cacheLines      3576095                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus3.fetch.icacheSquashes        83315                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus3.fetch.tlbSquashes         4647                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::samples     31979175                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::mean     1.032679                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::stdev     2.072618                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::0     23694418     74.09%     74.09% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::1       719855      2.25%     76.34% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::2       709057      2.22%     78.56% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::3      3961031     12.39%     90.95% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::4       526572      1.65%     92.59% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::5       400869      1.25%     93.85% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::6       305230      0.95%     94.80% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::7       235985      0.74%     95.54% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::8      1426158      4.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::total     31979175                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.branchRate     0.158940                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus3.fetch.rate         0.616837                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst      3318055                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total      3318055                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst      3318055                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total      3318055                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst       257958                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total       257958                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst       257958                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total       257958                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst   8305963698                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total   8305963698                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst   8305963698                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total   8305963698                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst      3576013                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total      3576013                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst      3576013                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total      3576013                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.072136                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.072136                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.072136                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.072136                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 32198.899425                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 32198.899425                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 32198.899425                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 32198.899425                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs        38373                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets         4459                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs          904                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets           28                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs    42.448009                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets   159.250000                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks       224764                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total       224764                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrHits::cpu_cluster.cpus3.inst        32336                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrHits::total        32336                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrHits::cpu_cluster.cpus3.inst        32336                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrHits::total        32336                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst       225622                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total       225622                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst       225622                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total       225622                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheable::cpu_cluster.cpus3.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheable::total           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst   6988167204                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total   6988167204                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst   6988167204                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total   6988167204                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      4050250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::total      4050250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.063093                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.063093                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.063093                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.063093                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 30972.898051                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 30972.898051                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 30972.898051                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 30972.898051                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 86175.531915                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::total 86175.531915                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements       224764                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst      3318055                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total      3318055                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst       257958                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total       257958                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst   8305963698                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total   8305963698                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst      3576013                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total      3576013                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.072136                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.072136                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 32198.899425                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 32198.899425                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrHits::cpu_cluster.cpus3.inst        32336                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrHits::total        32336                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst       225622                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total       225622                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::total           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst   6988167204                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total   6988167204                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      4050250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::total      4050250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.063093                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.063093                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 30972.898051                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 30972.898051                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 86175.531915                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::total 86175.531915                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse   398.491375                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs      3543677                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs       225622                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs    15.706256                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick 190784963500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst   398.491375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst     0.518869                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total     0.518869                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::1          557                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::2          103                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses     10953661                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses     10953661                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker        49333                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total        49333                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker        49333                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total        49333                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker         8185                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total         8185                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker         8185                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total         8185                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker    350552065                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total    350552065                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker    350552065                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total    350552065                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker        57518                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total        57518                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker        57518                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total        57518                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.142303                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.142303                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.142303                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.142303                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 42828.596823                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 42828.596823                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 42828.596823                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 42828.596823                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks         8002                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total         8002                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         8185                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total         8185                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         8185                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total         8185                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    342367065                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total    342367065                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    342367065                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total    342367065                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.142303                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.142303                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.142303                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.142303                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 41828.596823                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 41828.596823                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 41828.596823                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 41828.596823                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements         8002                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker        49333                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total        49333                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker         8185                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total         8185                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker    350552065                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total    350552065                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker        57518                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total        57518                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.142303                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.142303                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 42828.596823                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 42828.596823                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker         8185                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total         8185                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    342367065                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total    342367065                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.142303                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.142303                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 41828.596823                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 41828.596823                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse     8.319670                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs        57518                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs         8185                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     7.027245                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick 190784839250                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker     8.319670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker     0.519979                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total     0.519979                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::0            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::1           12                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses       468329                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses       468329                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.lsq0.forwLoads        63602                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus3.lsq0.squashedLoads       798128                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.ignoredResponses          498                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.memOrderViolation        14570                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus3.lsq0.squashedStores       339477                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.rescheduledLoads        94103                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus3.lsq0.blockedByCache        14238                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::samples      5691616                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::mean     9.224117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::stdev    54.207615                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::0-9      5446181     95.69%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::10-19       117975      2.07%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::20-29        18067      0.32%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::30-39         3575      0.06%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::40-49         5080      0.09%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::50-59         4676      0.08%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::60-69         1959      0.03%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::70-79         1600      0.03%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::80-89          761      0.01%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::90-99          679      0.01%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::100-109          371      0.01%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::110-119          607      0.01%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::120-129          424      0.01%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::130-139          368      0.01%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::140-149          312      0.01%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::150-159          413      0.01%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::160-169          383      0.01%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::170-179          372      0.01%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::180-189          520      0.01%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::190-199         1288      0.02%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::200-209         2413      0.04%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::210-219         8998      0.16%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::220-229        15156      0.27%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::230-239         2819      0.05%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::240-249         2198      0.04%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::250-259         1298      0.02%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::260-269         1403      0.02%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::270-279         5424      0.10%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::280-289         1349      0.02%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::290-299         1583      0.03%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::overflows        43364      0.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::max_value         2659                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::total      5691616                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits      6251035                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses        58758                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits      2115045                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses        22993                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts        23329                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries         1533                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            1                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults          213                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults         1183                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses      6309793                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses      2138038                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits        8366080                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses        81751                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses      8447831                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks        81538                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor        81538                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          529                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        22799                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.squashedBefore        44095                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples        37443                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::mean  2784.298801                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::stdev 19321.394521                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0-32767        36681     97.96%     97.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::32768-65535          181      0.48%     98.45% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::65536-98303          293      0.78%     99.23% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::98304-131071           47      0.13%     99.36% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::131072-163839           72      0.19%     99.55% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::163840-196607           59      0.16%     99.71% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::196608-229375           29      0.08%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::229376-262143           58      0.15%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::262144-294911           11      0.03%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::294912-327679            3      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::327680-360447            2      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::360448-393215            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::425984-458751            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::458752-491519            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total        37443                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples        53069                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 41470.048428                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 15955.759478                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 65151.089054                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-65535        39996     75.37%     75.37% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-131071         7652     14.42%     89.78% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-196607         3151      5.94%     95.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::196608-262143         1676      3.16%     98.88% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-327679          375      0.71%     99.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::327680-393215          118      0.22%     99.81% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-458751           44      0.08%     99.89% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::458752-524287           39      0.07%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::524288-589823           18      0.03%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total        53069                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::samples  36720602636                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::mean     0.576562                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::stdev     0.838653                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::0-3  36622127386     99.73%     99.73% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::4-7     62572000      0.17%     99.90% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::8-11     12381250      0.03%     99.94% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::12-15      6963750      0.02%     99.95% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::16-19      2854250      0.01%     99.96% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::20-23      2055000      0.01%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::24-27       731250      0.00%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::28-31       535750      0.00%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::32-35     10375500      0.03%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::36-39         2500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::40-43         4000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::total  36720602636                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB        22800     97.73%     97.73% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB          529      2.27%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total        23329                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data        81538                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total        81538                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data        23329                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total        23329                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total       104867                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits      3582557                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses        16763                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts        13141                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries         1526                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults         2325                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses      3599320                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits        3582557                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses        16763                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses      3599320                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks        16763                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor        16763                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          332                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        12809                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.squashedBefore         1793                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples        14970                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::mean  1300.701403                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::stdev 11153.614554                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0-32767        14764     98.62%     98.62% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::32768-65535           83      0.55%     99.18% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::65536-98303           94      0.63%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::98304-131071            9      0.06%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::131072-163839            9      0.06%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::163840-196607            3      0.02%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::196608-229375            1      0.01%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::229376-262143            3      0.02%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::262144-294911            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::294912-327679            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::327680-360447            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total        14970                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples        14934                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 32304.523236                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 13678.768727                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 45012.861483                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-65535        11636     77.92%     77.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::65536-131071         2896     19.39%     97.31% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::131072-196607          245      1.64%     98.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::196608-262143           84      0.56%     99.51% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::262144-327679           45      0.30%     99.81% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::327680-393215           26      0.17%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::393216-458751            1      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::589824-655359            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total        14934                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::samples  15242391406                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::mean     0.916538                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::stdev     0.283738                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::0   1292957384      8.48%      8.48% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::1  13934680272     91.42%     99.90% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::2     11147000      0.07%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::3      2073250      0.01%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::4       989250      0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::5       248250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::6       238750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::7        57250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::total  15242391406                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB        12809     97.47%     97.47% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB          332      2.53%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total        13141                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst        16763                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total        16763                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst        13141                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total        13141                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total        29904                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         2992                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         1496                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 257588113.932487                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 2655641200.189778                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::underflows           53      3.54%      3.54% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         1442     96.39%     99.93% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::5e+10-1e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value  79684585500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         1496                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON  12152090307                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 385351818443                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.rename.squashCycles       176698                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus3.rename.idleCycles      5591397                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus3.rename.blockCycles      5895663                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus3.rename.serializeStallCycles     12498130                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus3.rename.runCycles      6146540                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus3.rename.unblockCycles      1670747                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus3.rename.renamedInsts     28531449                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus3.rename.ROBFullEvents        42489                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus3.rename.IQFullEvents       336660                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus3.rename.LQFullEvents       404045                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus3.rename.SQFullEvents       514892                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus3.rename.renamedOperands     21753260                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus3.rename.lookups     43968952                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus3.rename.intLookups     28380729                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.vecLookups        54039                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.vecPredLookups            1                       # Number of vector predicate rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.committedMaps     17314085                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus3.rename.undoneMaps      4439175                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus3.rename.serializing       358327                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus3.rename.tempSerializing        73114                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus3.rename.skidInsts      3419421                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus3.rob.reads          58469646                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus3.rob.writes         56384125                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus3.thread_0.numInsts     21844665                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps     23886821                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker        31019                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker         5313                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst       207889                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data       697099                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        19624                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker         2658                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst       125028                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data        71300                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker        86275                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker         5947                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst       369670                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data       356672                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker        21326                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker         3858                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst       135916                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data        86797                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total      2226391                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker        31019                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker         5313                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst       207889                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data       697099                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        19624                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker         2658                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst       125028                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data        71300                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker        86275                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker         5947                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst       369670                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data       356672                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker        21326                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker         3858                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst       135916                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data        86797                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total      2226391                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker        15050                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         3514                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst       102855                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data      1065796                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        11255                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker         3293                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst        87784                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data        54768                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker        37981                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker         6684                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst       180719                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data       447782                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker        11020                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker         3993                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst        89705                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data        55275                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total      2177474                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker        15050                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         3514                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst       102855                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data      1065796                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        11255                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker         3293                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst        87784                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data        54768                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker        37981                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker         6684                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst       180719                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data       447782                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker        11020                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker         3993                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst        89705                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data        55275                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total      2177474                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1248132951                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker    278794000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst   7329055967                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data 120796200752                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    938008499                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker    261351249                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst   6311068735                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data   4355445238                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3112176976                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker    548075498                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst  12710581407                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data  33346531619                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    903954997                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker    316478249                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst   6423169730                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data   4270327978                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total 203149353845                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1248132951                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker    278794000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst   7329055967                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data 120796200752                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    938008499                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker    261351249                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst   6311068735                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data   4355445238                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3112176976                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker    548075498                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst  12710581407                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data  33346531619                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    903954997                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker    316478249                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst   6423169730                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data   4270327978                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total 203149353845                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker        46069                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         8827                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst       310744                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data      1762895                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker        30879                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker         5951                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst       212812                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data       126068                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker       124256                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker        12631                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst       550389                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data       804454                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker        32346                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker         7851                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst       225621                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data       142072                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total      4403865                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker        46069                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         8827                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst       310744                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data      1762895                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker        30879                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker         5951                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst       212812                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data       126068                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker       124256                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker        12631                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst       550389                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data       804454                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker        32346                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker         7851                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst       225621                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data       142072                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total      4403865                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.326684                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.398097                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.330996                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.604571                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.364487                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.553352                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.412496                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.434432                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.305667                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.529174                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.328348                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.556628                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.340691                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.508598                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.397592                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.389063                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.494446                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.326684                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.398097                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.330996                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.604571                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.364487                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.553352                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.412496                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.434432                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.305667                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.529174                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.328348                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.556628                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.340691                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.508598                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.397592                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.389063                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.494446                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 82932.421993                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 79338.076266                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 71256.195294                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 113338.951124                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 83341.492581                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 79365.699666                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 71893.155188                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 79525.365871                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 81940.364287                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 81998.129563                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 70333.398298                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 74470.460222                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 82028.584120                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 79258.264212                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 71603.252104                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 77256.046640                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 93295.880385                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 82932.421993                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 79338.076266                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 71256.195294                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 113338.951124                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 83341.492581                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 79365.699666                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 71893.155188                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 79525.365871                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 81940.364287                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 81998.129563                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 70333.398298                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 74470.460222                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 82028.584120                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 79258.264212                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 71603.252104                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 77256.046640                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 93295.880385                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs         1704                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs           72                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs    23.666667                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks      1580227                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total      1580227                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.dtb_walker           30                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.itb_walker           12                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.inst           89                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.data        31343                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.dtb_walker           50                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.itb_walker           13                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.inst          202                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data         2519                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.dtb_walker           72                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.itb_walker           31                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.inst          181                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.data        17786                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker           36                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.itb_walker            6                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst          102                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data         1963                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total        54435                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.dtb_walker           30                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.itb_walker           12                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.inst           89                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.data        31343                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.dtb_walker           50                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.itb_walker           13                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.inst          202                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data         2519                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.dtb_walker           72                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.itb_walker           31                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.inst          181                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.data        17786                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker           36                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.itb_walker            6                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst          102                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data         1963                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total        54435                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        15020                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         3502                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst       102766                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data      1034453                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        11205                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         3280                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst        87582                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data        52249                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        37909                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         6653                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst       180538                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data       429996                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        10984                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         3987                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst        89603                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data        53312                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total      2123039                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        15020                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         3502                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst       102766                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data      1034453                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        11205                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         3280                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst        87582                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data        52249                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        37909                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         6653                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst       180538                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data       429996                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        10984                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         3987                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst        89603                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data        53312                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher       179838                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total      2302877                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.inst       239761                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data         7636                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data         2141                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data        29989                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data         2774                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total       282442                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1227525955                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    273664751                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst   7195539765                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data 118034218728                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    920928000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    256138500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst   6188027041                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data   4140618752                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3060051481                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    537750250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst  12472032995                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data  31462873394                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    888199763                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    311019756                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst   6305681569                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data   4088126000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total 197362396700                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1227525955                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    273664751                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst   7195539765                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data 118034218728                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    920928000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    256138500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst   6188027041                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data   4140618752                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3060051481                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    537750250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst  12472032995                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data  31462873394                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    888199763                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    311019756                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst   6305681569                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data   4088126000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  19005717343                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total 216368114043                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst  13320154249                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    330561000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      3447251                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data     97265750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      3693250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data   3150960250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      3777250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data    216053000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total  17125912000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.326033                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.396737                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.330710                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.586792                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.362868                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.551168                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.411546                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.414451                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.305088                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.526720                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.328019                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.534519                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.339578                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.507833                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.397139                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.375246                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.482085                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.326033                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.396737                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.330710                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.586792                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.362868                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.551168                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.411546                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.414451                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.305088                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.526720                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.328019                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.534519                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.339578                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.507833                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.397139                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.375246                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.522922                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 81726.095539                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 78145.274415                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 70018.680935                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 114103.027134                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 82189.022758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 78091.006098                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 70654.096059                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 79247.808609                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 80720.976048                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 80828.235383                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 69082.592003                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 73170.153662                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80863.051985                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 78008.466516                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 70373.554111                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 76683.035714                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 92962.209691                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 81726.095539                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 78145.274415                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 70018.680935                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 114103.027134                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 82189.022758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 78091.006098                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 70654.096059                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 79247.808609                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 80720.976048                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 80828.235383                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 69082.592003                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 73170.153662                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80863.051985                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 78008.466516                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 70373.554111                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 76683.035714                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 105682.432762                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 93955.566903                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 55555.967188                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 43289.811420                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst 73345.765957                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 45430.056049                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 78579.787234                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 105070.534196                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 80367.021277                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 77885.003605                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 60635.146331                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements           1661688                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks       632826                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total       632826                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data       936999                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.missLatency::total       936999                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data        13527                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus2.data         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::total        17623                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data    221100999                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus2.data     56861000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::total    277961999                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 16345.161455                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus2.data 13882.080078                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::total 15772.683368                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher       179838                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total       179838                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  19005717343                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  19005717343                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 105682.432762                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 105682.432762                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus0.data        12322                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data         5422                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus2.data        50027                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus3.data         9198                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total        76969                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus0.data       359358                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data        24473                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus2.data       156576                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus3.data        17135                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total       557542                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus0.data      1173745                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus1.data      1210999                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus2.data      5529485                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus3.data      1702000                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::total      9616229                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus0.data       371680                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data        29895                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus2.data       206603                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus3.data        26333                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total       634511                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus0.data     0.966848                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.818632                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus2.data     0.757859                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus3.data     0.650704                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.878696                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus0.data     3.266228                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus1.data    49.483063                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus2.data    35.315023                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus3.data    99.328859                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::total    17.247542                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus0.data           30                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus1.data           34                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus2.data           21                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus3.data           29                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::total          114                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data       479140                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data        24441                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data       156557                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data        17108                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total       677246                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data  14534905805                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data    502228350                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data   7437637553                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data    415565801                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  22890337509                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data     1.289120                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.817561                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data     0.757767                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data     0.649679                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     1.067351                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 30335.404694                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data 20548.600712                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data 47507.537529                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data 24290.729542                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 33799.147590                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker        31019                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker         5313                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst       207889                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        19624                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker         2658                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst       125028                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker        86275                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker         5947                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst       369670                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker        21326                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker         3858                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst       135916                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total      1014523                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker        15050                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker         3514                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst       102855                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        11255                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker         3293                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst        87784                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker        37981                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker         6684                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst       180719                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker        11020                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker         3993                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst        89705                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total       553853                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker   1248132951                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker    278794000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst   7329055967                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker    938008499                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker    261351249                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst   6311068735                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker   3112176976                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker    548075498                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst  12710581407                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker    903954997                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker    316478249                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst   6423169730                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total  40380848258                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker        46069                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         8827                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst       310744                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker        30879                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker         5951                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst       212812                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker       124256                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker        12631                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst       550389                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker        32346                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker         7851                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst       225621                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total      1568376                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.326684                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.398097                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.330996                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.364487                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.553352                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.412496                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.305667                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.529174                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.328348                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.340691                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.508598                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.397592                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.353138                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 82932.421993                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 79338.076266                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 71256.195294                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 83341.492581                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 79365.699666                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 71893.155188                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 81940.364287                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 81998.129563                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 70333.398298                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 82028.584120                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 79258.264212                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 71603.252104                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 72908.963674                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.dtb_walker           30                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.itb_walker           12                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.inst           89                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.dtb_walker           50                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.itb_walker           13                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.inst          202                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.dtb_walker           72                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.itb_walker           31                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.inst          181                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker           36                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.itb_walker            6                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst          102                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total          824                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        15020                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         3502                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst       102766                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        11205                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker         3280                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst        87582                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        37909                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker         6653                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst       180538                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        10984                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker         3987                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst        89603                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total       553029                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1227525955                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    273664751                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst   7195539765                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    920928000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    256138500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst   6188027041                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   3060051481                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    537750250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst  12472032995                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    888199763                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    311019756                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst   6305681569                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total  39636559826                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.326033                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.396737                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.330710                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.362868                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.551168                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.411546                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.305088                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.526720                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.328019                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.339578                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.507833                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.397139                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.352613                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 81726.095539                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 78145.274415                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 70018.680935                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 82189.022758                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 78091.006098                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 70654.096059                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 80720.976048                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 80828.235383                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 69082.592003                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80863.051985                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 78008.466516                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 70373.554111                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 71671.756501                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data        44082                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data        17855                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data        62451                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data        20253                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total       144641                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data       912433                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data         7672                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data        38315                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data         6144                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total       964564                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data 108602528700                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data    660478248                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data   3624376156                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data    506536494                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total 113393919598                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data       956515                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data        25527                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data       100766                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data        26397                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total      1109205                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.953914                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.300545                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.380237                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.232754                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.869599                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 119025.209193                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 86089.448384                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 94594.183897                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 82444.090820                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 117559.767520                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus0.data        15208                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus1.data         1789                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus2.data        12249                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus3.data         1392                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total        30638                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data       897225                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data         5883                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data        26066                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data         4752                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total       933926                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data 106557568258                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data    534585750                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data   2510719409                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data    407434497                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total 110010307914                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.938015                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.230462                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.258679                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.180020                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.841978                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 118763.485478                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 90869.581846                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 96321.622382                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 85739.582702                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 117793.388249                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst       239761                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         2605                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         1120                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data        14927                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data         1367                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total       259921                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst  13320154249                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    330561000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      3447251                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data     97265750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      3693250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data   3150960250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      3777250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data    216053000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total  17125912000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 55555.967188                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 126894.817658                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst 73345.765957                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 86844.419643                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 78579.787234                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 211091.327795                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 80367.021277                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 158049.012436                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 65888.912400                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data       653017                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data        53445                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data       294221                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data        66544                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total      1067227                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data       153363                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data        47096                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data       409467                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data        49131                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total       659057                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data  12193672052                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data   3694966990                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data  29722155463                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data   3763791484                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total  49374585989                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data       806380                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data       100541                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data       703688                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data       115675                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total      1726284                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.190187                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.468426                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.581887                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.424733                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.381778                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 79508.564986                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 78456.068244                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 72587.425758                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 76607.263927                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 74917.019300                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus0.data        16135                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus1.data          730                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus2.data         5537                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data          571                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total        22973                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data       137228                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data        46366                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data       403930                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data        48560                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total       636084                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data  11476650470                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data   3606033002                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data  28952153985                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data   3680691503                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total  47715528960                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.170178                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.461165                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.574019                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.419797                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.368470                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 83631.988151                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 77773.217487                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 71676.166625                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 75796.777245                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 75014.509027                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus0.data            3                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus1.data            1                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus2.data            3                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus3.data            3                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::total           10                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::total           10                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus0.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus3.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus0.data            3                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus1.data            1                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus2.data            3                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus3.data            3                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           10                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data        35250                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data        12750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data        35750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data        39000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       122750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data        11750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data        12750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 11916.666667                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data        13000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        12275                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data          540                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data          273                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus2.data          601                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data          569                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total         1983                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data        51367                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data         2295                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data         2998                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data         2390                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total        59050                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data     27185750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data      8507500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data     16465250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data     15661498                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total     67819998                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data        51907                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data         2568                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data         3599                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data         2959                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total        61033                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.989597                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.893692                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data     0.833009                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.807705                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.967509                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data   529.245430                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  3706.971678                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data  5492.078052                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data  6552.928033                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1148.518171                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data        51367                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data         2295                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data         2998                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data         2390                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total        59050                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data    738519603                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data     28765499                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data     37653750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data     30058748                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    834997600                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.989597                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.893692                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data     0.833009                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.807705                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.967509                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 14377.316234                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12533.986492                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12559.623082                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12576.882008                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 14140.518205                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteClean.hits::writebacks        14166                       # number of WriteClean hits (Count)
testsys.cpu_cluster.l2.WriteClean.hits::total        14166                       # number of WriteClean hits (Count)
testsys.cpu_cluster.l2.WriteClean.accesses::writebacks        14166                       # number of WriteClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WriteClean.accesses::total        14166                       # number of WriteClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         5031                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1021                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data        15062                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data         1407                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total        22521                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks      1061115                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total      1061115                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks      1061115                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total      1061115                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks      2708552                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total      2708552                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks      2708552                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total      2708552                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses      2123039                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued       405271                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused       118352                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful        50872                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss           24                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.125526                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.023401                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache        43473                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR       181955                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            5                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate       225433                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified       604954                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit       153461                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand        24207                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            8                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage       191966                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    15206.790001                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs         6314267                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs       3862564                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          1.634735                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick    14820798000                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 14108.204639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.data    16.546579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus1.data     1.220001                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus2.data    17.993429                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus3.data     5.222225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher  1057.603129                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.861096                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.data     0.001010                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus1.data     0.000074                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus2.data     0.001098                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus3.data     0.000319                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.064551                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.928149                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022          463                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          282                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        15214                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::1           18                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::2          410                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::3           35                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::1           31                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::2          213                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::3           38                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0          145                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1         1550                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2         9948                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3         3472                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::4           99                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.028259                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.017212                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.928589                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses     159203700                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses    159203700                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq       259921                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp      3672387                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq        22521                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp        22521                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty      4288779                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean      1567564                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteClean        27616                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict      2960935                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq       325050                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq        99964                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           59                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp       100023                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::SCUpgradeFailReq            5                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeFailResp            5                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq      1122774                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp      1122774                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq      1620790                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq      1791677                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanSharedReq        14115                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanInvalidResp        17623                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq       755031                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp       755031                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1410904                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      6857240                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        26724                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       187312                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       637676                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       509589                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        18112                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        93879                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1650407                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      3143516                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        38233                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       374309                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       676101                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       543418                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        24038                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        98839                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total     16290297                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     55065344                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port    239328724                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1135232                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      5927808                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     27188288                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     14413896                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       767360                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      3984768                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     70398080                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     86754832                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1622848                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     15941504                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     28827648                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     16201172                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1014592                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      4180416                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total    572752512                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops            4274492                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic    109542912                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples      9851123                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.473991                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     0.951895                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0      6893870     69.98%     69.98% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1      2088032     21.20%     91.18% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2       378020      3.84%     95.01% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3       287726      2.92%     97.93% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4       151546      1.54%     99.47% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5        10988      0.11%     99.58% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6         7978      0.08%     99.67% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7        15674      0.16%     99.82% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8        13284      0.13%     99.96% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9         3077      0.03%     99.99% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10          793      0.01%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11          135      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value           11                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total      9851123                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy   3987739918                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy    275422314                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy   1037716741                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy      6456425                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy     62673252                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy    112997081                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy     89177816                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy      4104202                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy     16783156                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy      4502960                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy     47373883                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy    106607262                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy     84168636                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy      3068470                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy     15835392                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy    275527746                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy    480517842                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests     10887037                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests      5172859                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests      1111916                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops      2129497                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops      1609420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops       520077                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                17080                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp               17080                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq               17106                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp              17106                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         1594                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          146                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio          658                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        65890                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total        68372                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                   68372                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         1295                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          292                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio         1011                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        65910                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total        68652                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                    68652                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy             1656004                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer13.occupancy             551750                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer16.occupancy               4500                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer17.occupancy               4750                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer17.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy           54398510                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer19.occupancy              16500                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer19.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer20.occupancy              16250                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer20.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer21.occupancy              16750                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer21.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer8.occupancy              140750                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy           51266000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples   1590970.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples     15019.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples      3502.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples    342517.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples   1027141.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples     11205.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples      3280.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples     87621.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples     52376.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples     37909.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples      6653.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples    180576.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples    430597.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples     10984.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples      3987.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples     89642.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples     53248.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples    169388.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.030075433000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds        71548                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds        71548                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState            5019772                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState           1533844                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                    2528246                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                   1596319                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                  2528246                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                 1596319                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                  2943                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                 5007                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.45                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     26.67                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                     1875                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                   34                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6              2528212                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   4                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                2587                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6             1593728                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                1142449                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                 480108                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                 128283                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                  66198                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                  37557                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                  29573                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                  25466                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                  59451                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                 258474                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                  50265                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                 41035                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                 38948                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                 38642                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                 37655                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                 52476                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                 18990                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                  3816                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                  4232                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                  2642                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                  1990                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                  1635                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                  1491                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                  1131                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                  1214                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                   518                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                   394                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                   308                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                   230                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                    77                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                    46                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     7                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     2                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                  3960                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                  5481                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                 12645                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                 18403                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                 38630                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                 61821                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                 64066                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                 66702                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                 66054                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                 72220                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                 76765                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                 88069                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                 80983                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                 74868                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                 76161                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                 71855                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                 66417                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                 67274                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                 13002                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                 10644                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                  8532                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                 10664                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                  7411                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                 13991                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                 12830                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                  7495                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                  7971                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                  6957                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                 28850                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                 47599                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                 50706                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                 44132                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                  9221                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                 11859                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                 10116                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                 13023                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                  9824                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                 10417                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                  8233                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                 27914                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                  9750                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                  3111                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                  7707                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                 13386                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                 10049                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                 16691                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                 16843                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                  3807                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                126188                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples        71548                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean     35.295228                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev   998.213590                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-16383        71547    100.00%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total        71548                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples        71548                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     22.241181                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    17.300879                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev    52.465187                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::0-127        70718     98.84%     98.84% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::128-255          157      0.22%     99.06% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::256-383           69      0.10%     99.16% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::384-511           80      0.11%     99.27% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::512-639          522      0.73%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::896-1023            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::5376-5503            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total        71548                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                 188352                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys              161805840                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys           102019304                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             407054714.27644169                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             256649813.38375327                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                 397497736750                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                     96373.25                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker       961216                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker       224128                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst     21921088                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data     65715168                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker       717120                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker       209920                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst      5607744                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data      3351600                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker      2426176                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker       425792                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst     11556864                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data     27557808                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker       702976                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker       255168                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst      5737088                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data      3407472                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher     10840832                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks    101822080                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus0.data         2700                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus1.data           12                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus2.data            8                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus3.data            8                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 2418129.680844301824                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 563838.480745505309                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 55146848.917620860040                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 165319551.716232001781                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 1804057.731797083747                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 528095.435992363608                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 14107393.352770395577                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 8431615.202324723825                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 6103527.403364180587                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 1071164.309651583899                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 29073585.807852763683                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 69327137.151075869799                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 1768475.691750037251                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 641925.763201693306                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 14432783.863788859919                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 8572172.310745861381                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 27272265.156059298664                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 256153657.256332576275                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus0.data 6792.386038392635                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus1.data 30.188382392856                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus2.data 20.125588261904                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus3.data 20.125588261904                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker        15020                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker         3502                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst       342520                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data      1029630                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker        11205                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker         3280                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst        87621                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data        52397                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker        37909                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker         6653                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst       180577                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data       430643                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker        10984                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker         3987                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst        89642                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data        53280                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher       169396                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks      1593728                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus0.data         2585                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus1.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus2.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus3.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker    688695758                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker    150386750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst   8827536064                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data  82315761248                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker    526006251                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker    140410007                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst   3178326777                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data   2326829679                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker   1723974004                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker    302927257                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst   6268250826                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data  16553205026                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker    501204752                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker    170484005                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst   3228397799                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data   2245817317                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher  13607749942                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 9623071615223                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus0.data 405742285999                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus1.data     37002750                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus2.data     53416750                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus3.data     57898500                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     45851.91                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     42943.10                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     25772.32                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     79946.93                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     46943.89                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     42807.93                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     36273.57                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     44407.69                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     45476.64                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     45532.43                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     34712.34                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     38438.35                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     45630.44                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     42759.97                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     36014.34                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     42151.23                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     80331.00                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks   6038089.07                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus0.data 156960265.38                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus1.data  18501375.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus2.data  26708375.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus3.data  28949250.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker       961280                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker       224128                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst     21921280                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data     65896096                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker       717120                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker       209920                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst      5607744                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data      3352960                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker      2426176                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker       425792                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst     11556928                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data     27560592                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker       702976                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker       255168                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst      5737088                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data      3409248                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher     10841344                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total     161805840                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst     21921280                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst      5607744                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst     11556928                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst      5737088                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total     44823040                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks    101998592                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data        20676                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus1.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus2.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus3.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total    102019304                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker        15020                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker         3502                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst       342520                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data      1029630                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker        11205                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker         3280                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst        87621                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data        52397                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker        37909                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker         6653                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst       180577                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data       430643                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker        10984                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker         3987                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst        89642                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data        53280                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher       169396                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total        2528246                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks      1593728                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data         2585                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus1.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus2.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus3.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total       1596319                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker      2418291                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker       563838                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst     55147332                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data    165774712                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker      1804058                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker       528095                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst     14107393                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data      8435037                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker      6103527                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker      1071164                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst     29073747                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data     69334141                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker      1768476                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker       641926                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst     14432784                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data      8576640                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher     27273553                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total        407054714                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst     55147332                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst     14107393                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst     29073747                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst     14432784                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total    112761256                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks    256597708                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data        52015                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus1.data           30                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus2.data           30                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus3.data           30                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total       256649813                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks    256597708                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker      2418291                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker       563838                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst     55147332                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data    165826727                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker      1804058                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker       528095                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst     14107393                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data      8435067                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker      6103527                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker      1071164                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst     29073747                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data     69334171                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker      1768476                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker       641926                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst     14432784                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data      8576670                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher     27273553                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total       663704528                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts             2525303                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts            1591312                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0       376419                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1       120666                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2       145378                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3       130096                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4       136721                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5       130853                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6       162641                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7       148903                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8       163735                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9       127727                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10       137528                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11       137280                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12       152587                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13       146758                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14       164502                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15       143509                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0       100229                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1        98907                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2        99941                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3        98863                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4       100085                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5        99975                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6       100002                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7        99390                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8       100641                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9        98428                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10        98609                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11        98490                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12        99616                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13        99255                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14       100163                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15        98718                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat            95406532212                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat          12626515000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat      142755963462                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               37780.23                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          56530.23                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits            1919526                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits           1299650                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           76.01                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          81.67                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples       897439                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   293.572443                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean   155.878202                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   356.888881                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127       429111     47.82%     47.82% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255       198921     22.17%     69.98% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383        54357      6.06%     76.04% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511        24064      2.68%     78.72% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639        13802      1.54%     80.26% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767        12258      1.37%     81.62% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895         7950      0.89%     82.51% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023        11611      1.29%     83.80% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151       145365     16.20%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total       897439                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead            161619392                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten         101843968                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW             406.585667                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW             256.208721                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   5.18                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               3.18                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              2.00                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              78.20                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy     3101580300                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy     1648529025                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy    9650973780                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy   4162386240                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 31378601280.000004                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy  52750169490                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 108220305600                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 210912545715                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   530.592382                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 280656034523                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF  13273520000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT 103574354227                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy     3306134160                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy     1757251980                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy    8379689640                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy   4144262400                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 31378601280.000004                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy  46891531650                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 113153895360                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 209011366470                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   525.809588                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 293707065749                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF  13273520000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT  90523323001                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq              259921                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp            1618786                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq              22521                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp             22521                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty      1580227                       # Transaction distribution (Count)
testsys.membus.transDist::WriteClean            13501                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict           713912                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq           104337                       # Transaction distribution (Count)
testsys.membus.transDist::SCUpgradeReq             59                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq            930103                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp           929476                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq        1358865                       # Transaction distribution (Count)
testsys.membus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq        677371                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      8169331                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port        68372                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.bootmem.port           76                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.frames0.pio           10                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio        11428                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total      8249223                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                8249223                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port    263825144                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port        68652                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.bootmem.port         2036                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.frames0.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio        22856                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total    263918720                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total               263918720                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                           39730                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples           3370822                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                 3370822    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total             3370822                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy        13238254808                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy           64449236                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer10.occupancy             10500                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer10.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy          10528633                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer2.occupancy              78868                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer2.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer6.occupancy               5500                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer6.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy       13338083897                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests       5384374                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests      2933698                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.inst          448                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.data           28                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.inst          512                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.inst          512                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.inst          512                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::total         2036                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus0.inst          448                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus1.inst          512                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus2.inst          512                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus3.inst          512                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::total         1984                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.inst            7                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.data            4                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.inst            8                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.inst            8                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.inst            8                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::total           38                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.inst         1127                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.data           70                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.inst         1288                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.data           20                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.inst         1288                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.data           20                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.inst         1288                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.data           20                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::total           5122                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus0.inst         1127                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus1.inst         1288                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus2.inst         1288                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus3.inst         1288                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::total         4991                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.inst         1127                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.data           70                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.inst         1288                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.data           20                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.inst         1288                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.data           20                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.inst         1288                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.data           20                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::total          5122                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 397503908750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                    7794                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
