Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec  3 16:32:06 2024
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 counter_8khz_trigger/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_8khz_trigger/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 2.260ns (40.633%)  route 3.302ns (59.367%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=53, estimated)       1.618    -2.458    counter_8khz_trigger/CLK
    SLICE_X5Y61          FDRE                                         r  counter_8khz_trigger/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  counter_8khz_trigger/count_reg[1]/Q
                         net (fo=2, estimated)        0.604    -1.398    counter_8khz_trigger/count[1]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.742 r  counter_8khz_trigger/count0_carry/CO[3]
                         net (fo=1, estimated)        0.000    -0.742    counter_8khz_trigger/count0_carry_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.628 r  counter_8khz_trigger/count0_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    -0.628    counter_8khz_trigger/count0_carry__0_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.514 r  counter_8khz_trigger/count0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    -0.514    counter_8khz_trigger/count0_carry__1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.400 r  counter_8khz_trigger/count0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    -0.400    counter_8khz_trigger/count0_carry__2_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    -0.144 f  counter_8khz_trigger/count0_carry__3/O[2]
                         net (fo=2, estimated)        0.621     0.477    counter_8khz_trigger/p_0_in[19]
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.302     0.779 f  counter_8khz_trigger/count[31]_i_7/O
                         net (fo=1, estimated)        0.624     1.403    counter_8khz_trigger/count[31]_i_7_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I4_O)        0.124     1.527 f  counter_8khz_trigger/count[31]_i_3/O
                         net (fo=1, estimated)        0.697     2.224    counter_8khz_trigger/count[31]_i_3_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124     2.348 r  counter_8khz_trigger/count[31]_i_1/O
                         net (fo=32, estimated)       0.756     3.104    counter_8khz_trigger/c[31]
    SLICE_X5Y68          FDRE                                         r  counter_8khz_trigger/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    12.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     4.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     6.348    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.439 r  wizard_migcam/clkout1_buf/O
                         net (fo=53, estimated)       1.493     7.932    counter_8khz_trigger/CLK
    SLICE_X5Y68          FDRE                                         r  counter_8khz_trigger/count_reg[29]/C
                         clock pessimism             -0.422     7.509    
                         clock uncertainty           -0.074     7.436    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429     7.007    counter_8khz_trigger/count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  3.902    




