Partition Merge report for lights
Sun May 31 22:04:49 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Connections to In-System Debugging Instance "curByte_shift"
  6. Connections to In-System Debugging Instance "Send_Stream_Finish"
  7. Connections to In-System Debugging Instance "Start_Bit_Finish"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Sun May 31 22:04:49 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; lights                                      ;
; Top-level Entity Name           ; lights                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; 1,978 / 32,070 ( 6 % )                      ;
; Total registers                 ; 2770                                        ;
; Total pins                      ; 67 / 457 ( 15 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,272,336 / 4,065,280 ( 56 % )              ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                       ;
+----------------------------------+----------------+--------------------------+------------------------+----------------------------------+
; Partition Name                   ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents               ;
+----------------------------------+----------------+--------------------------+------------------------+----------------------------------+
; Top                              ; User-created   ; Source File              ; Source File            ;                                  ;
; sld_hub:auto_hub                 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                 ;
; sld_signaltap:Send_Stream_Finish ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; sld_signaltap:Send_Stream_Finish ;
; sld_signaltap:Start_Bit_Finish   ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; sld_signaltap:Start_Bit_Finish   ;
; sld_signaltap:curByte_shift      ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; sld_signaltap:curByte_shift      ;
; hard_block:auto_generated_inst   ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst   ;
+----------------------------------+----------------+--------------------------+------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                                                                                     ;
+----------------------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Partition Name                   ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                                                                          ;
+----------------------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Top                              ; Disengaged             ; 72.63% (1945 / 2678)           ; 0.00% (0 / 2678)              ; Rapid Recompile disengaged: Design change is too large for Rapid Recompile, full compilation performed instead ;
; sld_hub:auto_hub                 ; Engaged                ; 53.63% (273 / 509)             ; 52.26% (266 / 509)            ;                                                                                                                ;
; sld_signaltap:Send_Stream_Finish ; Disengaged             ; n/a                            ; n/a                           ; Rapid Recompile not attempted: incremental compilation databases not found                                     ;
; sld_signaltap:Start_Bit_Finish   ; Disengaged             ; n/a                            ; n/a                           ; Rapid Recompile not attempted: incremental compilation databases not found                                     ;
; sld_signaltap:curByte_shift      ; Disengaged             ; n/a                            ; n/a                           ; Rapid Recompile not attempted: incremental compilation databases not found                                     ;
; hard_block:auto_generated_inst   ; Disengaged             ; n/a                            ; n/a                           ; Rapid Recompile disengaged: recompiling hard block partition because other partition(s) disengaged             ;
+----------------------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "curByte_shift"                                                                                                                                ;
+-------------------------------------+---------------+-----------+-----------------------------+-------------------+--------------------------------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name              ; Netlist Type Used ; Actual Connection                                            ; Details ;
+-------------------------------------+---------------+-----------+-----------------------------+-------------------+--------------------------------------------------------------+---------+
; Camera:camera1|download             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; switchesqsys:u0|switchesqsys_outSignal:outsignal|data_out[0] ; N/A     ;
; Camera:camera1|download             ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; switchesqsys:u0|switchesqsys_outSignal:outsignal|data_out[0] ; N/A     ;
; ClockDivider:cdiv|divided_clocks[3] ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; ClockDivider:cdiv|divided_clocks[3]                          ; N/A     ;
; curByte[0]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; curByte[0]~0                                                 ; N/A     ;
; curByte[1]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; curByte[1]~1                                                 ; N/A     ;
; curByte[2]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; curByte[2]~2                                                 ; N/A     ;
; curByte[3]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; curByte[3]~3                                                 ; N/A     ;
; curByte[4]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; curByte[4]~4                                                 ; N/A     ;
; curByte[5]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; curByte[5]~5                                                 ; N/A     ;
; curByte[6]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; curByte[6]~6                                                 ; N/A     ;
; curByte[7]                          ; pre-synthesis ; connected ; Top                         ; post-synthesis    ; curByte[7]~7                                                 ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|gnd                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~GND                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
; curByte_shift|vcc                   ; post-fitting  ; connected ; sld_signaltap:curByte_shift ; post-synthesis    ; sld_signaltap:curByte_shift|~VCC                             ; N/A     ;
+-------------------------------------+---------------+-----------+-----------------------------+-------------------+--------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "Send_Stream_Finish"                                                                                                         ;
+-------------------------------------+---------------+-----------+----------------------------------+-------------------+---------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name                   ; Netlist Type Used ; Actual Connection                     ; Details ;
+-------------------------------------+---------------+-----------+----------------------------------+-------------------+---------------------------------------+---------+
; ClockDivider:cdiv|divided_clocks[3] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; ClockDivider:cdiv|divided_clocks[3]   ; N/A     ;
; readOutBuffer:readOut|empty         ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; readOutBuffer:readOut|Equal0~1        ; N/A     ;
; readOutBuffer:readOut|empty         ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; readOutBuffer:readOut|Equal0~1        ; N/A     ;
; readOutBuffer:readOut|load          ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DFlipFlop:dffload|q                   ; N/A     ;
; readOutBuffer:readOut|outputStream  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; readOutBuffer:readOut|outputStream~2  ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|gnd              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~GND ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
; Send_Stream_Finish|vcc              ; post-fitting  ; connected ; sld_signaltap:Send_Stream_Finish ; post-synthesis    ; sld_signaltap:Send_Stream_Finish|~VCC ; N/A     ;
+-------------------------------------+---------------+-----------+----------------------------------+-------------------+---------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "Start_Bit_Finish"                                                                                                       ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; ClockDivider:cdiv|divided_clocks[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockDivider:cdiv|divided_clocks[3] ; N/A     ;
; startBitDetect:start|bitStream      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RECIEVE                             ; N/A     ;
; startBitDetect:start|enable         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; startBitDetect:start|enable~0       ; N/A     ;
; startBitDetect:start|prevBit        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; startBitDetect:start|prevBit        ; N/A     ;
; startBitDetect:start|ps             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; startBitDetect:start|ps             ; N/A     ;
; startBitDetect:start|strobe         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; streamCounter:inputCounter|Equal2~1 ; N/A     ;
; startBitDetect:start|strobe         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; streamCounter:inputCounter|Equal2~1 ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|gnd                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~GND ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
; Start_Bit_Finish|vcc                ; post-fitting  ; connected ; sld_signaltap:Start_Bit_Finish ; post-synthesis    ; sld_signaltap:Start_Bit_Finish|~VCC ; N/A     ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; Name                                                                                                                                                                                                                           ; Partition ; Type          ; Location ; Status      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+
; CLOCK_50                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;             ;
;     -- CLOCK_50                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- CLOCK_50~input                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX0[0]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[0]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[0]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX0[1]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[1]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[1]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX0[2]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[2]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[2]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX0[3]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[3]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[3]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX0[4]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[4]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[4]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX0[5]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[5]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[5]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX0[6]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX0[6]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX0[6]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX1[0]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[0]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[0]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX1[1]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[1]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[1]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX1[2]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[2]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[2]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX1[3]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[3]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[3]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX1[4]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[4]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[4]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX1[5]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[5]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[5]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX1[6]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX1[6]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX1[6]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX2[0]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[0]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[0]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX2[1]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[1]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[1]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX2[2]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[2]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[2]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX2[3]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[3]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[3]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX2[4]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[4]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[4]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX2[5]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[5]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[5]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX2[6]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX2[6]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX2[6]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX3[0]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[0]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[0]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX3[1]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[1]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[1]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX3[2]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[2]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[2]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX3[3]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[3]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[3]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX3[4]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[4]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[4]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX3[5]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[5]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[5]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX3[6]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX3[6]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX3[6]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX4[0]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[0]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[0]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX4[1]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[1]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[1]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX4[2]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[2]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[2]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX4[3]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[3]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[3]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX4[4]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[4]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[4]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX4[5]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[5]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[5]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX4[6]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX4[6]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX4[6]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX5[0]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[0]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[0]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX5[1]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[1]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[1]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX5[2]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[2]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[2]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX5[3]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[3]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[3]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX5[4]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[4]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[4]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX5[5]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[5]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[5]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; HEX5[6]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- HEX5[6]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- HEX5[6]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; KEY[0]                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[0]                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[0]~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; KEY[1]                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[1]                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[1]~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; KEY[2]                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[2]                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[2]~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; KEY[3]                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY[3]                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY[3]~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; LEDG[0]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDG[0]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[0]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; LEDG[1]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDG[1]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[1]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; LEDG[2]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDG[2]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[2]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; LEDG[3]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDG[3]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[3]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; LEDG[4]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDG[4]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[4]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; LEDG[5]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDG[5]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[5]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; LEDG[6]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDG[6]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[6]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; LEDG[7]                                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- LEDG[7]                                                                                                                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[7]~output                                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; RECIEVE                                                                                                                                                                                                                        ; Top       ; Input Port    ; n/a      ;             ;
;     -- RECIEVE                                                                                                                                                                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- RECIEVE~input                                                                                                                                                                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SEND                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- SEND                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- SEND~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[0]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[0]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[0]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[1]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[1]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[1]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[2]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[2]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[2]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[3]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[3]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[3]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[4]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[4]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[4]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[5]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[5]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[5]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[6]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[6]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[6]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[7]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[7]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[7]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[8]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[8]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[8]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; SW[9]                                                                                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- SW[9]                                                                                                                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- SW[9]~input                                                                                                                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; altera_reserved_tck                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; altera_reserved_tdi                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; altera_reserved_tdo                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; altera_reserved_tms                                                                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                                                                                                                                                                                                     ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input                                                                                                                                                                                               ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_clr                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_ena                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_ir_in_0_                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_ir_out_0_                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_irq                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_jtag_state_udr                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_raw_tck                                                                                                                                                          ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_rti                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_shift                                                                                                                                                            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_tck                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_tdi                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_tdo                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_update                                                                                                                                                           ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_jtag_uart_switchesqsys_jtag_uart_alt_jtag_atlantic_usr1                                                                                                                                                             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; jtag.bp.u0_nios2_processor_the_switchesqsys_nios2_processor_nios2_oci_the_switchesqsys_nios2_processor_jtag_debug_module_wrapper_switchesqsys_nios2_processor_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.camera1_download                                                                                                                                                                                                    ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.cdiv_divided_clocks_3_                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.curByte_0_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.curByte_1_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.curByte_2_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.curByte_3_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.curByte_4_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.curByte_5_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.curByte_6_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.curByte_7_                                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.readOut_empty                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.readOut_load                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.readOut_outputStream                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.start_bitStream                                                                                                                                                                                                     ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.start_enable                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.start_prevBit                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.start_ps                                                                                                                                                                                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
; pre_syn.bp.start_strobe                                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                                                ;           ;               ;          ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+-------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1828                     ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 2418                     ;
;     -- 7 input functions                    ; 25                       ;
;     -- 6 input functions                    ; 485                      ;
;     -- 5 input functions                    ; 495                      ;
;     -- 4 input functions                    ; 358                      ;
;     -- <=3 input functions                  ; 1055                     ;
;                                             ;                          ;
; Dedicated logic registers                   ; 2770                     ;
;                                             ;                          ;
; I/O pins                                    ; 67                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 2272336                  ;
; Total DSP Blocks                            ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1397                     ;
; Total fan-out                               ; 30535                    ;
; Average fan-out                             ; 5.29                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+
; Buffer:buf1|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 10           ; 4            ; 10           ; 4            ; 40      ; None                                                     ;
; Buffer:buf2|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 10           ; 4            ; 10           ; 4            ; 40      ; None                                                     ;
; sld_signaltap:Send_Stream_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o484:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 131072       ; 3            ; 131072       ; 3            ; 393216  ; None                                                     ;
; sld_signaltap:Start_Bit_Finish|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s484:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 131072       ; 5            ; 131072       ; 5            ; 655360  ; None                                                     ;
; sld_signaltap:curByte_shift|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4584:auto_generated|ALTSYNCRAM                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 131072       ; 9            ; 131072       ; 9            ; 1179648 ; None                                                     ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                     ;
; switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                     ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; switchesqsys_nios2_processor_ociram_default_contents.mif ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_d5o1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; switchesqsys_nios2_processor_rf_ram_a.mif                ;
; switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_e5o1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; switchesqsys_nios2_processor_rf_ram_b.mif                ;
; switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768   ; switchesqsys_onchip_memory.hex                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Sun May 31 22:04:43 2015
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off lights -c lights --merge=on --recompile=on
Info (35007): Using synthesis netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:Send_Stream_Finish"
Info (35007): Using synthesis netlist for partition "sld_signaltap:Start_Bit_Finish"
Info (35007): Using synthesis netlist for partition "sld_signaltap:curByte_shift"
Info (35024): Succesfully connected in-system debug instance "curByte_shift" to all 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "Send_Stream_Finish" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Succesfully connected in-system debug instance "Start_Bit_Finish" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 5 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 4561 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 4065 logic cells
    Info (21064): Implemented 424 RAM segments
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 793 megabytes
    Info: Processing ended: Sun May 31 22:04:49 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


