implications:0.0260145706096
gate:0.0201271593827
circuit:0.0144084648101
observability:0.0112410520407
gates:0.0108082587652
inverter:0.0106591112867
redundancy:0.0101834440456
implication:0.0101678450415
dissipation:0.0100864913887
circuits:0.00960930634201
delay:0.00953011392886
removal:0.00845799394945
assertion:0.00719548468957
obs:0.00685454421131
power:0.00662990674924
bahar:0.00656848163119
logic:0.00654412367018
sat:0.00634401514163
fanout:0.00611938027506
g6:0.00601947390169
imp:0.00592506506532
kunz:0.00591163346807
g4:0.00563345567639
indirect:0.00556551393664
g9:0.00542319120615
impsatdirect:0.00542319120615
satisfiability:0.00533037292572
resizing:0.00496208867211
combinational:0.00461911042831
symbolic:0.00429704049016
frontier:0.00427894213744
untestable:0.00407631058031
menon:0.00396012247315
g8:0.00387370800439
redundancies:0.00361762529648
g10:0.00350189758387
redundant:0.00349752207099
connections:0.00343316210022
deltap:0.00339439069127
mapped:0.00333311042512
deltad:0.00328424081559
switching:0.00324895033105
synthesis:0.00319149290413
observable:0.00317200757082
lampe:0.00309896640351
indirectimps:0.00309896640351
cordic:0.00300973695084
atpg:0.00299352125984
macii:0.00291165041451
network:0.00285501240019
dissipating:0.00280151806709
tolerance:0.00278967384882
9sym:0.00262739265247
activity:0.00252394453097
transformations:0.00251742746995
faults:0.00251224241256
stuck:0.00247701839481
clip:0.00245449829092
cube:0.00242823478836
technology:0.00241189491907
g2:0.00238216060238
iman:0.00232422480263
impdirect:0.00232422480263
misex1:0.00232422480263
maxlevel:0.00232422480263
learning:0.00232381826969
essential:0.00231353751311
consumption:0.00226261479337
sis:0.00222565317055
bdds:0.00220915542534
area:0.00217502244833
assignments:0.00215453208893
deltaa:0.00210909052656
reconvergent:0.00210909052656
imps:0.00210113855032
bdd:0.00207755639611
alu4:0.00197054448936
collapsing:0.00195520374587
1994:0.00188972850371
nand:0.00185460839302
resized:0.00180584217051
characteristic:0.00180151371042
pedram:0.0017469902487
fanouts:0.00169719534564
reconvergence:0.00165402955737
g3:0.00165402955737
1993:0.0016430598936
signal:0.00164185579317
1992:0.00162447516552
cmos:0.00155176790596
rohfleish:0.00154948320176
127136:0.00154948320176
trevillyan:0.00154948320176
241744:0.00154948320176
117392:0.00154948320176
fkjxk:0.00154948320176
directimps:0.00154948320176
optimization:0.00154378352108
capacitive:0.00152273018382
statistics:0.00151263438526
fanin:0.00149676062992
threshold:0.00146158105784
fault:0.00143282713038
chain:0.00141156485327
entrena:0.00140075903355
demorgan:0.00140075903355
sentovich:0.00140075903355
assignment:0.00139906053527
boolean:0.00137734245445
relations:0.00136448190715
literal:0.00133259323143
somenzi:0.00131369632624
g7:0.00131369632624
testable:0.00129704446624
g1:0.00128368264123
propagation:0.00125946046435
chains:0.00125510796723
tsui:0.0012518790392
propagating:0.0012429914963
simplification:0.0012173861891
recursive:0.00118289867612
clauses:0.00117842399594
mapping:0.00117180223885
chandrakasan:0.0011646601658
drive:0.00115692305653
connection:0.00114348290256
mcnc:0.00113146356376
indirectly:0.00112634003406
inputs:0.00112028870059
89:0.00111557685313
delta:0.00111426510646
implicant:0.00110268637158
symbolically:0.00109738904303
forward:0.00109728589574
inverters:0.00107728455733
don:0.00106984989919
93:0.00106904795054
wire:0.00106157931206
literals:0.00103538231297
2w:0.00103396003697
inc:0.00101656841972
decreased:0.00101586900381
ft:0.0010051842278
fig:0.000998347662635
assertions:0.000988239831276
recoverable:0.000966854465013
temporarily:0.000927563049773
testability:0.000927304196509
library:0.000926946976612
care:0.00089668999819
sub:0.000895607964241
sizing:0.000893791014131
cir:0.000893791014131
permissible:0.000873976517824
minimization:0.000868025512968
perturb:0.000864696310825
1986:0.000863769114735
orthogonal:0.000856842356239
68:0.000855879919354
bw:0.000855788427488
backward:0.000844198061785
1995:0.000832230752308
eliminated:0.000829541254169
clause:0.0008231517903
1996:0.000803114534641
02:0.000803114534641
targeting:0.000795011813298
plications:0.000795011813298
savings:0.000789693941365
aided:0.000789693941365
removing:0.000782554031333
sequential:0.000775657153252
vuillod:0.000774741600878
40832:0.000774741600878
1694412:0.000774741600878
dampening:0.000774741600878
threshold6730677068100:0.000774741600878
170752:0.000774741600878
344056:0.000774741600878
impcube:0.000774741600878
afg:0.000774741600878
109040:0.000774741600878
158224:0.000774741600878
rd84:0.000774741600878
92336:0.000774741600878
greeng:0.000774741600878
90944:0.000774741600878
brackenbury:0.000774741600878
orangeg:0.000774741600878
236176:0.000774741600878
79344:0.000774741600878
163792:0.000774741600878
111244:0.000774741600878
impg:0.000774741600878
g11:0.000774741600878
249632:0.000774741600878
tolerance105001150012500135001450015500100:0.000774741600878
syclop:0.000774741600878
vergent:0.000774741600878
contrapositum:0.000774741600878
logic implications:0.0178322717105
t sat:0.0144356485275
redundancy addition:0.0138952236147
power dissipation:0.0133180290269
the circuit:0.0125146451637
and removal:0.0120402381515
delay tolerance:0.0108475449399
low power:0.0103234792319
power optimization:0.0100598770269
implications are:0.00985377847277
redundancy removal:0.00950725826266
implications delta:0.0093407137531
observability implications:0.00929789566276
t obs:0.00852307102419
satisfiability implications:0.00849155795736
mapped for:0.00849155795736
addition and:0.00804948728763
indirect implications:0.00774824638563
assertion gate:0.00764240216162
in power:0.00742334135036
assertion a:0.00731327558666
on symbolic:0.00700310014244
mapped circuits:0.00679324636589
kunz and:0.00679324636589
switching activity:0.00670030373356
symbolic computation:0.0066240404608
optimization based:0.00662213098332
of logic:0.00608940695146
circuits mapped:0.00594409057015
power delay:0.00585062046933
direct implications:0.00585062046933
the observability:0.00563405947657
original circuit:0.00560363667397
and menon:0.00542377246994
delay power:0.00542377246994
technology dependent:0.00542377246994
sub network:0.00525534851881
for area:0.00516396977039
inverter chain:0.00509493477442
e g6:0.00509493477442
procedure impsatdirect:0.00509493477442
of gate:0.00496262051441
a circuit:0.00489602892575
area delay:0.00481609526059
of implications:0.00481609526059
gate g:0.00473405977738
recursive learning:0.00459842995396
the delay:0.00456159460396
the implication:0.00449565635362
the network:0.00427028756443
essential implications:0.00424577897868
g6 g4:0.00424577897868
menon 1994:0.00424577897868
power threshold:0.00424577897868
deltap deltad:0.00424577897868
the inverter:0.00420272750548
delay and:0.00420231851403
optimization procedure:0.00407674748391
characteristic functions:0.0040589934464
circuit in:0.00395911538686
for low:0.0039308581881
bahar et:0.00387412319282
implications may:0.00387412319282
through redundancy:0.00387412319282
re synthesis:0.00387412319282
technology mapping:0.00384214556662
implications in:0.00375603965104
reducing power:0.00375603965104
power consumption:0.00364003694976
the assertion:0.00363967683446
total power:0.00361207144544
stuck at:0.00355341791412
technology independent:0.00350227292123
redundant connections:0.00339662318294
g4 g8:0.00339662318294
g9 g10:0.00339662318294
t lampe:0.00339662318294
orthogonal constraints:0.00339662318294
lampe and:0.00339662318294
inverter chains:0.00339662318294
gates area:0.00339662318294
statistics after:0.00339662318294
cube imp:0.00339662318294
g8 g9:0.00339662318294
deltad deltaa:0.00339662318294
i bahar:0.00339662318294
bahar e:0.00339662318294
in kunz:0.00339662318294
procedure indirectimps:0.00339662318294
normalized delay:0.00339662318294
critical delay:0.00339662318294
the gate:0.00335947730049
for speed:0.00330841367627
et al:0.00329500667643
the implications:0.00329372305078
implications to:0.00328459282426
the technology:0.00322508049949
fanout of:0.00320178797218
high power:0.00313003304254
sat t:0.00309929855425
redundant logic:0.00309929855425
after redundancy:0.00309929855425
e macii:0.00309929855425
initial assertion:0.00309929855425
gates from:0.00309929855425
and area:0.00304578678353
of redundancy:0.00301929960771
and power:0.00301101477596
the frontier:0.00301005953787
logic optimization:0.00301005953787
a technology:0.00295878736086
technology mapped:0.00280181833698
1 02:0.00275701139689
entire network:0.00272432698118
value assignment:0.00270599563093
dissipation and:0.00270599563093
mapping for:0.00269739381217
output of:0.00264331673824
circuit delay:0.0026276742594
power normalized:0.00254746738721
redundant gates:0.00254746738721
direct satisfiability:0.00254746738721
chain collapsing:0.00254746738721
satisfiability implication:0.00254746738721
deltaa 9sym:0.00254746738721
iman and:0.00254746738721
area mapped:0.00254746738721
power dissipating:0.00254746738721
gate g9:0.00254746738721
logic extraction:0.00254746738721
circuits containing:0.00254746738721
g10 x:0.00254746738721
network transformations:0.00254746738721
new implications:0.00254746738721
in bahar:0.00254746738721
gate x:0.00254746738721
reconvergence gate:0.00254746738721
gate resizing:0.00254746738721
technology decomposition:0.00254746738721
on frontier:0.00254746738721
finding implications:0.00254746738721
after resizing:0.00254746738721
computation of:0.00249877340887
a gate:0.00247444711679
removal is:0.00245337414087
power analysis:0.00245337414087
signal values:0.00245337414087
connections to:0.00241739523393
average 0:0.0024080476303
observability of:0.0024080476303
circuits are:0.00239962664321
area are:0.00236702988869
t care:0.002365728736
and remove:0.002365728736
propagation of:0.00236561542482
circuit this:0.00232956999081
reduce power:0.00232956999081
combinational circuit:0.00232956999081
indirect implication:0.00232447391569
gate y:0.00232447391569
general implications:0.00232447391569
power synthesis:0.00232447391569
atpg based:0.00232447391569
direct implication:0.00232447391569
implication can:0.00232447391569
implications using:0.00232447391569
power and:0.00231879174757
the circuits:0.00231850896507
new network:0.00229509767573
al 1996:0.00228914041987
1 04:0.00226316967062
al 1992:0.00224782817681
circuit that:0.00220560911752
bdd based:0.00220560911752
0 89:0.00220560911752
a combinational:0.00220560911752
implication procedure:0.002193982676
fanin of:0.002193982676
best network:0.002193982676
for implications:0.002193982676
implications only:0.002193982676
adding redundant:0.002193982676
implications that:0.002193982676
and pedram:0.002193982676
final network:0.002193982676
implications we:0.002193982676
synthesis and:0.00218517547905
04 0:0.00217946158494
in ieee:0.00217946158494
and indirect:0.00215480004383
a y:0.00214410446624
an assertion:0.00213146371581
by propagating:0.00213146371581
gate and:0.00210931658128
on redundancy:0.00210136375274
controlling value:0.00210136375274
boolean network:0.00210136375274
recursion level:0.00210136375274
implications by:0.00210136375274
sequential circuits:0.002088242543
redundancy addition and:0.014723246187
addition and removal:0.014723246187
of logic implications:0.013390839573
computation of logic:0.0124981169348
symbolic computation of:0.0114575505937
on symbolic computation:0.0107126716584
logic implications delta:0.00981994902018
power optimization based:0.00981994902018
based on symbolic:0.00839369907905
optimization based on:0.00736604439642
circuits mapped for:0.00624905846739
kunz and menon:0.00624905846739
for low power:0.00597112229115
the original circuit:0.0059523550692
reducing power dissipation:0.00535633582919
area delay power:0.00535633582919
delay and area:0.00491037882586
output of gate:0.0044642663019
power delay and:0.00446361319099
e g6 g4:0.00446361319099
mapped for area:0.00446361319099
and menon 1994:0.00446361319099
in power delay:0.00446361319099
to the circuit:0.00444798657644
the circuit in:0.00444798657644
in the circuit:0.004310062045
at the technology:0.00409198235489
bahar et al:0.00409198235489
delay and power:0.00360049560244
e t lampe:0.00357089055279
lampe and e:0.00357089055279
changes in power:0.00357089055279
implications are found:0.00357089055279
t lampe and:0.00357089055279
gates area delay:0.00357089055279
g4 g8 g9:0.00357089055279
g6 g4 g8:0.00357089055279
the technology dependent:0.00357089055279
observability implications are:0.00357089055279
deltap deltad deltaa:0.00357089055279
delta r i:0.00357089055279
r i bahar:0.00357089055279
g8 g9 g10:0.00357089055279
bahar e t:0.00357089055279
the critical delay:0.00357089055279
assertion a y:0.00357089055279
t sat t:0.00357089055279
and area are:0.00357089055279
mapped for speed:0.00357089055279
the assertion gate:0.00357089055279
sat t obs:0.00357089055279
after redundancy addition:0.00357089055279
and e macii:0.00357089055279
i bahar e:0.00357089055279
in kunz and:0.00357089055279
the essential implications:0.00357089055279
power and delay:0.00327358588391
the delay tolerance:0.00327358588391
1 04 0:0.0030996307762
set of implications:0.0030996307762
the output of:0.00291158623441
power dissipation and:0.00288039648195
implications in the:0.00288039648195
a combinational circuit:0.00280211867125
the observability of:0.0026785615987
a power threshold:0.00267816791459
area mapped circuits:0.00267816791459
of redundancy addition:0.00267816791459
the recursion level:0.00267816791459
deltad deltaa 9sym:0.00267816791459
the inverter chain:0.00267816791459
of redundancy removal:0.00267816791459
fanout of some:0.00267816791459
total power normalized:0.00267816791459
in bahar et:0.00267816791459
constant value is:0.00267816791459
a direct implication:0.00267816791459
based on redundancy:0.00267816791459
on average power:0.00267816791459
is on frontier:0.00267816791459
iman and pedram:0.00267816791459
increasing the delay:0.00267816791459
on redundancy addition:0.00267816791459
a t sat:0.00267816791459
in ieee acm:0.00267816791459
gates and connections:0.00267816791459
the cube imp:0.00267816791459
a technology mapped:0.00267816791459
our optimization procedure:0.00267816791459
implications may be:0.00267816791459
g9 g10 x:0.00267816791459
power normalized delay:0.00267816791459
a fanout of:0.00267816791459
g10 x y:0.00267816791459
d e g6:0.00267816791459
search for implications:0.00267816791459
initial assertion a:0.00267816791459
the technology independent:0.00267816791459
c e g6:0.00267816791459
inverter chain collapsing:0.00267816791459
more general implications:0.00267816791459
don t care:0.00260207721527
of the circuit:0.00255365685518
et al 1996:0.00250918843333
a c e:0.0025042948472
direct and indirect:0.00246987101395
et al 1992:0.00246807066877
on a technology:0.00245518941293
finding and removing:0.00245518941293
through redundancy removal:0.00245518941293
are given relative:0.00245518941293
1 y and:0.00245518941293
area are given:0.00245518941293
low power synthesis:0.00245518941293
decrease in power:0.00245518941293
value for g:0.00245518941293
is a fanout:0.00245518941293
redundancy removal is:0.00245518941293
a sub network:0.00245518941293
controlling value for:0.00245518941293
implemented in sis:0.00245518941293
delay of the:0.00244228221774
the entire network:0.00238052958426
a gate g:0.00232472308215
the best network:0.00232472308215
low power dissipation:0.00232472308215
g is replaced:0.00232472308215
to be observable:0.00232472308215
of some x:0.00232472308215
and connections to:0.00232472308215
logic optimization by:0.00232472308215
of a circuit:0.00224336174691
switching activity of:0.00223213315095
relative to those:0.00223213315095
given relative to:0.00223213315095
if the constant:0.00223213315095
to the network:0.00222638455943
circuit that is:0.00216029736146
circuit in figure:0.00216029736146
to those shown:0.00216029736146
a c d:0.00205545892291
switching activity in:0.00205193975736
only within the:0.00205193975736
to reduce power:0.00200892119902
and power consumption:0.00197096694503
s and q:0.00197096694503
the constant value:0.00197096694503
the don t:0.00197096694503
was obtained for:0.00193700747978
et al 1993:0.00191526889261
those shown in:0.00190627996133
set of relations:0.00190627996133
synthesis and optimization:0.00190627996133
set of experiments:0.00186312555258
c d e:0.001847033475
the circuit is:0.00182849384629
in the delay:0.00182849384629
testability of cmos:0.0017854452764
obs deltap deltad:0.0017854452764
high power dissipating:0.0017854452764
assertion gate is:0.0017854452764
circuit this may:0.0017854452764
the procedure impsatdirect:0.0017854452764
low power assertion:0.0017854452764
of satisfiability implications:0.0017854452764
of relations t:0.0017854452764
the value assignment:0.0017854452764
pattern testability of:0.0017854452764
a symbolic method:0.0017854452764
power driven re:0.0017854452764
speed gates area:0.0017854452764
on frontier and:0.0017854452764
through a circuit:0.0017854452764
cmos combinational logic:0.0017854452764
if t sat:0.0017854452764
for speed gates:0.0017854452764
t sat j:0.0017854452764
power dissipation after:0.0017854452764
logic extraction and:0.0017854452764
to compute logic:0.0017854452764
fkjxk is on:0.0017854452764
with satisfiability implications:0.0017854452764
by structural transformations:0.0017854452764
if t obs:0.0017854452764
this assignment however:0.0017854452764
and indirect that:0.0017854452764
set ft j:0.0017854452764
resized without increasing:0.0017854452764
statistics after resizing:0.0017854452764
to eliminate an:0.0017854452764
a delay tolerance:0.0017854452764
network or may:0.0017854452764
simple propagation of:0.0017854452764
an optimal threshold:0.0017854452764
i e assertion:0.0017854452764
trevillyan et al:0.0017854452764
power optimization procedure:0.0017854452764
power deltap deltad:0.0017854452764
eliminated through redundancy:0.0017854452764
implication consider again:0.0017854452764
