// Seed: 312246751
`default_nettype id_3
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input id_4
);
  always @(posedge id_4);
  always begin
    id_3 = id_0;
  end
endmodule
