# ComputerArchitecture
 designing a multicycle RISC processor in Verilog, employing a specialized set of instructions for optimized instruction handling and processing efficiency, including conditional branching and memory management.
