Information: Updating graph... (UID-83)
Warning: Design 'design_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'design_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : design_top
Version: J-2014.09-SP4
Date   : Wed Jun  5 22:34:56 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              36.00
  Critical Path Length:          3.98
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        694
  Leaf Cell Count:              70972
  Buf/Inv Cell Count:            3291
  Buf Cell Count:                 954
  Inv Cell Count:                2337
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     37111
  Sequential Cell Count:        33861
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    88524.708943
  Noncombinational Area:
                        115398.661572
  Buf/Inv Area:           5133.963013
  Total Buffer Area:          2157.94
  Total Inverter Area:        2976.03
  Macro/Black Box Area:      0.000000
  Net Area:             128804.955878
  -----------------------------------
  Cell Area:            203923.370515
  Design Area:          332728.326393


  Design Rules
  -----------------------------------
  Total Number of Nets:         71619
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.09
  Logic Optimization:                143.95
  Mapping Optimization:             1530.56
  -----------------------------------------
  Overall Compile Time:             2109.87
  Overall Compile Wall Clock Time:  2126.76

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
