{"Source Block": ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@83:93@HdlIdDef", "reg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\nreg             interrupt_d1                = 'd0;\nreg             arm_counter                 = 'd0;\nreg             counter_active              = 'd0;\n\n//------------------------------------------------------------------------------\n//----------- Wires Declarations -----------------------------------------------\n//------------------------------------------------------------------------------\n"], "Clone Blocks": [["hdl/library/axi_intr_monitor/axi_intr_monitor.v@81:91", "reg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\nreg             interrupt_d1                = 'd0;\nreg             arm_counter                 = 'd0;\nreg             counter_active              = 'd0;\n\n//------------------------------------------------------------------------------\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@82:92", "reg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\nreg             interrupt_d1                = 'd0;\nreg             arm_counter                 = 'd0;\nreg             counter_active              = 'd0;\n\n//------------------------------------------------------------------------------\n//----------- Wires Declarations -----------------------------------------------\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@84:94", "reg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\nreg             interrupt_d1                = 'd0;\nreg             arm_counter                 = 'd0;\nreg             counter_active              = 'd0;\n\n//------------------------------------------------------------------------------\n//----------- Wires Declarations -----------------------------------------------\n//------------------------------------------------------------------------------\n\n"]], "Diff Content": {"Delete": [[88, "reg             arm_counter                 = 'd0;\n"]], "Add": []}}