{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542177479675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542177479691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 04:37:59 2018 " "Processing started: Wed Nov 14 04:37:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542177479691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177479691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_projeto -c testbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_projeto -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177479691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542177481112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542177481112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_1-registrador_1 " "Found design unit 1: registrador_1-registrador_1" {  } { { "registrador_1.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496659 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_1 " "Found entity 1: registrador_1" {  } { { "registrador_1.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazzarddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazzarddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazarddec-hazarddec_arc " "Found design unit 1: hazarddec-hazarddec_arc" {  } { { "hazzarddec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/hazzarddec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496659 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazarddec " "Found entity 1: hazarddec" {  } { { "hazzarddec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/hazzarddec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496675 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_n.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-test " "Found design unit 1: top-test" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496675 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2-behave " "Found design unit 1: sl2-behave" {  } { { "sl2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/sl2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496690 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/sl2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-behave " "Found design unit 1: signext-behave" {  } { { "signext.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/signext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496690 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/signext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behave " "Found design unit 1: regfile-behave" {  } { { "regfile.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496706 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behave " "Found design unit 1: mux2-behave" {  } { { "mux2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mux2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496706 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipssingle.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mipssingle.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-struct " "Found design unit 1: mips-struct" {  } { { "mips.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496737 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maindec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-behave " "Found design unit 1: maindec-behave" {  } { { "maindec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/maindec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496737 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/maindec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-behave " "Found design unit 1: imem-behave" {  } { { "imem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496753 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496753 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "flopr.vhd " "Can't analyze file -- file flopr.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542177496768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/dmem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496768 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/dmem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496784 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-struct " "Found design unit 1: controller-struct" {  } { { "controller.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496784 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aludec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-behave " "Found design unit 1: aludec-behave" {  } { { "aludec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496800 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496800 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behave " "Found design unit 1: adder-behave" {  } { { "adder.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496815 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177496815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177496815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542177497096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips1 " "Elaborating entity \"mips\" for hierarchy \"mips:mips1\"" {  } { { "top.vhd" "mips1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips1\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"mips:mips1\|controller:cont\"" {  } { { "mips.vhd" "cont" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:mips1\|controller:cont\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:mips1\|controller:cont\|maindec:md\"" {  } { { "controller.vhd" "md" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:mips1\|controller:cont\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:mips1\|controller:cont\|aludec:ad\"" {  } { { "controller.vhd" "ad" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips1\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips1\|datapath:dp\"" {  } { { "mips.vhd" "dp" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497128 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memwritepip datapath.vhd(20) " "VHDL Signal Declaration warning at datapath.vhd(20): used implicit default value for signal \"memwritepip\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177497128 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_recover datapath.vhd(81) " "VHDL Signal Declaration warning at datapath.vhd(81): used implicit default value for signal \"s_recover\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177497128 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_result datapath.vhd(81) " "VHDL Signal Declaration warning at datapath.vhd(81): used implicit default value for signal \"s_result\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177497128 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_id datapath.vhd(87) " "Verilog HDL or VHDL warning at datapath.vhd(87): object \"s_id\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542177497128 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableif datapath.vhd(92) " "VHDL Signal Declaration warning at datapath.vhd(92): used implicit default value for signal \"enableif\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177497128 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableid datapath.vhd(92) " "VHDL Signal Declaration warning at datapath.vhd(92): used implicit default value for signal \"enableid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177497128 "|top|mips:mips1|datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero datapath.vhd(94) " "Verilog HDL or VHDL warning at datapath.vhd(94): object \"zero\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542177497128 "|top|mips:mips1|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:mips1\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"mips:mips1\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.vhd" "pcadd1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips1\|datapath:dp\|mux2:pcmux1 " "Elaborating entity \"mux2\" for hierarchy \"mips:mips1\|datapath:dp\|mux2:pcmux1\"" {  } { { "datapath.vhd" "pcmux1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n mips:mips1\|datapath:dp\|registrador_n:pcreg " "Elaborating entity \"registrador_n\" for hierarchy \"mips:mips1\|datapath:dp\|registrador_n:pcreg\"" {  } { { "datapath.vhd" "pcreg" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n mips:mips1\|datapath:dp\|registrador_n:IF_reg " "Elaborating entity \"registrador_n\" for hierarchy \"mips:mips1\|datapath:dp\|registrador_n:IF_reg\"" {  } { { "datapath.vhd" "IF_reg" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:mips1\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:mips1\|datapath:dp\|regfile:rf\"" {  } { { "datapath.vhd" "rf" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips1\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips1\|datapath:dp\|mux2:wrmux\"" {  } { { "datapath.vhd" "wrmux" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext mips:mips1\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"mips:mips1\|datapath:dp\|signext:se\"" {  } { { "datapath.vhd" "se" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_1 mips:mips1\|datapath:dp\|registrador_1:previewreg " "Elaborating entity \"registrador_1\" for hierarchy \"mips:mips1\|datapath:dp\|registrador_1:previewreg\"" {  } { { "datapath.vhd" "previewreg" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:mips1\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"mips:mips1\|datapath:dp\|sl2:immsh\"" {  } { { "datapath.vhd" "immsh" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n mips:mips1\|datapath:dp\|registrador_n:ID_reg " "Elaborating entity \"registrador_n\" for hierarchy \"mips:mips1\|datapath:dp\|registrador_n:ID_reg\"" {  } { { "datapath.vhd" "ID_reg" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips1\|datapath:dp\|alu:mainalu " "Elaborating entity \"alu\" for hierarchy \"mips:mips1\|datapath:dp\|alu:mainalu\"" {  } { { "datapath.vhd" "mainalu" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem1 " "Elaborating entity \"imem\" for hierarchy \"imem:imem1\"" {  } { { "top.vhd" "imem1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497237 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memoria imem.vhd(13) " "VHDL Signal Declaration warning at imem.vhd(13): used implicit default value for signal \"memoria\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "imem.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177497237 "|testbench|top:dut|imem:imem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem1 " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem1\"" {  } { { "top.vhd" "dmem1" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177497237 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem1\|memoria " "RAM logic \"imem:imem1\|memoria\" is uninferred due to inappropriate RAM size" {  } { { "imem.vhd" "memoria" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542177497862 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:mips1\|datapath:dp\|regfile:rf\|mem " "RAM logic \"mips:mips1\|datapath:dp\|regfile:rf\|mem\" is uninferred due to asynchronous read logic" {  } { { "regfile.vhd" "mem" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1542177497862 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1542177497862 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 32 C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/instrucao_inicial.mif " "Memory depth (64) in the design file differs from memory depth (32) in the Memory Initialization File \"C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/instrucao_inicial.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1542177497862 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem:dmem1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem:dmem1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542177497956 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542177497956 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542177497956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dmem1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dmem:dmem1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177498143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dmem1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dmem:dmem1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542177498143 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542177498143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3m1 " "Found entity 1: altsyncram_s3m1" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542177498253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177498253 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a0 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a1 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a2 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 92 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a3 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a4 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a5 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a6 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a7 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a8 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a9 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a10 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a11 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a12 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a13 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a14 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a15 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a16 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a17 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a18 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a19 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a20 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a21 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a22 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a23 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a24 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a25 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a26 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a27 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a28 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a29 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a30 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a31 " "Synthesized away node \"dmem:dmem1\|altsyncram:mem_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_s3m1.tdf" 904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498378 "|top|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542177498378 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542177498378 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[0\] GND " "Pin \"writedata\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[1\] GND " "Pin \"writedata\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[2\] GND " "Pin \"writedata\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[3\] GND " "Pin \"writedata\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[4\] GND " "Pin \"writedata\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[5\] GND " "Pin \"writedata\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[6\] GND " "Pin \"writedata\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[7\] GND " "Pin \"writedata\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[8\] GND " "Pin \"writedata\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[9\] GND " "Pin \"writedata\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[10\] GND " "Pin \"writedata\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[11\] GND " "Pin \"writedata\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[12\] GND " "Pin \"writedata\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[13\] GND " "Pin \"writedata\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[14\] GND " "Pin \"writedata\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[15\] GND " "Pin \"writedata\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[16\] GND " "Pin \"writedata\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[17\] GND " "Pin \"writedata\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[18\] GND " "Pin \"writedata\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[19\] GND " "Pin \"writedata\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[20\] GND " "Pin \"writedata\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[21\] GND " "Pin \"writedata\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[22\] GND " "Pin \"writedata\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[23\] GND " "Pin \"writedata\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[24\] GND " "Pin \"writedata\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[25\] GND " "Pin \"writedata\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[26\] GND " "Pin \"writedata\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[27\] GND " "Pin \"writedata\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[28\] GND " "Pin \"writedata\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[29\] GND " "Pin \"writedata\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[30\] GND " "Pin \"writedata\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[31\] GND " "Pin \"writedata\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|writedata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[0\] GND " "Pin \"dataadr\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[1\] GND " "Pin \"dataadr\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[2\] GND " "Pin \"dataadr\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[3\] GND " "Pin \"dataadr\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[4\] GND " "Pin \"dataadr\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[5\] GND " "Pin \"dataadr\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[6\] GND " "Pin \"dataadr\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[7\] GND " "Pin \"dataadr\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[8\] GND " "Pin \"dataadr\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[9\] GND " "Pin \"dataadr\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[10\] GND " "Pin \"dataadr\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[11\] GND " "Pin \"dataadr\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[12\] GND " "Pin \"dataadr\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[13\] GND " "Pin \"dataadr\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[14\] GND " "Pin \"dataadr\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[15\] GND " "Pin \"dataadr\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[16\] GND " "Pin \"dataadr\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[17\] GND " "Pin \"dataadr\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[18\] GND " "Pin \"dataadr\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[19\] GND " "Pin \"dataadr\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[20\] GND " "Pin \"dataadr\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[21\] GND " "Pin \"dataadr\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[22\] GND " "Pin \"dataadr\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[23\] GND " "Pin \"dataadr\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[24\] GND " "Pin \"dataadr\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[25\] GND " "Pin \"dataadr\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[26\] GND " "Pin \"dataadr\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[27\] GND " "Pin \"dataadr\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[28\] GND " "Pin \"dataadr\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[29\] GND " "Pin \"dataadr\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[30\] GND " "Pin \"dataadr\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[31\] GND " "Pin \"dataadr\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|dataadr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memwrite GND " "Pin \"memwrite\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542177498596 "|top|memwrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542177498596 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542177498596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542177498862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542177498862 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498956 "|top|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.vhd" "" { Text "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542177498956 "|top|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542177498956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542177498956 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542177498956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542177498956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542177498987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 04:38:18 2018 " "Processing ended: Wed Nov 14 04:38:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542177498987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542177498987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542177498987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542177498987 ""}
