var searchData=
[
  ['p_0',['p',['../structos_event.html#a117104b82864d3b23ec174af6d392709',1,'osEvent']]],
  ['package_20type_1',['PACKAGE TYPE',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html',1,'']]],
  ['package_5fbase_2',['PACKAGE_BASE',['../group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096',1,'stm32g431xx.h']]],
  ['package_5fbase_5faddress_3',['PACKAGE_BASE_ADDRESS',['../group___u_t_i_l_s___l_l___private___constants.html#gafb1d0907a8ece7931174554271a52a90',1,'stm32g4xx_ll_utils.h']]],
  ['packet_5fsize_4',['PACKET_SIZE',['../group___buffer___sizes.html#gaebdc7d8ca8e25ed8efc90bb88ef7ef5b',1,'drv_LIDAR.h']]],
  ['page_5',['Page',['../struct_f_l_a_s_h___erase_init_type_def.html#ad5ac387429b4b85d2ee00e34559b4a28',1,'FLASH_EraseInitTypeDef::Page'],['../struct_f_l_a_s_h___process_type_def.html#adc9e7e2d68062df627aaa0068f5c7252',1,'FLASH_ProcessTypeDef::Page']]],
  ['pagesize_6',['PAGESIZE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga519adc2af3ba06a8f0548b6690050a89',1,'stm32_hal_legacy.h']]],
  ['param_7',['PARAM',['../struct_f_m_a_c___type_def.html#aa03458fe971a538d6b532b6bcb9afb14',1,'FMAC_TypeDef']]],
  ['parameters_8',['UART Request Parameters',['../group___u_a_r_t___request___parameters.html',1,'']]],
  ['parent_9',['Parent',['../struct_____d_m_a___handle_type_def.html#a6ee5f2130887847bbc051932ea43b73d',1,'__DMA_HandleTypeDef']]],
  ['parity_10',['Parity',['../struct_u_a_r_t___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'UART_InitTypeDef::Parity'],['../group___u_a_r_t___parity.html',1,'UART Parity']]],
  ['parity_20check_20type_11',['FLASH Option Bytes User SRAM Parity Check Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_e.html',1,'']]],
  ['pbuffptr_12',['pBuffPtr',['../struct_____i2_c___handle_type_def.html#ae5b117ad14c78eb266b018fb972e315e',1,'__I2C_HandleTypeDef']]],
  ['pccard_20aliased_20defines_20maintained_20for_20legacy_20purpose_13',['HAL PCCARD Aliased Defines maintained for legacy purpose',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'']]],
  ['pccard_5ferror_14',['PCCARD_ERROR',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf60d802224c0c8b695e35d8dc678aa60',1,'stm32_hal_legacy.h']]],
  ['pccard_5fongoing_15',['PCCARD_ONGOING',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga85d55fedbb9639c9dc9fa91a73cc3c7e',1,'stm32_hal_legacy.h']]],
  ['pccard_5fstatustypedef_16',['PCCARD_StatusTypedef',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93e46d977fc27c9288156eb21819d6e7',1,'stm32_hal_legacy.h']]],
  ['pccard_5fsuccess_17',['PCCARD_SUCCESS',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gafc1ae843cb9eb6a85eaa4e0288bffe56',1,'stm32_hal_legacy.h']]],
  ['pccard_5ftimeout_18',['PCCARD_TIMEOUT',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gae83adf7b05e929d55697cffeeea86776',1,'stm32_hal_legacy.h']]],
  ['pchead_19',['pcHead',['../struct_queue_definition.html#adfa75f7bc22a3a58a907676c0164a1c1',1,'QueueDefinition']]],
  ['pcname_20',['pcName',['../structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s.html#a2de8afaf668518af9982627791b2cc23',1,'xTASK_PARAMETERS']]],
  ['pcqueuegetname_21',['pcQueueGetName',['../_free_r_t_o_s_8h.html#ae9c520a136753cfb579e5caac11077a6',1,'FreeRTOS.h']]],
  ['pcqueuegetqueuename_22',['pcQueueGetQueueName',['../_free_r_t_o_s_8h.html#a8363e9859059888726caa268e1816e54',1,'FreeRTOS.h']]],
  ['pcreadfrom_23',['pcReadFrom',['../struct_queue_pointers.html#af716fa534e7d09f91df1fbdd8ab7a693',1,'QueuePointers']]],
  ['pcrop_20on_20rdp_20level_20type_24',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['pcrop1er_25',['PCROP1ER',['../struct_f_l_a_s_h___type_def.html#aa0e34261741fdac1326900b59c746790',1,'FLASH_TypeDef']]],
  ['pcrop1sr_26',['PCROP1SR',['../struct_f_l_a_s_h___type_def.html#a9e1c86171e89f89cb5d337c55fe53e01',1,'FLASH_TypeDef']]],
  ['pcropconfig_27',['PCROPConfig',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a07a586e1c17edc17ab5ef6fde379e1df',1,'FLASH_OBProgramInitTypeDef']]],
  ['pcropendaddr_28',['PCROPEndAddr',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ab5a6185fe25711bf99fb0abd4a751711',1,'FLASH_OBProgramInitTypeDef']]],
  ['pcropstartaddr_29',['PCROPStartAddr',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a9dbd10c816d4f923270ba9d8930cc1d2',1,'FLASH_OBProgramInitTypeDef']]],
  ['pcropstate_5fdisable_30',['PCROPSTATE_DISABLE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga09f7800119c1971e339df62f11beab14',1,'stm32_hal_legacy.h']]],
  ['pcropstate_5fenable_31',['PCROPSTATE_ENABLE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga9e086afe58f178c3e86526666bedc217',1,'stm32_hal_legacy.h']]],
  ['pcsr_32',['PCSR',['../group___c_m_s_i_s__core___debug_functions.html#ga72e52fffe9ac6af0ee15877e2d5dac41',1,'DWT_Type']]],
  ['pctail_33',['pcTail',['../struct_queue_pointers.html#aec0a6e253e1e05c107bf2a77c1bed940',1,'QueuePointers']]],
  ['pctaskgethandle_34',['pcTaskGetHandle',['../group__pc_task_get_handle.html',1,'']]],
  ['pctaskgetname_35',['pcTaskGetName',['../task_8h.html#aedab278c23c41dcbfdf312d383bdb342',1,'pcTaskGetName(TaskHandle_t xTaskToQuery) PRIVILEGED_FUNCTION:&#160;tasks.c'],['../tasks_8c.html#acb1be57d03f6f1a3161b69e98df6ccb9',1,'pcTaskGetName(TaskHandle_t xTaskToQuery):&#160;tasks.c'],['../group__pc_task_get_name.html',1,'pcTaskGetName']]],
  ['pctaskgettaskname_36',['pcTaskGetTaskName',['../_free_r_t_o_s_8h.html#a626c65afa49005d067495a6cdaace885',1,'FreeRTOS.h']]],
  ['pctaskname_37',['pcTaskName',['../structx_t_a_s_k___s_t_a_t_u_s.html#a8a708f6c3c531b149994cc0a04dd009e',1,'xTASK_STATUS::pcTaskName'],['../structtsk_task_control_block.html#afa7d65deeca135b921eaa78fbbf52918',1,'tskTaskControlBlock::pcTaskName']]],
  ['pctimergetname_38',['pcTimerGetName',['../timers_8h.html#a5007aef53e4cc6aea1aadcdcc72aa9da',1,'timers.h']]],
  ['pctimergettimername_39',['pcTimerGetTimerName',['../_free_r_t_o_s_8h.html#a870358d5faa01a5290705b073de220ca',1,'FreeRTOS.h']]],
  ['pcwriteto_40',['pcWriteTo',['../struct_queue_definition.html#aa018576801d60d3a78ffacab53dc8b79',1,'QueueDefinition']]],
  ['pdbig_5fendian_41',['pdBIG_ENDIAN',['../projdefs_8h.html#a1ec99243cefac216db217f0d2ba20cd5',1,'projdefs.h']]],
  ['pdcra_42',['PDCRA',['../struct_p_w_r___type_def.html#a2676bf9a592b8a6befd85ae98ea597b0',1,'PWR_TypeDef']]],
  ['pdcrb_43',['PDCRB',['../struct_p_w_r___type_def.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0',1,'PWR_TypeDef']]],
  ['pdcrc_44',['PDCRC',['../struct_p_w_r___type_def.html#a8b419b22309c807ea4e6f1121c1afc12',1,'PWR_TypeDef']]],
  ['pdcrd_45',['PDCRD',['../struct_p_w_r___type_def.html#a0c82c09f5896fc28b5455f2ae5fcb1b1',1,'PWR_TypeDef']]],
  ['pdcre_46',['PDCRE',['../struct_p_w_r___type_def.html#a4770038c721e2d0286203aa1129bb893',1,'PWR_TypeDef']]],
  ['pdcrf_47',['PDCRF',['../struct_p_w_r___type_def.html#ac0307ace68686dbf855a02f79b593a95',1,'PWR_TypeDef']]],
  ['pdcrg_48',['PDCRG',['../struct_p_w_r___type_def.html#aac0337fe57b790ab6fe244d74d2a7cbc',1,'PWR_TypeDef']]],
  ['pdfail_49',['pdFAIL',['../projdefs_8h.html#a99e2866c8cf4fe86db87dab62e7d6aa6',1,'projdefs.h']]],
  ['pdfalse_50',['pdFALSE',['../projdefs_8h.html#aa56260e937e7e203026707e5ba944273',1,'projdefs.h']]],
  ['pdfreertos_5fbig_5fendian_51',['pdFREERTOS_BIG_ENDIAN',['../projdefs_8h.html#abe2dcfba890834ec10e4d8a25dac7c59',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feacces_52',['pdFREERTOS_ERRNO_EACCES',['../projdefs_8h.html#ad5b2326f6a7eb09257f78f587f43e187',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feaddrinuse_53',['pdFREERTOS_ERRNO_EADDRINUSE',['../projdefs_8h.html#a0c4f8236084d1cabcbff216e1b8fac7b',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feaddrnotavail_54',['pdFREERTOS_ERRNO_EADDRNOTAVAIL',['../projdefs_8h.html#a85d8fca5d9fb100e674ebd9b6b29e08d',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feagain_55',['pdFREERTOS_ERRNO_EAGAIN',['../projdefs_8h.html#a19316c64bd0788538b164b6241e4c49b',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fealready_56',['pdFREERTOS_ERRNO_EALREADY',['../projdefs_8h.html#af2407a2a0cbe16241a81bf2c1b63ff24',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5febade_57',['pdFREERTOS_ERRNO_EBADE',['../projdefs_8h.html#acdf56904272b8eaec505400e0e13ca87',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5febadf_58',['pdFREERTOS_ERRNO_EBADF',['../projdefs_8h.html#a242052c4e8decc6757bf2d1f0f9dde41',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5febusy_59',['pdFREERTOS_ERRNO_EBUSY',['../projdefs_8h.html#aa367bb36d26bc86c9346916fc7c5792c',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fecanceled_60',['pdFREERTOS_ERRNO_ECANCELED',['../projdefs_8h.html#a354147f9f9a35e025af5f660ff7be0bf',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feexist_61',['pdFREERTOS_ERRNO_EEXIST',['../projdefs_8h.html#aaf394d4b1eedda0075836a98138e2e82',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fefault_62',['pdFREERTOS_ERRNO_EFAULT',['../projdefs_8h.html#a1b3f9dd5c52d752b70357ed51b38c7f4',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feftype_63',['pdFREERTOS_ERRNO_EFTYPE',['../projdefs_8h.html#ae603b5c76827b60243bd8f12718c1a41',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feilseq_64',['pdFREERTOS_ERRNO_EILSEQ',['../projdefs_8h.html#afcb862c20a4c9641dd537770e969b8b1',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feinprogress_65',['pdFREERTOS_ERRNO_EINPROGRESS',['../projdefs_8h.html#a6f713f2c3c90756396311337496a80b2',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feintr_66',['pdFREERTOS_ERRNO_EINTR',['../projdefs_8h.html#a48cbefbca1a9ad5fd3f014580e294c8e',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feinval_67',['pdFREERTOS_ERRNO_EINVAL',['../projdefs_8h.html#a684b79fd72418beaf37e423323131ca7',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feio_68',['pdFREERTOS_ERRNO_EIO',['../projdefs_8h.html#a7bb52f7cee93081fcd871ced9cbf86a6',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feisconn_69',['pdFREERTOS_ERRNO_EISCONN',['../projdefs_8h.html#a5ebe20f940ba0710bfc993cd98895360',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feisdir_70',['pdFREERTOS_ERRNO_EISDIR',['../projdefs_8h.html#ac85e69368d9755a4e1b5121eb3a81979',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenametoolong_71',['pdFREERTOS_ERRNO_ENAMETOOLONG',['../projdefs_8h.html#aca50b0cb0218ab93d38e387ca7740c92',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenmfile_72',['pdFREERTOS_ERRNO_ENMFILE',['../projdefs_8h.html#a3dba13bfcdeb497752d19139ba2f463f',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenobufs_73',['pdFREERTOS_ERRNO_ENOBUFS',['../projdefs_8h.html#a311c6d46f86eb3f6e029473e34a4b290',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenodev_74',['pdFREERTOS_ERRNO_ENODEV',['../projdefs_8h.html#a0a8f4a6b857f6c64e9c2d887bbc26beb',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenoent_75',['pdFREERTOS_ERRNO_ENOENT',['../projdefs_8h.html#ada626b9e09610adf001a0d78c21ed754',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenomedium_76',['pdFREERTOS_ERRNO_ENOMEDIUM',['../projdefs_8h.html#a232fc23c4f0ff1aa323b38c3cc7a25fb',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenomem_77',['pdFREERTOS_ERRNO_ENOMEM',['../projdefs_8h.html#a5efcf687f972542033358c1a24510aee',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenoprotoopt_78',['pdFREERTOS_ERRNO_ENOPROTOOPT',['../projdefs_8h.html#a3260d6cafcdb3971622605ac4d3bf3d2',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenospc_79',['pdFREERTOS_ERRNO_ENOSPC',['../projdefs_8h.html#ada91bb26e0b830b169433aae5ce857cc',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenotconn_80',['pdFREERTOS_ERRNO_ENOTCONN',['../projdefs_8h.html#a2038d432f2a030e1c3ecdeb68676f920',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenotdir_81',['pdFREERTOS_ERRNO_ENOTDIR',['../projdefs_8h.html#a664d5546ffc5cfbd7c28c02ee704030f',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenotempty_82',['pdFREERTOS_ERRNO_ENOTEMPTY',['../projdefs_8h.html#a01a1dbf74da4d89538fdd9d424404808',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fenxio_83',['pdFREERTOS_ERRNO_ENXIO',['../projdefs_8h.html#a84867230ed86089284031935cab091a5',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feopnotsupp_84',['pdFREERTOS_ERRNO_EOPNOTSUPP',['../projdefs_8h.html#a583344ca8f038153e0c988559064b6b6',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5ferofs_85',['pdFREERTOS_ERRNO_EROFS',['../projdefs_8h.html#a83094f3620b1d91ed85f98347b481c29',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fespipe_86',['pdFREERTOS_ERRNO_ESPIPE',['../projdefs_8h.html#a441a754724ed5708ac0d31d10e97dbec',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fetimedout_87',['pdFREERTOS_ERRNO_ETIMEDOUT',['../projdefs_8h.html#addf14e54d85281da325711c219b6f0e7',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5feunatch_88',['pdFREERTOS_ERRNO_EUNATCH',['../projdefs_8h.html#ab32e968fc64c5ddcd1f2b1de9debd576',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fewouldblock_89',['pdFREERTOS_ERRNO_EWOULDBLOCK',['../projdefs_8h.html#a4cbad67c49bf49adbd0c9c1917a0e5e6',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fexdev_90',['pdFREERTOS_ERRNO_EXDEV',['../projdefs_8h.html#a75aadb287c3f7089edb7f1c85319b105',1,'projdefs.h']]],
  ['pdfreertos_5ferrno_5fnone_91',['pdFREERTOS_ERRNO_NONE',['../projdefs_8h.html#ad836dd7abef3eced71f4ce24d39debd9',1,'projdefs.h']]],
  ['pdfreertos_5flittle_5fendian_92',['pdFREERTOS_LITTLE_ENDIAN',['../projdefs_8h.html#a2677d93f2de37bcd907c6967c583fd10',1,'projdefs.h']]],
  ['pdintegrity_5fcheck_5fvalue_93',['pdINTEGRITY_CHECK_VALUE',['../projdefs_8h.html#a692e23284a1eff2b98132042b0c2c99d',1,'projdefs.h']]],
  ['pdkeyr_94',['PDKEYR',['../struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b',1,'FLASH_TypeDef']]],
  ['pdlittle_5fendian_95',['pdLITTLE_ENDIAN',['../projdefs_8h.html#a4599a4d1e3c89bcce5301f82028561c1',1,'projdefs.h']]],
  ['pdmcr_96',['PDMCR',['../struct_s_a_i___type_def.html#ae98382ebc3ec173bced2f4821e9f83d0',1,'SAI_TypeDef']]],
  ['pdmdly_97',['PDMDLY',['../struct_s_a_i___type_def.html#a5002a514f43745feb29e9e4c6efe484f',1,'SAI_TypeDef']]],
  ['pdms_5fto_5fticks_98',['pdMS_TO_TICKS',['../projdefs_8h.html#a353d0f62b82a402cb3db63706c81ec3f',1,'projdefs.h']]],
  ['pdpass_99',['pdPASS',['../projdefs_8h.html#a07848d3078849bd32353c69d30a479b3',1,'projdefs.h']]],
  ['pdtask_5fcode_100',['pdTASK_CODE',['../_free_r_t_o_s_8h.html#a74cee96c96792dab96bdc57ba9007b24',1,'FreeRTOS.h']]],
  ['pdtask_5fhook_5fcode_101',['pdTASK_HOOK_CODE',['../_free_r_t_o_s_8h.html#ac53ab0d2f78148433574898386aeb5f4',1,'FreeRTOS.h']]],
  ['pdtrue_102',['pdTRUE',['../projdefs_8h.html#af268cf937960eb029256bd9c4d949fbe',1,'projdefs.h']]],
  ['pecr_103',['PECR',['../struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b',1,'I2C_TypeDef']]],
  ['pendedfunction_5ft_104',['PendedFunction_t',['../timers_8h.html#af6e8e2be58df2be9f9bb808fcdc51622',1,'timers.h']]],
  ['pendingcallback_105',['PendingCallback',['../struct_e_x_t_i___handle_type_def.html#aeae0a8364e2078d0c61240a6906fdfd3',1,'EXTI_HandleTypeDef']]],
  ['pendsv_5firqn_106',['PendSV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'stm32g431xx.h']]],
  ['period_107',['Period',['../struct_t_i_m___base___init_type_def.html#a49500eef6a2354eeee4adc005bf9cef6',1,'TIM_Base_InitTypeDef']]],
  ['periph_20clock_20selection_108',['Periph Clock Selection',['../group___r_c_c_ex___periph___clock___selection.html',1,'']]],
  ['periph_5fbase_109',['PERIPH_BASE',['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32g431xx.h']]],
  ['periph_5fbb_5fbase_110',['PERIPH_BB_BASE',['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'stm32g431xx.h']]],
  ['periphclockselection_111',['PeriphClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2',1,'RCC_PeriphCLKInitTypeDef']]],
  ['periphdataalignment_112',['PeriphDataAlignment',['../struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c',1,'DMA_InitTypeDef']]],
  ['peripheral_20adc_20clock_20source_20selection_113',['Peripheral ADC clock source selection',['../group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20adc_20get_20clock_20source_114',['Peripheral ADC get clock source',['../group___r_c_c___l_l___e_c___a_d_c.html',1,'']]],
  ['peripheral_20clock_20enable_20disable_115',['Peripheral Clock Enable Disable',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html',1,'AHB1 Peripheral Clock Enable Disable'],['../group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html',1,'AHB2 Peripheral Clock Enable Disable'],['../group___r_c_c___a_h_b3___clock___enable___disable.html',1,'AHB3 Peripheral Clock Enable Disable'],['../group___r_c_c___a_p_b1___clock___enable___disable.html',1,'APB1 Peripheral Clock Enable Disable'],['../group___r_c_c___a_p_b2___clock___enable___disable.html',1,'APB2 Peripheral Clock Enable Disable']]],
  ['peripheral_20clock_20enabled_20or_20disabled_20status_116',['Peripheral Clock Enabled or Disabled Status',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html',1,'AHB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___enable___disable___status.html',1,'AHB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___enable___disable___status.html',1,'AHB3 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status']]],
  ['peripheral_20clock_20sleep_20enable_20disable_117',['Peripheral Clock Sleep Enable Disable',['../group___r_c_c___a_h_b1___clock___sleep___enable___disable.html',1,'AHB1 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_h_b2___clock___sleep___enable___disable.html',1,'AHB2 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_h_b3___clock___sleep___enable___disable.html',1,'AHB3 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable.html',1,'APB1 Peripheral Clock Sleep Enable Disable'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable.html',1,'APB2 Peripheral Clock Sleep Enable Disable']]],
  ['peripheral_20clock_20sleep_20enabled_20or_20disabled_20status_118',['Peripheral Clock Sleep Enabled or Disabled Status',['../group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html',1,'AHB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html',1,'AHB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___sleep___enable___disable___status.html',1,'AHB3 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status']]],
  ['peripheral_20clock_20source_119',['Peripheral Clock Source',['../group___r_c_c___l_l___e_f___peripheral___clock___source.html',1,'']]],
  ['peripheral_20control_20functions_120',['Peripheral Control functions',['../group___p_w_r_ex___exported___functions___group1.html',1,'Extended Peripheral Control functions'],['../group___t_i_m_ex___exported___functions___group5.html',1,'Extended Peripheral Control functions'],['../group___c_o_r_t_e_x___exported___functions___group2.html',1,'Peripheral Control functions'],['../group___p_w_r___exported___functions___group2.html',1,'Peripheral Control functions'],['../group___u_a_r_t___exported___functions___group3.html',1,'Peripheral Control functions'],['../group___t_i_m___exported___functions___group8.html',1,'TIM Peripheral Control functions']]],
  ['peripheral_20data_20size_121',['DMA Peripheral data size',['../group___d_m_a___peripheral__data__size.html',1,'']]],
  ['peripheral_20force_20release_20reset_122',['Peripheral Force Release Reset',['../group___r_c_c___a_h_b1___force___release___reset.html',1,'AHB1 Peripheral Force Release Reset'],['../group___r_c_c___a_h_b2___force___release___reset.html',1,'AHB2 Peripheral Force Release Reset'],['../group___r_c_c___a_h_b3___force___release___reset.html',1,'AHB3 Peripheral Force Release Reset'],['../group___r_c_c___a_p_b1___force___release___reset.html',1,'APB1 Peripheral Force Release Reset'],['../group___r_c_c___a_p_b2___force___release___reset.html',1,'APB2 Peripheral Force Release Reset']]],
  ['peripheral_20i2c_20clock_20source_20selection_123',['Peripheral I2C clock source selection',['../group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20i2c_20get_20clock_20source_124',['Peripheral I2C get clock source',['../group___r_c_c___l_l___e_c___i2_c1.html',1,'']]],
  ['peripheral_20i2s_20clock_20source_20selection_125',['Peripheral I2S clock source selection',['../group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20i2s_20get_20clock_20source_126',['Peripheral I2S get clock source',['../group___r_c_c___l_l___e_c___i2_s.html',1,'']]],
  ['peripheral_20incremented_20mode_127',['DMA Peripheral incremented mode',['../group___d_m_a___peripheral__incremented__mode.html',1,'']]],
  ['peripheral_20lptim_20clock_20source_20selection_128',['Peripheral LPTIM clock source selection',['../group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20lptim_20get_20clock_20source_129',['Peripheral LPTIM get clock source',['../group___r_c_c___l_l___e_c___l_p_t_i_m1.html',1,'']]],
  ['peripheral_20lpuart_20clock_20source_20selection_130',['Peripheral LPUART clock source selection',['../group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20lpuart_20get_20clock_20source_131',['Peripheral LPUART get clock source',['../group___r_c_c___l_l___e_c___l_p_u_a_r_t1.html',1,'']]],
  ['peripheral_20quadspi_20get_20clock_20source_132',['Peripheral QUADSPI get clock source',['../group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html',1,'']]],
  ['peripheral_20rng_20clock_20source_20selection_133',['Peripheral RNG clock source selection',['../group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20rng_20get_20clock_20source_134',['Peripheral RNG get clock source',['../group___r_c_c___l_l___e_c___r_n_g.html',1,'']]],
  ['peripheral_20sai_20clock_20source_20selection_135',['Peripheral SAI clock source selection',['../group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20sai_20get_20clock_20source_136',['Peripheral SAI get clock source',['../group___r_c_c___l_l___e_c___s_a_i1.html',1,'']]],
  ['peripheral_20state_20and_20error_20functions_137',['Peripheral State and Error functions',['../group___u_a_r_t___exported___functions___group4.html',1,'']]],
  ['peripheral_20state_20functions_138',['Peripheral State functions',['../group___t_i_m_ex___exported___functions___group7.html',1,'Extended Peripheral State functions'],['../group___t_i_m___exported___functions___group10.html',1,'TIM Peripheral State functions']]],
  ['peripheral_20state_20mode_20and_20error_20functions_139',['Peripheral State, Mode and Error functions',['../group___i2_c___exported___functions___group3.html',1,'']]],
  ['peripheral_20uart_20clock_20source_20selection_140',['Peripheral UART clock source selection',['../group___r_c_c___l_l___e_c___u_a_r_tx___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20uart_20get_20clock_20source_141',['Peripheral UART get clock source',['../group___r_c_c___l_l___e_c___u_a_r_tx.html',1,'']]],
  ['peripheral_20usart_20clock_20source_20selection_142',['Peripheral USART clock source selection',['../group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20usart_20get_20clock_20source_143',['Peripheral USART get clock source',['../group___r_c_c___l_l___e_c___u_s_a_r_tx.html',1,'']]],
  ['peripheral_20usb_20clock_20source_20selection_144',['Peripheral USB clock source selection',['../group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e.html',1,'']]],
  ['peripheral_20usb_20get_20clock_20source_145',['Peripheral USB get clock source',['../group___r_c_c___l_l___e_c___u_s_b.html',1,'']]],
  ['peripheral_20voltage_20monitoring_20type_146',['Peripheral Voltage Monitoring type',['../group___p_w_r_ex___p_v_m___type.html',1,'']]],
  ['peripheral_5fdeclaration_147',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition_148',['Peripheral_interrupt_number_definition',['../group___peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap_149',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_150',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_151',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['periphinc_152',['PeriphInc',['../struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9',1,'DMA_InitTypeDef']]],
  ['pflash_153',['pFlash',['../group___f_l_a_s_h___exported___variables.html#ga165f289b9549ab9094501a388afe9742',1,'stm32g4xx_hal_flash.h']]],
  ['pfr_154',['PFR',['../group___c_m_s_i_s__core___debug_functions.html#ga1ecf64bb2faf3ee512e4b40a290e4d71',1,'SCB_Type']]],
  ['phase_155',['SPI Clock Phase',['../group___s_p_i___clock___phase.html',1,'']]],
  ['phasecal_5fconfig_5f_5ftimeout_5fmacrop_156',['PHASECAL_CONFIG__TIMEOUT_MACROP',['../_v_l53_l1_x__api_8h.html#ab27d045e59238e549647e80fae3573f8',1,'VL53L1X_api.h']]],
  ['pid0_157',['PID0',['../group___c_m_s_i_s__core___debug_functions.html#ga6e3343cc3c4a8a5a6f14937882e9202a',1,'ITM_Type']]],
  ['pid1_158',['PID1',['../group___c_m_s_i_s__core___debug_functions.html#gafa06959344f4991b00e6c545dd2fa30b',1,'ITM_Type']]],
  ['pid2_159',['PID2',['../group___c_m_s_i_s__core___debug_functions.html#ga63db39f871596d28e69c283288ea2eba',1,'ITM_Type']]],
  ['pid3_160',['PID3',['../group___c_m_s_i_s__core___debug_functions.html#gac2d006eed52ba550a309e5f61ed9c401',1,'ITM_Type']]],
  ['pid4_161',['PID4',['../group___c_m_s_i_s__core___debug_functions.html#ga4c002e97cda2375d7421ad6415b6a02f',1,'ITM_Type']]],
  ['pid5_162',['PID5',['../group___c_m_s_i_s__core___debug_functions.html#gac085b26f43fefeef9a4cf5c2af5e4a38',1,'ITM_Type']]],
  ['pid6_163',['PID6',['../group___c_m_s_i_s__core___debug_functions.html#ga83ac5d00dee24cc7f805b5c147625593',1,'ITM_Type']]],
  ['pid7_164',['PID7',['../group___c_m_s_i_s__core___debug_functions.html#gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f',1,'ITM_Type']]],
  ['pin_165',['Pin',['../struct_g_p_i_o___init_type_def.html#a871d0ab74071724e96b7cc9ae2a7532b',1,'GPIO_InitTypeDef']]],
  ['pin_20active_20level_20inversion_166',['Pin Active Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'UART Advanced Feature RX Pin Active Level Inversion'],['../group___u_a_r_t___tx___inv.html',1,'UART Advanced Feature TX Pin Active Level Inversion']]],
  ['pins_167',['pins',['../group___g_p_i_o__pins.html',1,'GPIO pins'],['../group___p_w_r_ex___wake_up___pins.html',1,'PWR wake-up pins']]],
  ['pins_20swap_168',['UART Advanced Feature RX TX Pins Swap',['../group___u_a_r_t___rx___tx___swap.html',1,'']]],
  ['pivot_169',['pivot',['../moteur_8h.html#a44be3f53c4d8d33c0c6233b620ba3943',1,'pivot(void):&#160;moteur.c'],['../moteur_8c.html#a44be3f53c4d8d33c0c6233b620ba3943',1,'pivot(void):&#160;moteur.c']]],
  ['pll_170',['PLL',['../struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf',1,'RCC_OscInitTypeDef::PLL'],['../group___r_c_c___l_l___e_f___p_l_l.html',1,'PLL']]],
  ['pll_20clock_20output_171',['PLL Clock Output',['../group___r_c_c___p_l_l___clock___output.html',1,'']]],
  ['pll_20clock_20source_172',['PLL Clock Source',['../group___r_c_c___p_l_l___clock___source.html',1,'']]],
  ['pll_20config_173',['PLL Config',['../group___r_c_c___p_l_l___config.html',1,'']]],
  ['pll_20division_20factor_174',['PLL division factor',['../group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html',1,'']]],
  ['pll_20division_20factor_20pllp_175',['PLL division factor (PLLP)',['../group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html',1,'']]],
  ['pll_20division_20factor_20pllq_176',['PLL division factor (PLLQ)',['../group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html',1,'']]],
  ['pll_20division_20factor_20pllr_177',['PLL division factor (PLLR)',['../group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html',1,'']]],
  ['pll_20entry_20clock_20source_178',['PLL entry clock source',['../group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html',1,'']]],
  ['pll_5fm_201_179',['PLL_M                                  | 1',['../system__stm32g4xx_8c.html#autotoc_md7',1,'']]],
  ['pll_5fn_2016_180',['PLL_N                                  | 16',['../system__stm32g4xx_8c.html#autotoc_md8',1,'']]],
  ['pll_5fp_207_181',['PLL_P                                  | 7',['../system__stm32g4xx_8c.html#autotoc_md9',1,'']]],
  ['pll_5fq_202_182',['PLL_Q                                  | 2',['../system__stm32g4xx_8c.html#autotoc_md10',1,'']]],
  ['pll_5fr_202_183',['PLL_R                                  | 2',['../system__stm32g4xx_8c.html#autotoc_md11',1,'']]],
  ['pllcfgr_184',['PLLCFGR',['../struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd',1,'RCC_TypeDef']]],
  ['plli2son_5fbitnumber_185',['PLLI2SON_BitNumber',['../group___h_a_l___r_c_c___aliased.html#gabae59c3e4200523e3aa5b6e10aee8c46',1,'stm32_hal_legacy.h']]],
  ['pllm_186',['PLLM',['../struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4',1,'RCC_PLLInitTypeDef::PLLM'],['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4',1,'LL_UTILS_PLLInitTypeDef::PLLM']]],
  ['pllm_20clock_20divider_187',['PLLM Clock Divider',['../group___r_c_c___p_l_l_m___clock___divider.html',1,'']]],
  ['plln_188',['PLLN',['../struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6',1,'RCC_PLLInitTypeDef::PLLN'],['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6',1,'LL_UTILS_PLLInitTypeDef::PLLN']]],
  ['pllon_5fbitnumber_189',['PLLON_BITNUMBER',['../group___h_a_l___r_c_c___aliased.html#ga1360ce96541cc7c323d3ea4b5b885a64',1,'stm32_hal_legacy.h']]],
  ['pllon_5fbitnumber_190',['PLLON_BitNumber',['../group___h_a_l___r_c_c___aliased.html#gab24d7f5f8e4b3b717fd91b54f393f6a3',1,'stm32_hal_legacy.h']]],
  ['pllp_191',['PLLP',['../group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html',1,'PLL division factor (PLLP)'],['../struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226',1,'RCC_PLLInitTypeDef::PLLP']]],
  ['pllp_20clock_20divider_192',['PLLP Clock Divider',['../group___r_c_c___p_l_l_p___clock___divider.html',1,'']]],
  ['pllq_193',['PLLQ',['../group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html',1,'PLL division factor (PLLQ)'],['../struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab',1,'RCC_PLLInitTypeDef::PLLQ']]],
  ['pllq_20clock_20divider_194',['PLLQ Clock Divider',['../group___r_c_c___p_l_l_q___clock___divider.html',1,'']]],
  ['pllr_195',['PLLR',['../group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html',1,'PLL division factor (PLLR)'],['../struct_r_c_c___p_l_l_init_type_def.html#a5777f8788531e0fc3f35b0e5d1c7a445',1,'RCC_PLLInitTypeDef::PLLR'],['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html#a5777f8788531e0fc3f35b0e5d1c7a445',1,'LL_UTILS_PLLInitTypeDef::PLLR']]],
  ['pllr_20clock_20divider_196',['PLLR Clock Divider',['../group___r_c_c___p_l_l_r___clock___divider.html',1,'']]],
  ['pllsaion_5fbitnumber_197',['PLLSAION_BitNumber',['../group___h_a_l___r_c_c___aliased.html#ga786a15b370532d6429e03a9f9d226be7',1,'stm32_hal_legacy.h']]],
  ['pllsource_198',['PLLSource',['../struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f',1,'RCC_PLLInitTypeDef']]],
  ['pllstate_199',['PLLState',['../struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0',1,'RCC_PLLInitTypeDef']]],
  ['plus_200',['I2C Extended Fast Mode Plus',['../group___i2_c_ex___fast_mode_plus.html',1,'']]],
  ['plus_20functions_201',['Fast Mode Plus Functions',['../group___i2_c_ex___exported___functions___group3.html',1,'']]],
  ['plus_20on_20gpio_202',['Fast-mode Plus on GPIO',['../group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['pmode_5fbit_5fnumber_203',['PMODE_BIT_NUMBER',['../group___h_a_l___p_w_r___aliased.html#gadcd5e2748a515ef914b84737e10ab061',1,'stm32_hal_legacy.h']]],
  ['pmode_5fbitnumber_204',['PMODE_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga15fea9df1b0d324394336f70b319b377',1,'stm32_hal_legacy.h']]],
  ['point_20of_20view_205',['I2C Transfer Direction Master Point of View',['../group___i2_c___x_f_e_r_d_i_r_e_c_t_i_o_n.html',1,'']]],
  ['point_20unit_20fpu_206',['Floating Point Unit (FPU)',['../group___c_m_s_i_s___f_p_u.html',1,'']]],
  ['pointeurs_20fonctions_20communication_207',['Pointeurs fonctions communication',['../group___communication___callbacks.html',1,'']]],
  ['pol_208',['POL',['../struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89',1,'CRC_TypeDef']]],
  ['polarity_209',['Polarity',['../struct_h_a_l___d_m_a___mux_request_generator_config_type_def.html#aa8163c013b720459c0e6a92c84d5bef9',1,'HAL_DMA_MuxRequestGeneratorConfigTypeDef::Polarity'],['../struct_r_c_c___c_r_s_init_type_def.html#aa8163c013b720459c0e6a92c84d5bef9',1,'RCC_CRSInitTypeDef::Polarity'],['../struct_t_i_m_ex___break_input_config_type_def.html#aa8163c013b720459c0e6a92c84d5bef9',1,'TIMEx_BreakInputConfigTypeDef::Polarity'],['../struct_t_i_m_ex___encoder_index_config_type_def.html#aa8163c013b720459c0e6a92c84d5bef9',1,'TIMEx_EncoderIndexConfigTypeDef::Polarity'],['../group___s_p_i___clock___polarity.html',1,'SPI Clock Polarity'],['../group___t_i_m___break2___polarity.html',1,'TIM Break Input 2 Polarity'],['../group___t_i_m___break___polarity.html',1,'TIM Break Input Polarity'],['../group___t_i_m___clear_input___polarity.html',1,'TIM Clear Input Polarity'],['../group___t_i_m___clock___polarity.html',1,'TIM Clock Polarity'],['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___encoder___input___polarity.html',1,'TIM Encoder Input Polarity'],['../group___t_i_m___e_t_r___polarity.html',1,'TIM ETR Polarity'],['../group___t_i_m___input___capture___polarity.html',1,'TIM Input Capture Polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity'],['../group___t_i_m___trigger___polarity.html',1,'TIM Trigger Polarity'],['../group___u_a_r_t___driver_enable___polarity.html',1,'UART DriverEnable Polarity']]],
  ['polarity_210',['polarity',['../group___t_i_m_ex___break___input___source___polarity.html',1,'TIM Extended Break input polarity'],['../group___t_i_m_ex___encoder___index___polarity.html',1,'TIM Extended Encoder index polarity'],['../group___t_i_m___input___channel___polarity.html',1,'TIM Input Channel polarity']]],
  ['polarity_20information_20from_20pwr_5fwakeup_5fpiny_5fxxx_20constants_211',['Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants',['../group___p_w_r_ex___w_u_p___polarity.html',1,'']]],
  ['polling_20based_20communications_20time_20out_20value_212',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['pool_213',['pool',['../structos__pool__cb.html#a269c3935f8bc66db70bccdd02cb05e3c',1,'os_pool_cb::pool'],['../structos__mail_q__cb.html#a613844e7281d5fa7d2df2054ad553e64',1,'os_mailQ_cb::pool'],['../structos__pool__def.html#a269c3935f8bc66db70bccdd02cb05e3c',1,'os_pool_def::pool']]],
  ['pool_5fsz_214',['pool_sz',['../structos__pool__cb.html#ac112e786b2a234e0e45cb5bdbee53763',1,'os_pool_cb::pool_sz'],['../structos__pool__def.html#ac112e786b2a234e0e45cb5bdbee53763',1,'os_pool_def::pool_sz']]],
  ['port_215',['PORT',['../group___c_m_s_i_s__core___debug_functions.html#ga3ca576a263db7f5f36898d10d7c5ee57',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#gac750b3b7a189c23aec1e9630e34070fe',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#ga406705301c19aec8215447470e7bfcdc',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#ga16ac630a5bcd278933815c31d0f49ad9',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#ga746d4256b6a760ada26a0b632d5f38db',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#gaa3a0d707c39cccf8b261610c59ee1a9d',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#ga3ed1e354379e11e884009123ee81e41d',1,'ITM_Type::PORT'],['../group___c_m_s_i_s__core___debug_functions.html#gaede1e89af50877fb450bc8c861716ee4',1,'ITM_Type::PORT']]],
  ['port_216',['GPIO port',['../group___p_w_r_ex___g_p_i_o.html',1,'']]],
  ['port_20index_217',['GPIOEx Get Port Index',['../group___g_p_i_o_ex___get___port___index.html',1,'']]],
  ['port_20interface_20tpi_218',['Trace Port Interface (TPI)',['../group___c_m_s_i_s___t_p_i.html',1,'']]],
  ['port_2ec_219',['port.c',['../port_8c.html',1,'']]],
  ['port_2ed_220',['port.d',['../port_8d.html',1,'']]],
  ['portable_2eh_221',['portable.h',['../portable_8h.html',1,'']]],
  ['portaircr_5freg_222',['portAIRCR_REG',['../port_8c.html#ad4e191d3886fa6ba91bb7cd11cdc665e',1,'port.c']]],
  ['portallocate_5fsecure_5fcontext_223',['portALLOCATE_SECURE_CONTEXT',['../_free_r_t_o_s_8h.html#a2e0da07097a35cd3cd7788917fab3f53',1,'FreeRTOS.h']]],
  ['portarch_5fname_224',['portARCH_NAME',['../portable_8h.html#a2d5be0d247f2bf84b3d699be1378e8c4',1,'portable.h']]],
  ['portaspen_5fand_5flspen_5fbits_225',['portASPEN_AND_LSPEN_BITS',['../port_8c.html#aba967c75b3173a502d99d274da0f6757',1,'port.c']]],
  ['portassert_5fif_5fin_5fisr_226',['portASSERT_IF_IN_ISR',['../_free_r_t_o_s_8h.html#a24a48f166f347e5201a72efcc73d0202',1,'FreeRTOS.h']]],
  ['portbase_5ftype_227',['portBASE_TYPE',['../portmacro_8h.html#a1ebe82d24d764ae4e352f7c3a9f92c01',1,'portmacro.h']]],
  ['portbyte_5falignment_228',['portBYTE_ALIGNMENT',['../portmacro_8h.html#ab9091ce3940d8bd93ec850122a2c6a1c',1,'portmacro.h']]],
  ['portchar_229',['portCHAR',['../portmacro_8h.html#add0bdbfef5abf241c7774f68bde42f1d',1,'portmacro.h']]],
  ['portclean_5fup_5ftcb_230',['portCLEAN_UP_TCB',['../_free_r_t_o_s_8h.html#a3c506bf351102047fb5a75491287fe69',1,'FreeRTOS.h']]],
  ['portclear_5finterrupt_5fmask_5ffrom_5fisr_231',['portCLEAR_INTERRUPT_MASK_FROM_ISR',['../portmacro_8h.html#a79d65a5d0f6f9133a0739832e9d8367e',1,'portmacro.h']]],
  ['portconfigure_5ftimer_5ffor_5frun_5ftime_5fstats_232',['portCONFIGURE_TIMER_FOR_RUN_TIME_STATS',['../_free_r_t_o_s_8h.html#a727939bcdb98501e0eba0ec8a1841e1b',1,'FreeRTOS.h']]],
  ['portcortex_5fm7_5fr0p0_5fid_233',['portCORTEX_M7_r0p0_ID',['../port_8c.html#ac5ff711f46f557286695d23f48ccd8c1',1,'port.c']]],
  ['portcortex_5fm7_5fr0p1_5fid_234',['portCORTEX_M7_r0p1_ID',['../port_8c.html#a886265a9e68a1d7f89a6e8175ea5afbe',1,'port.c']]],
  ['portcpuid_235',['portCPUID',['../port_8c.html#a6c5290885b276bfcff1a8b11fdbc7922',1,'port.c']]],
  ['portcritical_5fnesting_5fin_5ftcb_236',['portCRITICAL_NESTING_IN_TCB',['../_free_r_t_o_s_8h.html#a4088d4f41bae06c9e871b918888ce7e6',1,'FreeRTOS.h']]],
  ['portdisable_5finterrupts_237',['portDISABLE_INTERRUPTS',['../portmacro_8h.html#a6e3d10ee1a0734a647ca192523c2cfc1',1,'portmacro.h']]],
  ['portdont_5fdiscard_238',['portDONT_DISCARD',['../_free_r_t_o_s_8h.html#a6720aeadd2ae4379a1280e2d6ff42c0c',1,'FreeRTOS.h']]],
  ['portdouble_239',['portDOUBLE',['../portmacro_8h.html#a4711ce186a903a14bc8ea7c8650b4f61',1,'portmacro.h']]],
  ['portenable_5finterrupts_240',['portENABLE_INTERRUPTS',['../portmacro_8h.html#abc47e85a6befbb47961ad5ee7aa57173',1,'portmacro.h']]],
  ['portend_5fswitching_5fisr_241',['portEND_SWITCHING_ISR',['../portmacro_8h.html#a63b994040c62c9685490a71c87a13d8a',1,'portmacro.h']]],
  ['portenter_5fcritical_242',['portENTER_CRITICAL',['../portmacro_8h.html#a8a09321ad004019f3c8d0f2e4d7224c7',1,'portmacro.h']]],
  ['portexit_5fcritical_243',['portEXIT_CRITICAL',['../portmacro_8h.html#a529358e6147881dd881c890ade21c9bd',1,'portmacro.h']]],
  ['portfirst_5fuser_5finterrupt_5fnumber_244',['portFIRST_USER_INTERRUPT_NUMBER',['../port_8c.html#a9bf7ad0c574222fbbf0ad6ac5a387a11',1,'port.c']]],
  ['portfloat_245',['portFLOAT',['../portmacro_8h.html#a1bbe1ef117ec274ef919e0a930c888ac',1,'portmacro.h']]],
  ['portforce_5finline_246',['portFORCE_INLINE',['../atomic_8h.html#aaa356ca7932487d20a42d6839842d308',1,'portFORCE_INLINE:&#160;atomic.h'],['../portmacro_8h.html#aaa356ca7932487d20a42d6839842d308',1,'portFORCE_INLINE:&#160;portmacro.h']]],
  ['portfpccr_247',['portFPCCR',['../port_8c.html#a45273dc9a093bf983ce3797ca3a3b58e',1,'port.c']]],
  ['portget_5fhighest_5fpriority_248',['portGET_HIGHEST_PRIORITY',['../portmacro_8h.html#a5ed536be98084ed8c77c95d79a2688ee',1,'portmacro.h']]],
  ['porthas_5fstack_5foverflow_5fchecking_249',['portHAS_STACK_OVERFLOW_CHECKING',['../portable_8h.html#a19b8150e9a84001333b8728be1882da0',1,'portable.h']]],
  ['portinitial_5fexc_5freturn_250',['portINITIAL_EXC_RETURN',['../port_8c.html#a372d1affad9d6424b60dac6c513e97f0',1,'port.c']]],
  ['portinitial_5fxpsr_251',['portINITIAL_XPSR',['../port_8c.html#a062d03aca8ae932b4552a2aa19853b44',1,'port.c']]],
  ['portinline_252',['portINLINE',['../portmacro_8h.html#a73448585c9c9e96500c2f0c9ea824601',1,'portmacro.h']]],
  ['portlong_253',['portLONG',['../portmacro_8h.html#a6bbebff6020ac333ab6ec2ffd7f77001',1,'portmacro.h']]],
  ['portmacro_2eh_254',['portmacro.h',['../portmacro_8h.html',1,'']]],
  ['portmax_5f24_5fbit_5fnumber_255',['portMAX_24_BIT_NUMBER',['../port_8c.html#a14e81b7d3d94bf8d192c05c06f82c8d8',1,'port.c']]],
  ['portmax_5f8_5fbit_5fvalue_256',['portMAX_8_BIT_VALUE',['../port_8c.html#a6a8cc3be38f6a681ffcf3a895970853f',1,'port.c']]],
  ['portmax_5fdelay_257',['portMAX_DELAY',['../portmacro_8h.html#a72723ba1e4a85ca14f25c2b9e066613d',1,'portmacro.h']]],
  ['portmax_5fprigroup_5fbits_258',['portMAX_PRIGROUP_BITS',['../port_8c.html#abbfa60faa2116dee71c1923a4ec3aa4a',1,'port.c']]],
  ['portmemory_5fbarrier_259',['portMEMORY_BARRIER',['../portmacro_8h.html#a4b03d1af7eaa8e1c7788e17fc74482eb',1,'portmacro.h']]],
  ['portmissed_5fcounts_5ffactor_260',['portMISSED_COUNTS_FACTOR',['../port_8c.html#a5ee932503b5ba9d5a6125df7e7fc459b',1,'port.c']]],
  ['portnop_261',['portNOP',['../portmacro_8h.html#a23c54dff0b50ff35563ef06c6d6d1835',1,'portmacro.h']]],
  ['portnum_5fconfigurable_5fregions_262',['portNUM_CONFIGURABLE_REGIONS',['../portable_8h.html#aca7e1a8a568a38b74cc9db10c8efebda',1,'portable.h']]],
  ['portnvic_5fint_5fctrl_5freg_263',['portNVIC_INT_CTRL_REG',['../portmacro_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95',1,'portmacro.h']]],
  ['portnvic_5fip_5fregisters_5foffset_5f16_264',['portNVIC_IP_REGISTERS_OFFSET_16',['../port_8c.html#a72b5f375744da7a3ec890dd573dddc77',1,'port.c']]],
  ['portnvic_5fpend_5fsystick_5fclear_5fbit_265',['portNVIC_PEND_SYSTICK_CLEAR_BIT',['../port_8c.html#a8c6cabffb5fdea8c959c2025f1e0488f',1,'port.c']]],
  ['portnvic_5fpendsv_5fpri_266',['portNVIC_PENDSV_PRI',['../port_8c.html#a71a0b2492ed73217b5864c1e3ba8c9be',1,'port.c']]],
  ['portnvic_5fpendsvclear_5fbit_267',['portNVIC_PENDSVCLEAR_BIT',['../port_8c.html#a786050ea368d9645ca097b3b8a51af2e',1,'port.c']]],
  ['portnvic_5fpendsvset_5fbit_268',['portNVIC_PENDSVSET_BIT',['../portmacro_8h.html#a16830bf8349e14cdeed05193af234d5e',1,'portmacro.h']]],
  ['portnvic_5fsyspri2_5freg_269',['portNVIC_SYSPRI2_REG',['../port_8c.html#a9d076b8b45d4ab187668bb7b0c1f8d31',1,'port.c']]],
  ['portnvic_5fsystick_5fclk_5fbit_270',['portNVIC_SYSTICK_CLK_BIT',['../port_8c.html#a94a387a85f1ebbd3d23feceb63d995c5',1,'port.c']]],
  ['portnvic_5fsystick_5fcount_5fflag_5fbit_271',['portNVIC_SYSTICK_COUNT_FLAG_BIT',['../port_8c.html#a1774a206db4e93668b7508965338893f',1,'port.c']]],
  ['portnvic_5fsystick_5fctrl_5freg_272',['portNVIC_SYSTICK_CTRL_REG',['../port_8c.html#adad03b75dbce86018cd8f77724f5f89a',1,'port.c']]],
  ['portnvic_5fsystick_5fcurrent_5fvalue_5freg_273',['portNVIC_SYSTICK_CURRENT_VALUE_REG',['../port_8c.html#a840264c4ada33651c41921488329f127',1,'port.c']]],
  ['portnvic_5fsystick_5fenable_5fbit_274',['portNVIC_SYSTICK_ENABLE_BIT',['../port_8c.html#a4c9342fc3940bcd756f344e3489a030e',1,'port.c']]],
  ['portnvic_5fsystick_5fint_5fbit_275',['portNVIC_SYSTICK_INT_BIT',['../port_8c.html#aeb00c00ae5a1b5c39ef0d008cdc2aabe',1,'port.c']]],
  ['portnvic_5fsystick_5fload_5freg_276',['portNVIC_SYSTICK_LOAD_REG',['../port_8c.html#a6fb185b6f87a37fcb11be7f5f7f74c3c',1,'port.c']]],
  ['portnvic_5fsystick_5fpri_277',['portNVIC_SYSTICK_PRI',['../port_8c.html#ae4ddaa528bc05260d1a5a607c8a00d9f',1,'port.c']]],
  ['portpointer_5fsize_5ftype_278',['portPOINTER_SIZE_TYPE',['../_free_r_t_o_s_8h.html#a53bae25f223b7156dce0fc6e6b1b2295',1,'FreeRTOS.h']]],
  ['portpre_5ftask_5fdelete_5fhook_279',['portPRE_TASK_DELETE_HOOK',['../_free_r_t_o_s_8h.html#a712f8cbd5ce7b049ef6a92dbb0da0215',1,'FreeRTOS.h']]],
  ['portprigroup_5fshift_280',['portPRIGROUP_SHIFT',['../port_8c.html#a31e85c2138ccee8dc7a8397f0c5cf44c',1,'port.c']]],
  ['portpriority_5fgroup_5fmask_281',['portPRIORITY_GROUP_MASK',['../port_8c.html#a3de9530f5de675c37a0195cda9e272d0',1,'port.c']]],
  ['portprivilege_5fbit_282',['portPRIVILEGE_BIT',['../_free_r_t_o_s_8h.html#a27b7e11718b2ec5b5217e60f3b9e8aec',1,'FreeRTOS.h']]],
  ['portrecord_5fready_5fpriority_283',['portRECORD_READY_PRIORITY',['../portmacro_8h.html#a113cd9b8401284194da8ddc4569aa484',1,'portmacro.h']]],
  ['portreset_5fready_5fpriority_284',['portRESET_READY_PRIORITY',['../portmacro_8h.html#aab771d12c0912d93d52a586628fb18a6',1,'portRESET_READY_PRIORITY:&#160;portmacro.h'],['../tasks_8c.html#a27f854590fc6fcb8b4c7955b5f13b98e',1,'portRESET_READY_PRIORITY:&#160;tasks.c']]],
  ['portset_5finterrupt_5fmask_5ffrom_5fisr_285',['portSET_INTERRUPT_MASK_FROM_ISR',['../portmacro_8h.html#a31b4260dbc1823ba80b578f86eb15a98',1,'portmacro.h']]],
  ['portsetup_5ftcb_286',['portSETUP_TCB',['../_free_r_t_o_s_8h.html#aca0e7403a160318f5c216fc40c95e294',1,'FreeRTOS.h']]],
  ['portshort_287',['portSHORT',['../portmacro_8h.html#a42e62d5881b12ff2a5c659576c64d003',1,'portmacro.h']]],
  ['portsoftware_5fbarrier_288',['portSOFTWARE_BARRIER',['../_free_r_t_o_s_8h.html#a24b7085ff32bad7b44b6ea618f640914',1,'FreeRTOS.h']]],
  ['portstack_5fgrowth_289',['portSTACK_GROWTH',['../portmacro_8h.html#a21adaab1601f6a0f35ba550a43060830',1,'portmacro.h']]],
  ['portstack_5ftype_290',['portSTACK_TYPE',['../portmacro_8h.html#ab0a294066ac7369b8f59a52d9491a92c',1,'portmacro.h']]],
  ['portstart_5faddress_5fmask_291',['portSTART_ADDRESS_MASK',['../port_8c.html#ac4d0dccf5f3a96cf955bd2cf5ff987a2',1,'port.c']]],
  ['portsuppress_5fticks_5fand_5fsleep_292',['portSUPPRESS_TICKS_AND_SLEEP',['../portmacro_8h.html#a1dcf4bd9c1ad4fe16a71391dd95cf585',1,'portmacro.h']]],
  ['porttask_5ffunction_293',['portTASK_FUNCTION',['../portmacro_8h.html#a3a289793652f505c538abea27045ccdf',1,'portmacro.h']]],
  ['porttask_5ffunction_5fproto_294',['portTASK_FUNCTION_PROTO',['../portmacro_8h.html#a2921e1c5a1f974dfa01ae44d1f665f14',1,'portmacro.h']]],
  ['porttask_5freturn_5faddress_295',['portTASK_RETURN_ADDRESS',['../port_8c.html#a254a1ddd7499c6ec36b38e2fc3486b80',1,'port.c']]],
  ['porttask_5fuses_5ffloating_5fpoint_296',['portTASK_USES_FLOATING_POINT',['../_free_r_t_o_s_8h.html#ad39396f0acc31310827fbbaf28623d58',1,'FreeRTOS.h']]],
  ['porttick_5fperiod_5fms_297',['portTICK_PERIOD_MS',['../portmacro_8h.html#a554d9322ce7f698a86a22b21234bd8cd',1,'portmacro.h']]],
  ['porttick_5frate_5fms_298',['portTICK_RATE_MS',['../_free_r_t_o_s_8h.html#a8689cad2afb0c5f65d866e2c356378bf',1,'FreeRTOS.h']]],
  ['porttick_5ftype_5fclear_5finterrupt_5fmask_5ffrom_5fisr_299',['portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR',['../_free_r_t_o_s_8h.html#a506f401396abd44a8dbe31edac713f8b',1,'FreeRTOS.h']]],
  ['porttick_5ftype_5fenter_5fcritical_300',['portTICK_TYPE_ENTER_CRITICAL',['../_free_r_t_o_s_8h.html#a5ada85b405891061cad280c1e35213ee',1,'FreeRTOS.h']]],
  ['porttick_5ftype_5fexit_5fcritical_301',['portTICK_TYPE_EXIT_CRITICAL',['../_free_r_t_o_s_8h.html#a3a24fff82b123ddc7cf8195a466733dd',1,'FreeRTOS.h']]],
  ['porttick_5ftype_5fis_5fatomic_302',['portTICK_TYPE_IS_ATOMIC',['../portmacro_8h.html#a62e53bc6d3fa5c4bf4e65ab2752930f3',1,'portmacro.h']]],
  ['porttick_5ftype_5fset_5finterrupt_5fmask_5ffrom_5fisr_303',['portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR',['../_free_r_t_o_s_8h.html#a7b53d0f5d4ae09f599f92fb5cd546e6b',1,'FreeRTOS.h']]],
  ['portticktype_304',['portTickType',['../_free_r_t_o_s_8h.html#a324d7087026e1e9dfe6b7567d5bf63c8',1,'FreeRTOS.h']]],
  ['porttop_5fbit_5fof_5fbyte_305',['portTOP_BIT_OF_BYTE',['../port_8c.html#a046cc13f73dad0c8a9cdd0504bc35a88',1,'port.c']]],
  ['portusing_5fmpu_5fwrappers_306',['portUSING_MPU_WRAPPERS',['../mpu__wrappers_8h.html#a63d7ba028eb2432720bb5c7d626a8d7e',1,'mpu_wrappers.h']]],
  ['portvectactive_5fmask_307',['portVECTACTIVE_MASK',['../port_8c.html#a9a481ef8434703c3834dd1e701805853',1,'port.c']]],
  ['portyield_308',['portYIELD',['../portmacro_8h.html#ae1ff06193615f5130b5a97dc9e708fc7',1,'portmacro.h']]],
  ['portyield_5ffrom_5fisr_309',['portYIELD_FROM_ISR',['../portmacro_8h.html#aac6850c66595efdc02a8bbb95fb4648e',1,'portmacro.h']]],
  ['portyield_5fwithin_5fapi_310',['portYIELD_WITHIN_API',['../_free_r_t_o_s_8h.html#af4484fc07631a16e45ac5f29a3f0556e',1,'FreeRTOS.h']]],
  ['position_311',['Position',['../struct_t_i_m_ex___encoder_index_config_type_def.html#a5d7260aacf04af2b6342224bf5f7125d',1,'TIMEx_EncoderIndexConfigTypeDef']]],
  ['position_312',['TIM Extended Encoder index position',['../group___t_i_m_ex___encoder___index___position.html',1,'']]],
  ['position_20in_20cr1_20register_313',['Position In CR1 Register',['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable Assertion Time LSB Position In CR1 Register'],['../group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable DeAssertion Time LSB Position In CR1 Register']]],
  ['position_20in_20cr2_20register_314',['UART Address-matching LSB Position In CR2 Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['position_5fval_315',['POSITION_VAL',['../group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8',1,'stm32g4xx.h']]],
  ['power_20mode_316',['LOW POWER MODE',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html',1,'']]],
  ['ppp_20aliased_20defines_20maintained_20for_20legacy_20purpose_317',['HAL PPP Aliased Defines maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___defines.html',1,'']]],
  ['ppp_20aliased_20functions_20maintained_20for_20legacy_20purpose_318',['HAL PPP Aliased Functions maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___functions.html',1,'']]],
  ['ppp_20aliased_20macros_20maintained_20for_20legacy_20purpose_319',['HAL PPP Aliased Macros maintained for legacy purpose',['../group___h_a_l___p_p_p___aliased___macros.html',1,'']]],
  ['pr_320',['PR',['../struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af',1,'IWDG_TypeDef']]],
  ['pr1_321',['PR1',['../struct_e_x_t_i___type_def.html#a4270c3f84d19ae7e5ddac96cf36fb9fe',1,'EXTI_TypeDef']]],
  ['pr2_322',['PR2',['../struct_e_x_t_i___type_def.html#afa9403cd8cce41e2f668bb31b5821efa',1,'EXTI_TypeDef']]],
  ['preemption_20priority_20group_323',['CORTEX Preemption Priority Group',['../group___c_o_r_t_e_x___preemption___priority___group.html',1,'']]],
  ['prefetch_5fenable_324',['PREFETCH_ENABLE',['../stm32g4xx__hal__conf_8h.html#a13fc0d5e7bb925385c0cc0772ba6a391',1,'stm32g4xx_hal_conf.h']]],
  ['preload_325',['TIM Auto-Reload Preload',['../group___t_i_m___auto_reload_preload.html',1,'']]],
  ['preload_20enabling_326',['TIM Extended Bitfield SMS preload enabling',['../group___t_i_m_ex___s_m_s___preload___enable.html',1,'']]],
  ['prer_327',['PRER',['../struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b',1,'RTC_TypeDef']]],
  ['presc_328',['PRESC',['../struct_u_s_a_r_t___type_def.html#af455f54206b36a7cfd7441501adf7535',1,'USART_TypeDef']]],
  ['prescaler_329',['Prescaler',['../group___r_c_c___m_c_ox___clock___prescaler.html',1,'MCO1 Clock Prescaler'],['../struct_r_c_c___c_r_s_init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'RCC_CRSInitTypeDef::Prescaler'],['../struct_t_i_m___base___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'TIM_Base_InitTypeDef::Prescaler'],['../struct_t_i_m_ex___encoder_index_config_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'TIMEx_EncoderIndexConfigTypeDef::Prescaler'],['../group___s_p_i___baud_rate___prescaler.html',1,'SPI BaudRate Prescaler'],['../group___t_i_m___clear_input___prescaler.html',1,'TIM Clear Input Prescaler'],['../group___t_i_m___clock___prescaler.html',1,'TIM Clock Prescaler'],['../group___t_i_m___e_t_r___prescaler.html',1,'TIM ETR Prescaler'],['../group___t_i_m___input___capture___prescaler.html',1,'TIM Input Capture Prescaler'],['../group___t_i_m___trigger___prescaler.html',1,'TIM Trigger Prescaler'],['../group___u_a_r_t___clock_prescaler.html',1,'UART Clock Prescaler']]],
  ['prescaler_330',['prescaler',['../group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html',1,'AHB prescaler'],['../group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html',1,'MCO1 prescaler'],['../group___t_i_m_ex___encoder___index___prescaler.html',1,'TIM Extended Encodder index prescaler']]],
  ['prescaler_201_331',['Prescaler 1',['../system__stm32g4xx_8c.html#autotoc_md4',1,'AHB Prescaler                          | 1'],['../system__stm32g4xx_8c.html#autotoc_md5',1,'APB1 Prescaler                         | 1'],['../system__stm32g4xx_8c.html#autotoc_md6',1,'APB2 Prescaler                         | 1']]],
  ['prescaler_20apb1_332',['APB low-speed prescaler (APB1)',['../group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html',1,'']]],
  ['prescaler_20apb2_333',['APB high-speed prescaler (APB2)',['../group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html',1,'']]],
  ['previous_5ferror_5fleft_334',['previous_error_left',['../moteur_8c.html#ae7bf91b449d18903d072b66cbf5898c0',1,'moteur.c']]],
  ['previous_5ferror_5fright_335',['previous_error_right',['../moteur_8c.html#ae0d786b2c80914cb1bfc1ddbf51e6d83',1,'moteur.c']]],
  ['previousstate_336',['PreviousState',['../struct_____i2_c___handle_type_def.html#aa74abfd1a56073ae8c2c826db1be0628',1,'__I2C_HandleTypeDef']]],
  ['priority_337',['Priority',['../struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70',1,'DMA_InitTypeDef']]],
  ['priority_20group_338',['CORTEX Preemption Priority Group',['../group___c_o_r_t_e_x___preemption___priority___group.html',1,'']]],
  ['priority_20level_339',['DMA Priority level',['../group___d_m_a___priority__level.html',1,'']]],
  ['private_20constants_340',['Private Constants',['../group___e_x_t_i___private___constants.html',1,'EXTI Private Constants'],['../group___f_l_a_s_h___private___constants.html',1,'FLASH Private Constants'],['../group___g_p_i_o___private___constants.html',1,'GPIO Private Constants'],['../group___i2_c_ex___private___constants.html',1,'I2C Extended Private Constants'],['../group___i2_c___private___constants.html',1,'I2C Private Constants'],['../group___r_c_c___l_l___private___constants.html',1,'RCC Private Constants'],['../group___t_i_m___private___constants.html',1,'TIM Private Constants'],['../group___u_t_i_l_s___l_l___private___constants.html',1,'UTILS Private Constants']]],
  ['private_20functions_341',['Private Functions',['../group___i2_c_ex___private___functions.html',1,'I2C Extended Private Functions'],['../group___i2_c___private___functions.html',1,'I2C Private Functions'],['../group___t_i_m_ex___private___functions.html',1,'TIM Extended Private Functions'],['../group___t_i_m___private___functions.html',1,'TIM Private Functions'],['../group___u_a_r_t___private___functions.html',1,'UART Private Functions']]],
  ['private_20macros_342',['Private Macros',['../group___c_o_r_t_e_x___private___macros.html',1,'CORTEX Private Macros'],['../group___d_m_a___private___macros.html',1,'DMA Private Macros'],['../group___d_m_a_ex___private___macros.html',1,'DMAEx Private Macros'],['../group___e_x_t_i___private___macros.html',1,'EXTI Private Macros'],['../group___f_l_a_s_h___private___macros.html',1,'FLASH Private Macros'],['../group___g_p_i_o___private___macros.html',1,'GPIO Private Macros'],['../group___h_a_l___private___macros.html',1,'HAL Private Macros'],['../group___i2_c_ex___private___macro.html',1,'I2C Extended Private Macros'],['../group___i2_c___private___macro.html',1,'I2C Private Macros'],['../group___p_w_r_ex___private___macros.html',1,'PWR Extended Private Macros'],['../group___p_w_r___private___macros.html',1,'PWR Private Macros'],['../group___s_p_i___private___macros.html',1,'SPI Private Macros'],['../group___s_y_s_c_f_g___private___macros.html',1,'SYSCFG Private Macros'],['../group___t_i_m_ex___private___macros.html',1,'TIM Extended Private Macros'],['../group___t_i_m___private___macros.html',1,'TIM Private Macros'],['../group___u_a_r_t___private___macros.html',1,'UART Private Macros'],['../group___u_a_r_t_ex___private___macros.html',1,'UARTEx Private Macros'],['../group___u_t_i_l_s___l_l___private___macros.html',1,'UTILS Private Macros']]],
  ['private_20variables_343',['RCC Private Variables',['../group___r_c_c___l_l___private___variables.html',1,'']]],
  ['private_20variables_344',['UART Private variables',['../group___u_a_r_t___private__variables.html',1,'']]],
  ['privileged_5fdata_345',['PRIVILEGED_DATA',['../mpu__wrappers_8h.html#a56a0b54ca924c56d192d4389ba585ed5',1,'mpu_wrappers.h']]],
  ['privileged_5ffunction_346',['PRIVILEGED_FUNCTION',['../mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078',1,'mpu_wrappers.h']]],
  ['procedureongoing_347',['ProcedureOnGoing',['../struct_f_l_a_s_h___process_type_def.html#a5e0516d2d3654cef74de4ed427c16d26',1,'FLASH_ProcessTypeDef']]],
  ['program_20type_348',['FLASH Program Type',['../group___f_l_a_s_h___type___program.html',1,'']]],
  ['programmable_20voltage_20detection_20levels_349',['Programmable Voltage Detection levels',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['projdefs_2eh_350',['projdefs.h',['../projdefs_8h.html',1,'']]],
  ['protection_351',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h___o_b___read___protection.html',1,'']]],
  ['protection_352',['CCM Write protection',['../group___s_y_s_c_f_g___c_c_m_s_r_a_m_w_r_p.html',1,'']]],
  ['protection_20unit_20mpu_353',['Memory Protection Unit (MPU)',['../group___c_m_s_i_s___m_p_u.html',1,'']]],
  ['prvaddtasktoreadylist_354',['prvAddTaskToReadyList',['../tasks_8c.html#a94afc7269fff7c906c5eb0d9d315624b',1,'tasks.c']]],
  ['prvgettcbfromhandle_355',['prvGetTCBFromHandle',['../tasks_8c.html#ad910f5e908283f1dfabd642fe1b11c6b',1,'tasks.c']]],
  ['prvlockqueue_356',['prvLockQueue',['../queue_8c.html#ae4efd14c0f4dee7f189ef2e4d9ce1f1b',1,'queue.c']]],
  ['prxbuffptr_357',['pRxBuffPtr',['../struct_____s_p_i___handle_type_def.html#a7cee540cb21048ac48ba17355440e668',1,'__SPI_HandleTypeDef::pRxBuffPtr'],['../struct_____u_a_r_t___handle_type_def.html#a7cee540cb21048ac48ba17355440e668',1,'__UART_HandleTypeDef::pRxBuffPtr']]],
  ['psc_358',['PSC',['../struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180',1,'TIM_TypeDef']]],
  ['pscr_359',['PSCR',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga3fbc5c84a2a24bd6195e970ff8898024',1,'TPI_Type']]],
  ['psr_360',['PSR',['../struct_f_d_c_a_n___global_type_def.html#a909d70d4d88dd6731a07b76a21c8214b',1,'FDCAN_GlobalTypeDef']]],
  ['pthread_361',['pthread',['../structos__thread__def.html#ad3c9624ee214329fb34e71f544a6933e',1,'os_thread_def']]],
  ['ptimer_362',['ptimer',['../structos__timer__def.html#a15773df83aba93f8e61f3737af5fae47',1,'os_timer_def']]],
  ['ptxbuffptr_363',['pTxBuffPtr',['../struct_____s_p_i___handle_type_def.html#a56746f60fbacd516e52e344de94f8195',1,'__SPI_HandleTypeDef::pTxBuffPtr'],['../struct_____u_a_r_t___handle_type_def.html#a56746f60fbacd516e52e344de94f8195',1,'__UART_HandleTypeDef::pTxBuffPtr']]],
  ['pucbuffer_364',['pucBuffer',['../struct_stream_buffer_def__t.html#aa8c28e51282198825d5ad0c2d666623a',1,'StreamBufferDef_t']]],
  ['pucra_365',['PUCRA',['../struct_p_w_r___type_def.html#aeead890c47f378dffcb852b99d303ee6',1,'PWR_TypeDef']]],
  ['pucrb_366',['PUCRB',['../struct_p_w_r___type_def.html#ab72f8959a6bd611677cd4afbe9cf07d9',1,'PWR_TypeDef']]],
  ['pucrc_367',['PUCRC',['../struct_p_w_r___type_def.html#a5c4eba2c90ea7bf1ceb653301a77e8bf',1,'PWR_TypeDef']]],
  ['pucrd_368',['PUCRD',['../struct_p_w_r___type_def.html#a99ccf6e37f84fddafa77b8f7e10f5b85',1,'PWR_TypeDef']]],
  ['pucre_369',['PUCRE',['../struct_p_w_r___type_def.html#abe4c1e74829e021cc61eaea9cb35b20a',1,'PWR_TypeDef']]],
  ['pucrf_370',['PUCRF',['../struct_p_w_r___type_def.html#a6e7e6d82ae35200fb60f9b235d9774a1',1,'PWR_TypeDef']]],
  ['pucrg_371',['PUCRG',['../struct_p_w_r___type_def.html#a096bb0935d0cafda7fef9a96a859ee1f',1,'PWR_TypeDef']]],
  ['pucstartaddress_372',['pucStartAddress',['../struct_heap_region.html#a9d602a97428bd849298f05391a13968e',1,'HeapRegion']]],
  ['pull_373',['Pull',['../struct_g_p_i_o___init_type_def.html#a6cdde08eb507b710f8179a4326548e26',1,'GPIO_InitTypeDef']]],
  ['pull_374',['GPIO pull',['../group___g_p_i_o__pull.html',1,'']]],
  ['pulse_375',['Pulse',['../struct_t_i_m___o_c___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OC_InitTypeDef::Pulse'],['../struct_t_i_m___one_pulse___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OnePulse_InitTypeDef::Pulse']]],
  ['pulse_20functions_376',['Pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['pulse_20mode_377',['Pulse Mode',['../group___s_p_i___n_s_s_p___mode.html',1,'SPI NSS Pulse Mode'],['../group___t_i_m___one___pulse___mode.html',1,'TIM One Pulse Mode']]],
  ['pupdr_378',['PUPDR',['../struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727',1,'GPIO_TypeDef']]],
  ['purpose_379',['purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_c_a_c_h_e___aliased___functions.html',1,'HAL DCACHE Aliased Functions maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___generic___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_t_z_c___aliased___defines.html',1,'HAL GTZC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___h_a_s_h___aliased___functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_c_c___aliased.html',1,'HAL RCC Aliased maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___functions.html',1,'HAL RTC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD/MMC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_m_c___aliased___defines.html',1,'LL FMC Aliased Defines maintained for compatibility purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['puxstackbuffer_380',['puxStackBuffer',['../structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s.html#a3f80c2175bac00298ba9a17ddd50e29d',1,'xTASK_PARAMETERS']]],
  ['pvbaseaddress_381',['pvBaseAddress',['../structx_m_e_m_o_r_y___r_e_g_i_o_n.html#a5c540d9e8ba79b50b9600f7225d41268',1,'xMEMORY_REGION']]],
  ['pvd_20event_20line_382',['PWR PVD event line',['../group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html',1,'']]],
  ['pvd_20external_20interrupt_20line_383',['PWR PVD external interrupt line',['../group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html',1,'']]],
  ['pvd_20interrupt_20and_20event_20mode_384',['PWR PVD interrupt and event mode',['../group___p_w_r___p_v_d___mode.html',1,'']]],
  ['pvd_5fpvm_5firqn_385',['PVD_PVM_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b',1,'stm32g431xx.h']]],
  ['pvde_5fbitnumber_386',['PVDE_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga17d618eb800c401ef9c6789c9374eaf8',1,'stm32_hal_legacy.h']]],
  ['pvdlevel_387',['PVDLevel',['../struct_p_w_r___p_v_d_type_def.html#abf0db5c2b84ba24ffeedab5cf06bad31',1,'PWR_PVDTypeDef']]],
  ['pvdummy1_388',['pvDummy1',['../structx_s_t_a_t_i_c___q_u_e_u_e.html#ac563d82b4c6a843835118229de328aa7',1,'xSTATIC_QUEUE::pvDummy1'],['../structx_s_t_a_t_i_c___t_i_m_e_r.html#a6d34686c479f85ca81b1c8b8d63de30f',1,'xSTATIC_TIMER::pvDummy1']]],
  ['pvdummy2_389',['pvDummy2',['../structx_s_t_a_t_i_c___q_u_e_u_e.html#a44b3b17a1410a0bcec9b416f2bc89a96',1,'xSTATIC_QUEUE::pvDummy2'],['../structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r.html#a6f791759d30607050df1ea8ff6032a28',1,'xSTATIC_STREAM_BUFFER::pvDummy2']]],
  ['pvdummy3_390',['pvDummy3',['../structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m.html#ad06e88fc1ab4a50c76724b7dbfad711f',1,'xSTATIC_LIST_ITEM::pvDummy3'],['../structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m.html#a7c262652a8b7b300d38498c051eeb04d',1,'xSTATIC_MINI_LIST_ITEM::pvDummy3'],['../structx_s_t_a_t_i_c___l_i_s_t.html#ad23a371f97c5cf5260b11d8963922732',1,'xSTATIC_LIST::pvDummy3']]],
  ['pvdummy5_391',['pvDummy5',['../structx_s_t_a_t_i_c___t_i_m_e_r.html#abe340453dbd262dc36659cd551f155be',1,'xSTATIC_TIMER']]],
  ['pvdummy6_392',['pvDummy6',['../structx_s_t_a_t_i_c___t_i_m_e_r.html#aed44dc9ea508ca1eed7e63ef2e1fc5e7',1,'xSTATIC_TIMER']]],
  ['pvm_20event_20lines_393',['PWR PVM event lines',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html',1,'']]],
  ['pvm_20external_20interrupts_20lines_394',['PWR PVM external interrupts lines',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html',1,'']]],
  ['pvm_20interrupt_20and_20event_20mode_395',['PWR PVM interrupt and event mode',['../group___p_w_r_ex___p_v_m___mode.html',1,'']]],
  ['pvmtype_396',['PVMType',['../struct_p_w_r___p_v_m_type_def.html#a70b4f593e111166b5615cf50e8f60ecf',1,'PWR_PVMTypeDef']]],
  ['pvowner_397',['pvOwner',['../structx_l_i_s_t___i_t_e_m.html#aeb54d184fbcccb5748e66cb2426e3b3f',1,'xLIST_ITEM']]],
  ['pvparameters_398',['pvParameters',['../structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s.html#a308cef200968d514395c0272c061d3ec',1,'xTASK_PARAMETERS']]],
  ['pvportmalloc_399',['pvPortMalloc',['../portable_8h.html#a7aaf584d8f548d7f03d6a46280c9e877',1,'pvPortMalloc(size_t xSize) PRIVILEGED_FUNCTION:&#160;heap_4.c'],['../heap__4_8c.html#ac56bcb7515f081a5b3df83935499fa4a',1,'pvPortMalloc(size_t xWantedSize):&#160;heap_4.c']]],
  ['pvtaskcode_400',['pvTaskCode',['../structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s.html#a06aee8b42bc6c569b62ab3cdc4abf8b0',1,'xTASK_PARAMETERS']]],
  ['pvtaskincrementmutexheldcount_401',['pvTaskIncrementMutexHeldCount',['../task_8h.html#a54430b124666d513049dcbf888e6935f',1,'task.h']]],
  ['pvtimergettimerid_402',['pvTimerGetTimerID',['../timers_8h.html#a116df5c5464393c6aeda6ecec6c9e916',1,'timers.h']]],
  ['pwm_20functions_403',['PWM functions',['../group___t_i_m_ex___exported___functions___group3.html',1,'Extended Timer Complementary PWM functions'],['../group___t_i_m___exported___functions___group3.html',1,'TIM PWM functions']]],
  ['pwm_20modes_404',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['pwm_5fmot1_5fch1_5fgpio_5fport_405',['PWM_MOT1_CH1_GPIO_Port',['../main_8h.html#a367c846f76bbd5a5dc3600294fda94ae',1,'main.h']]],
  ['pwm_5fmot1_5fch1_5fpin_406',['PWM_MOT1_CH1_Pin',['../main_8h.html#a635b81ff45fca94fb0e911f3d2be9f7d',1,'main.h']]],
  ['pwm_5fmot1_5fch1n_5fgpio_5fport_407',['PWM_MOT1_CH1N_GPIO_Port',['../main_8h.html#a2715849a1c4a9bf01f8ec521f333c753',1,'main.h']]],
  ['pwm_5fmot1_5fch1n_5fpin_408',['PWM_MOT1_CH1N_Pin',['../main_8h.html#ae983d031359fff1588e1e65ad0ffc760',1,'main.h']]],
  ['pwm_5fmot2_5fch2_5fgpio_5fport_409',['PWM_MOT2_CH2_GPIO_Port',['../main_8h.html#ab5af6172499f4254886245a80968966b',1,'main.h']]],
  ['pwm_5fmot2_5fch2_5fpin_410',['PWM_MOT2_CH2_Pin',['../main_8h.html#a2f81d23dd11d2f3f48758f777a192845',1,'main.h']]],
  ['pwm_5fmot2_5fch2n_5fgpio_5fport_411',['PWM_MOT2_CH2N_GPIO_Port',['../main_8h.html#a287c30f9d2df37ebae7fbfab05911835',1,'main.h']]],
  ['pwm_5fmot2_5fch2n_5fpin_412',['PWM_MOT2_CH2N_Pin',['../main_8h.html#a0e1424d2b7807600de1d2a65d7d94bd4',1,'main.h']]],
  ['pwr_413',['PWR',['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR:&#160;stm32g431xx.h'],['../group___p_w_r.html',1,'PWR']]],
  ['pwr_20aliased_20macros_20maintained_20for_20legacy_20purpose_414',['HAL PWR Aliased Macros maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased___macros.html',1,'']]],
  ['pwr_20aliased_20maintained_20for_20legacy_20purpose_415',['HAL PWR Aliased maintained for legacy purpose',['../group___h_a_l___p_w_r___aliased.html',1,'']]],
  ['pwr_20battery_20charging_416',['PWR battery charging',['../group___p_w_r_ex___v_b_a_t___battery___charging.html',1,'']]],
  ['pwr_20battery_20charging_20resistor_20selection_417',['PWR battery charging resistor selection',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html',1,'']]],
  ['pwr_20exported_20constants_418',['PWR Exported Constants',['../group___p_w_r___exported___constants.html',1,'']]],
  ['pwr_20exported_20functions_419',['PWR Exported Functions',['../group___p_w_r___exported___functions.html',1,'']]],
  ['pwr_20exported_20macros_420',['PWR Exported Macros',['../group___p_w_r___exported___macros.html',1,'']]],
  ['pwr_20exported_20types_421',['PWR Exported Types',['../group___p_w_r___exported___types.html',1,'']]],
  ['pwr_20extended_20exported_20constants_422',['PWR Extended Exported Constants',['../group___p_w_r_ex___exported___constants.html',1,'']]],
  ['pwr_20extended_20exported_20functions_423',['PWR Extended Exported Functions',['../group___p_w_r_ex___exported___functions.html',1,'']]],
  ['pwr_20extended_20exported_20macros_424',['PWR Extended Exported Macros',['../group___p_w_r_ex___exported___macros.html',1,'']]],
  ['pwr_20extended_20exported_20types_425',['PWR Extended Exported Types',['../group___p_w_r_ex___exported___types.html',1,'']]],
  ['pwr_20extended_20private_20macros_426',['PWR Extended Private Macros',['../group___p_w_r_ex___private___macros.html',1,'']]],
  ['pwr_20private_20macros_427',['PWR Private Macros',['../group___p_w_r___private___macros.html',1,'']]],
  ['pwr_20pvd_20event_20line_428',['PWR PVD event line',['../group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html',1,'']]],
  ['pwr_20pvd_20external_20interrupt_20line_429',['PWR PVD external interrupt line',['../group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html',1,'']]],
  ['pwr_20pvd_20interrupt_20and_20event_20mode_430',['PWR PVD interrupt and event mode',['../group___p_w_r___p_v_d___mode.html',1,'']]],
  ['pwr_20pvm_20event_20lines_431',['PWR PVM event lines',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html',1,'']]],
  ['pwr_20pvm_20external_20interrupts_20lines_432',['PWR PVM external interrupts lines',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html',1,'']]],
  ['pwr_20pvm_20interrupt_20and_20event_20mode_433',['PWR PVM interrupt and event mode',['../group___p_w_r_ex___p_v_m___mode.html',1,'']]],
  ['pwr_20regulator_20mode_434',['PWR regulator mode',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html',1,'']]],
  ['pwr_20regulator_20voltage_20scale_435',['PWR Regulator voltage scale',['../group___p_w_r_ex___regulator___voltage___scale.html',1,'']]],
  ['pwr_20sleep_20mode_20entry_436',['PWR SLEEP mode entry',['../group___p_w_r___s_l_e_e_p__mode__entry.html',1,'']]],
  ['pwr_20status_20flags_437',['PWR Status Flags',['../group___p_w_r_ex___flag.html',1,'']]],
  ['pwr_20stop_20mode_20entry_438',['PWR STOP mode entry',['../group___p_w_r___s_t_o_p__mode__entry.html',1,'']]],
  ['pwr_20wake_20up_20pins_439',['PWR wake-up pins',['../group___p_w_r_ex___wake_up___pins.html',1,'']]],
  ['pwr_5fbase_440',['PWR_BASE',['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'stm32g431xx.h']]],
  ['pwr_5fbattery_5fcharging_5fdisable_441',['PWR_BATTERY_CHARGING_DISABLE',['../group___p_w_r_ex___v_b_a_t___battery___charging.html#gaa79590498c19f4802f981d7b4b363418',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fbattery_5fcharging_5fenable_442',['PWR_BATTERY_CHARGING_ENABLE',['../group___p_w_r_ex___v_b_a_t___battery___charging.html#gafe6350c37e3ab56020d40edc71eedd4b',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fbattery_5fcharging_5fresistor_5f1_5f5_443',['PWR_BATTERY_CHARGING_RESISTOR_1_5',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#gacebb57480a111beaf8ca05f014cbd096',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fbattery_5fcharging_5fresistor_5f5_444',['PWR_BATTERY_CHARGING_RESISTOR_5',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#ga27d3d5ee9e0fc78ecac6e41498a37916',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fcr1_5fdbp_445',['PWR_CR1_DBP',['../group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5fdbp_5fmsk_446',['PWR_CR1_DBP_Msk',['../group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5fdbp_5fpos_447',['PWR_CR1_DBP_Pos',['../group___peripheral___registers___bits___definition.html#ga66b070d9d7df497c35ed02b9d2899e15',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_448',['PWR_CR1_LPMS',['../group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fmsk_449',['PWR_CR1_LPMS_Msk',['../group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fpos_450',['PWR_CR1_LPMS_Pos',['../group___peripheral___registers___bits___definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fshutdown_451',['PWR_CR1_LPMS_SHUTDOWN',['../group___peripheral___registers___bits___definition.html#ga7a0f919c420ee00308da622a9114098e',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fshutdown_5fmsk_452',['PWR_CR1_LPMS_SHUTDOWN_Msk',['../group___peripheral___registers___bits___definition.html#ga969144261924adca8e8ef16a64d8e5cb',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fshutdown_5fpos_453',['PWR_CR1_LPMS_SHUTDOWN_Pos',['../group___peripheral___registers___bits___definition.html#ga965e2dce716ba3275c493b6607df5fcf',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fstandby_454',['PWR_CR1_LPMS_STANDBY',['../group___peripheral___registers___bits___definition.html#gac735f4a9afc62e1bb440a8a1a754b318',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fstandby_5fmsk_455',['PWR_CR1_LPMS_STANDBY_Msk',['../group___peripheral___registers___bits___definition.html#ga0caae1ab755b7eb1d11d66b15021b69a',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fstandby_5fpos_456',['PWR_CR1_LPMS_STANDBY_Pos',['../group___peripheral___registers___bits___definition.html#ga8352323ec7bad547878767e369c73e2d',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop0_457',['PWR_CR1_LPMS_STOP0',['../group___peripheral___registers___bits___definition.html#gabe01dba9de82ae058e04184f51850807',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop1_458',['PWR_CR1_LPMS_STOP1',['../group___peripheral___registers___bits___definition.html#ga79135a6c5f478987105f2a8855799c4b',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop1_5fmsk_459',['PWR_CR1_LPMS_STOP1_Msk',['../group___peripheral___registers___bits___definition.html#ga004e217141dd15b482659956bd30a759',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop1_5fpos_460',['PWR_CR1_LPMS_STOP1_Pos',['../group___peripheral___registers___bits___definition.html#gab8fab3899961171ff5ea4ac27824ee3c',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpr_461',['PWR_CR1_LPR',['../group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpr_5fmsk_462',['PWR_CR1_LPR_Msk',['../group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5flpr_5fpos_463',['PWR_CR1_LPR_Pos',['../group___peripheral___registers___bits___definition.html#gad918ead196f1fdbda61c14be28f98104',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5fvos_464',['PWR_CR1_VOS',['../group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5fvos_5f0_465',['PWR_CR1_VOS_0',['../group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5fvos_5f1_466',['PWR_CR1_VOS_1',['../group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5fvos_5fmsk_467',['PWR_CR1_VOS_Msk',['../group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d',1,'stm32g431xx.h']]],
  ['pwr_5fcr1_5fvos_5fpos_468',['PWR_CR1_VOS_Pos',['../group___peripheral___registers___bits___definition.html#ga815b101423533a1ae4985005a2bf2dd3',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_469',['PWR_CR2_PLS',['../group___peripheral___registers___bits___definition.html#gaf4b697d94b29f811dca702a8dfcd8266',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev0_470',['PWR_CR2_PLS_LEV0',['../group___peripheral___registers___bits___definition.html#ga5001fe6c480f9743f9bd0ddb722617a9',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev1_471',['PWR_CR2_PLS_LEV1',['../group___peripheral___registers___bits___definition.html#ga1d2572eaaeb79bb0b5fc42cb1e2c9337',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev1_5fmsk_472',['PWR_CR2_PLS_LEV1_Msk',['../group___peripheral___registers___bits___definition.html#ga1d74fd5d4d95edc3dcb5783b5f9f3c96',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev1_5fpos_473',['PWR_CR2_PLS_LEV1_Pos',['../group___peripheral___registers___bits___definition.html#ga82918eef4f6608aff9117cb7c3862324',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev2_474',['PWR_CR2_PLS_LEV2',['../group___peripheral___registers___bits___definition.html#ga9f5a92514e4567705daad5627591219e',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev2_5fmsk_475',['PWR_CR2_PLS_LEV2_Msk',['../group___peripheral___registers___bits___definition.html#gadfb1c9c18580e2c0a8decc7f289c3c7b',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev2_5fpos_476',['PWR_CR2_PLS_LEV2_Pos',['../group___peripheral___registers___bits___definition.html#gaa935c39d44f07d5c663590abfcc1c25d',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev3_477',['PWR_CR2_PLS_LEV3',['../group___peripheral___registers___bits___definition.html#ga325fe32e32cc165ce8a85111a4ee02ab',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev3_5fmsk_478',['PWR_CR2_PLS_LEV3_Msk',['../group___peripheral___registers___bits___definition.html#ga3f2ec0508330810bc9f440a41ffd54e5',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev3_5fpos_479',['PWR_CR2_PLS_LEV3_Pos',['../group___peripheral___registers___bits___definition.html#ga8b1c9631d2c2729383ec1a1345193370',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev4_480',['PWR_CR2_PLS_LEV4',['../group___peripheral___registers___bits___definition.html#ga783b9dfbff88a44b12a9badf34786cf5',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev4_5fmsk_481',['PWR_CR2_PLS_LEV4_Msk',['../group___peripheral___registers___bits___definition.html#gab162707e8817679abd4a29b0b166d94e',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev4_5fpos_482',['PWR_CR2_PLS_LEV4_Pos',['../group___peripheral___registers___bits___definition.html#ga8ba41e284fa590c9816baca62dfe9af1',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev5_483',['PWR_CR2_PLS_LEV5',['../group___peripheral___registers___bits___definition.html#ga4009091a783a864b3872617ab8850201',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev5_5fmsk_484',['PWR_CR2_PLS_LEV5_Msk',['../group___peripheral___registers___bits___definition.html#ga7e956cba9069b626a148459ca54b8841',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev5_5fpos_485',['PWR_CR2_PLS_LEV5_Pos',['../group___peripheral___registers___bits___definition.html#gaafde8db60b076f06fea7c834cf7d9477',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev6_486',['PWR_CR2_PLS_LEV6',['../group___peripheral___registers___bits___definition.html#gaaaa854c75dece3276eed0159a6cc22dc',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev6_5fmsk_487',['PWR_CR2_PLS_LEV6_Msk',['../group___peripheral___registers___bits___definition.html#gaba3ffa6118482f0f799f0331f6e8aa6f',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev6_5fpos_488',['PWR_CR2_PLS_LEV6_Pos',['../group___peripheral___registers___bits___definition.html#gac199138ed98d811752626d778cf85508',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev7_489',['PWR_CR2_PLS_LEV7',['../group___peripheral___registers___bits___definition.html#ga2b26aec876888d8eded6a0b36192125a',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev7_5fmsk_490',['PWR_CR2_PLS_LEV7_Msk',['../group___peripheral___registers___bits___definition.html#ga963742e2c2d7da7c89bce4abf872d999',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5flev7_5fpos_491',['PWR_CR2_PLS_LEV7_Pos',['../group___peripheral___registers___bits___definition.html#gaf3d60d7468f3e42a6bd90c995ce2415e',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5fmsk_492',['PWR_CR2_PLS_Msk',['../group___peripheral___registers___bits___definition.html#gaad8d978a187bb09239f2208baa0416a3',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpls_5fpos_493',['PWR_CR2_PLS_Pos',['../group___peripheral___registers___bits___definition.html#ga16c6487062efcec011109f40e1fd98f9',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvde_494',['PWR_CR2_PVDE',['../group___peripheral___registers___bits___definition.html#gaabd4b7fcf83841d5063a413eb6557bd8',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvde_5fmsk_495',['PWR_CR2_PVDE_Msk',['../group___peripheral___registers___bits___definition.html#gace8d26c78f270844dbe4d7136d7379b4',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvde_5fpos_496',['PWR_CR2_PVDE_Pos',['../group___peripheral___registers___bits___definition.html#gaa5e64caa34c8a4094e063f4ae24873d8',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme_497',['PWR_CR2_PVME',['../group___peripheral___registers___bits___definition.html#gaa6646b75407dc35a5be0d9599124d495',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme1_498',['PWR_CR2_PVME1',['../group___peripheral___registers___bits___definition.html#ga9e924cc135e38863ef1341c784fa4683',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme1_5fmsk_499',['PWR_CR2_PVME1_Msk',['../group___peripheral___registers___bits___definition.html#gaffcd999c28573385415c890cc13ec79a',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme1_5fpos_500',['PWR_CR2_PVME1_Pos',['../group___peripheral___registers___bits___definition.html#ga430baea9112c377d2569141a38d74ff3',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme2_501',['PWR_CR2_PVME2',['../group___peripheral___registers___bits___definition.html#ga16e14385cd15086e42ecb8a7d85f3d4c',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme2_5fmsk_502',['PWR_CR2_PVME2_Msk',['../group___peripheral___registers___bits___definition.html#gad8ebdddac278bc35544a57a04a2f1edc',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme2_5fpos_503',['PWR_CR2_PVME2_Pos',['../group___peripheral___registers___bits___definition.html#ga48b8a7959cb0334b253d26ad192b89a4',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme3_504',['PWR_CR2_PVME3',['../group___peripheral___registers___bits___definition.html#ga80af65fcb8afdaf6bbe6c2effabbac8c',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme3_5fmsk_505',['PWR_CR2_PVME3_Msk',['../group___peripheral___registers___bits___definition.html#ga6e97d48b7fb78a6c61f2ad2a167dd42b',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme3_5fpos_506',['PWR_CR2_PVME3_Pos',['../group___peripheral___registers___bits___definition.html#ga5daa79f32e44553d7e51fd48a12259c9',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme4_507',['PWR_CR2_PVME4',['../group___peripheral___registers___bits___definition.html#gacc43a7ec26ef48575ec9bc3b5ca80780',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme4_5fmsk_508',['PWR_CR2_PVME4_Msk',['../group___peripheral___registers___bits___definition.html#gadbbb1bd5671e9bfef4a61f7a27880a03',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme4_5fpos_509',['PWR_CR2_PVME4_Pos',['../group___peripheral___registers___bits___definition.html#gad8d3e18f2099cf1d689074ab35c9d42a',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme_5fmsk_510',['PWR_CR2_PVME_Msk',['../group___peripheral___registers___bits___definition.html#ga290b2b19abf9680dfa60b751036d073b',1,'stm32g431xx.h']]],
  ['pwr_5fcr2_5fpvme_5fpos_511',['PWR_CR2_PVME_Pos',['../group___peripheral___registers___bits___definition.html#ga1aa03ece5b548dc2229a7659b0ddea0f',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fapc_512',['PWR_CR3_APC',['../group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fapc_5fmsk_513',['PWR_CR3_APC_Msk',['../group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fapc_5fpos_514',['PWR_CR3_APC_Pos',['../group___peripheral___registers___bits___definition.html#gae56200c1289b3c1cc1d03da5044e7a29',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5feiwf_515',['PWR_CR3_EIWF',['../group___peripheral___registers___bits___definition.html#ga662537dfa859680dd19df44abd902017',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5feiwf_5fmsk_516',['PWR_CR3_EIWF_Msk',['../group___peripheral___registers___bits___definition.html#ga1a984b6b922354a773a98606ddea6eab',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5feiwf_5fpos_517',['PWR_CR3_EIWF_Pos',['../group___peripheral___registers___bits___definition.html#gaafae5b754685d8b6ddc4caab21e570df',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup_518',['PWR_CR3_EWUP',['../group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup1_519',['PWR_CR3_EWUP1',['../group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup1_5fmsk_520',['PWR_CR3_EWUP1_Msk',['../group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup1_5fpos_521',['PWR_CR3_EWUP1_Pos',['../group___peripheral___registers___bits___definition.html#gad6952288a8b9e11a8d68020f85d7d7e0',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup2_522',['PWR_CR3_EWUP2',['../group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup2_5fmsk_523',['PWR_CR3_EWUP2_Msk',['../group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup2_5fpos_524',['PWR_CR3_EWUP2_Pos',['../group___peripheral___registers___bits___definition.html#ga642500c0148b4468dac29efd8a5d6de4',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup3_525',['PWR_CR3_EWUP3',['../group___peripheral___registers___bits___definition.html#ga16bb381527e4565b3bd417c173bde522',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup3_5fmsk_526',['PWR_CR3_EWUP3_Msk',['../group___peripheral___registers___bits___definition.html#ga5267c22e9f610ffc0173a8e22a296728',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup3_5fpos_527',['PWR_CR3_EWUP3_Pos',['../group___peripheral___registers___bits___definition.html#ga60a7ce9fdfc3bb70495d7bb59684f6b7',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup4_528',['PWR_CR3_EWUP4',['../group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup4_5fmsk_529',['PWR_CR3_EWUP4_Msk',['../group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup4_5fpos_530',['PWR_CR3_EWUP4_Pos',['../group___peripheral___registers___bits___definition.html#gadda01f5d2f857c3b7db6a5b43b8e4f92',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup5_531',['PWR_CR3_EWUP5',['../group___peripheral___registers___bits___definition.html#gac667974055c71c7b08e3ac108aa038df',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup5_5fmsk_532',['PWR_CR3_EWUP5_Msk',['../group___peripheral___registers___bits___definition.html#ga8be368dc5402679cb39a078b8d86fb09',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup5_5fpos_533',['PWR_CR3_EWUP5_Pos',['../group___peripheral___registers___bits___definition.html#ga8de919b786df3683a62ece9a6302916c',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup_5fmsk_534',['PWR_CR3_EWUP_Msk',['../group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fewup_5fpos_535',['PWR_CR3_EWUP_Pos',['../group___peripheral___registers___bits___definition.html#ga890ace99c336a6bda3cd380196bb0ede',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5frrs_536',['PWR_CR3_RRS',['../group___peripheral___registers___bits___definition.html#ga5cd066e703bf15c5cde88b673f99686f',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5frrs_5fmsk_537',['PWR_CR3_RRS_Msk',['../group___peripheral___registers___bits___definition.html#gad0c446f9b9c946e08323166f8cd66feb',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5frrs_5fpos_538',['PWR_CR3_RRS_Pos',['../group___peripheral___registers___bits___definition.html#gab3b1c3d31c4c04a77dfc5e515fd528dd',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fucpd_5fdbdis_539',['PWR_CR3_UCPD_DBDIS',['../group___peripheral___registers___bits___definition.html#gaa424f4b2486bb48f4174b137cd1384ef',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fucpd_5fdbdis_5fmsk_540',['PWR_CR3_UCPD_DBDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga7a4cdc697d7fbf18f12721daf44e2e9a',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fucpd_5fdbdis_5fpos_541',['PWR_CR3_UCPD_DBDIS_Pos',['../group___peripheral___registers___bits___definition.html#ga40d4fd880bdddb5517307905bfd67c9b',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fucpd_5fstdby_542',['PWR_CR3_UCPD_STDBY',['../group___peripheral___registers___bits___definition.html#ga820b125bd752f00d85092e639dfb8f27',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fucpd_5fstdby_5fmsk_543',['PWR_CR3_UCPD_STDBY_Msk',['../group___peripheral___registers___bits___definition.html#gacce0b2206c14cbf11ec36c1aab71bb3b',1,'stm32g431xx.h']]],
  ['pwr_5fcr3_5fucpd_5fstdby_5fpos_544',['PWR_CR3_UCPD_STDBY_Pos',['../group___peripheral___registers___bits___definition.html#gaeb7d1f4093232c202bf4f850292c04c0',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fvbe_545',['PWR_CR4_VBE',['../group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fvbe_5fmsk_546',['PWR_CR4_VBE_Msk',['../group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fvbe_5fpos_547',['PWR_CR4_VBE_Pos',['../group___peripheral___registers___bits___definition.html#ga2bdb878d60aa061592943740181c5ad7',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fvbrs_548',['PWR_CR4_VBRS',['../group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fvbrs_5fmsk_549',['PWR_CR4_VBRS_Msk',['../group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fvbrs_5fpos_550',['PWR_CR4_VBRS_Pos',['../group___peripheral___registers___bits___definition.html#ga47819ae9a8182e84df37f212f0b9b301',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp1_551',['PWR_CR4_WP1',['../group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp1_5fmsk_552',['PWR_CR4_WP1_Msk',['../group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp1_5fpos_553',['PWR_CR4_WP1_Pos',['../group___peripheral___registers___bits___definition.html#gae7ccef4fb045f216770cdd6547455db6',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp2_554',['PWR_CR4_WP2',['../group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp2_5fmsk_555',['PWR_CR4_WP2_Msk',['../group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp2_5fpos_556',['PWR_CR4_WP2_Pos',['../group___peripheral___registers___bits___definition.html#gab45efe04603fc8ebf3ed405a7770c7a2',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp3_557',['PWR_CR4_WP3',['../group___peripheral___registers___bits___definition.html#ga5a3b7f0e80a3db7c58fcabcb4c6c0358',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp3_5fmsk_558',['PWR_CR4_WP3_Msk',['../group___peripheral___registers___bits___definition.html#ga689e4bad5f1bc94a3cda907c478a9acf',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp3_5fpos_559',['PWR_CR4_WP3_Pos',['../group___peripheral___registers___bits___definition.html#gad1f19564c3b49154ac110ac5db873483',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp4_560',['PWR_CR4_WP4',['../group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp4_5fmsk_561',['PWR_CR4_WP4_Msk',['../group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp4_5fpos_562',['PWR_CR4_WP4_Pos',['../group___peripheral___registers___bits___definition.html#ga809777e69be07c3fdc33472ea61d0ff5',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp5_563',['PWR_CR4_WP5',['../group___peripheral___registers___bits___definition.html#gac81b32ad6cd95dab9691cde2fa3462e5',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp5_5fmsk_564',['PWR_CR4_WP5_Msk',['../group___peripheral___registers___bits___definition.html#ga4d0d324279bc55eafa64293c70793c3c',1,'stm32g431xx.h']]],
  ['pwr_5fcr4_5fwp5_5fpos_565',['PWR_CR4_WP5_Pos',['../group___peripheral___registers___bits___definition.html#ga39183a1d42430eb381323c777ed32947',1,'stm32g431xx.h']]],
  ['pwr_5fcr5_5fr1mode_566',['PWR_CR5_R1MODE',['../group___peripheral___registers___bits___definition.html#ga08a835eda70047190bcb4cb52d59a56a',1,'stm32g431xx.h']]],
  ['pwr_5fcr5_5fr1mode_5fmsk_567',['PWR_CR5_R1MODE_Msk',['../group___peripheral___registers___bits___definition.html#ga38cd0ec5cfccd4bf6a5aa566ddce6857',1,'stm32g431xx.h']]],
  ['pwr_5fcr5_5fr1mode_5fpos_568',['PWR_CR5_R1MODE_Pos',['../group___peripheral___registers___bits___definition.html#ga15ca15a16184a8af0ab99cbae721efb0',1,'stm32g431xx.h']]],
  ['pwr_5fevent_5fline_5fpvd_569',['PWR_EVENT_LINE_PVD',['../group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html#ga115f7f93268a51617cd821a4f1de0fcd',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fevent_5fline_5fpvm3_570',['PWR_EVENT_LINE_PVM3',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html#ga5b97b250055736a3c1eeddbbc569cbc5',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fevent_5fline_5fpvm4_571',['PWR_EVENT_LINE_PVM4',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html#ga47e50d282874e86ad98ec3cf3df40b75',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fexti_5fline_5fpvd_572',['PWR_EXTI_LINE_PVD',['../group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html#ga43a49255649e03d2d2b6b12c5c379d2b',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fexti_5fline_5fpvm3_573',['PWR_EXTI_LINE_PVM3',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html#ga26d9b5633a2f47978a01773324b23383',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fexti_5fline_5fpvm4_574',['PWR_EXTI_LINE_PVM4',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html#ga8ccd5ac93956ce3bf55ee36acfa9bff0',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fpvdo_575',['PWR_FLAG_PVDO',['../group___p_w_r_ex___flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fpvmo3_576',['PWR_FLAG_PVMO3',['../group___p_w_r_ex___flag.html#ga383cf87db3c18c7e15cf048ecc4a329e',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fpvmo4_577',['PWR_FLAG_PVMO4',['../group___p_w_r_ex___flag.html#ga9f34874ebc6cb71933e0b845f0c001e3',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5freglpf_578',['PWR_FLAG_REGLPF',['../group___p_w_r_ex___flag.html#ga8ed9097fdb76809257ecc0e398a2904f',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5freglps_579',['PWR_FLAG_REGLPS',['../group___p_w_r_ex___flag.html#ga83a0e30086ec21630b8a175ae48a2672',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fsb_580',['PWR_FLAG_SB',['../group___p_w_r_ex___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fvosf_581',['PWR_FLAG_VOSF',['../group___p_w_r_ex___flag.html#gadad469c6c3a277918f869cd20613b3a9',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwu_582',['PWR_FLAG_WU',['../group___p_w_r_ex___flag.html#ga2d06760a5769e729b06d41e37036d58e',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf1_583',['PWR_FLAG_WUF1',['../group___p_w_r_ex___flag.html#gaa3527e755c08ac2b2d95edd7adc4ee70',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf2_584',['PWR_FLAG_WUF2',['../group___p_w_r_ex___flag.html#ga6be7514eb20788bbd92e78eed13c551c',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf3_585',['PWR_FLAG_WUF3',['../group___p_w_r_ex___flag.html#ga76716079ff7849bddcbbe8f429d70db3',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf4_586',['PWR_FLAG_WUF4',['../group___p_w_r_ex___flag.html#gad406114253e536be4850a82229988d9c',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf5_587',['PWR_FLAG_WUF5',['../group___p_w_r_ex___flag.html#gafc27b8a8062b22eb570af0cbce49c452',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwufi_588',['PWR_FLAG_WUFI',['../group___p_w_r_ex___flag.html#ga6be01d28369a777d1d372baa9ed5b488',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fa_589',['PWR_GPIO_A',['../group___p_w_r_ex___g_p_i_o.html#ga89e70f23992ce82aed435254a3a2436a',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fb_590',['PWR_GPIO_B',['../group___p_w_r_ex___g_p_i_o.html#ga56dd775ffa87ae1e07b84ff963b6f723',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f0_591',['PWR_GPIO_BIT_0',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga1fa6087f4fa74f3b65462710a0e959ca',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f1_592',['PWR_GPIO_BIT_1',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gaf2023d0967581927b0859e13d1a299f0',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f10_593',['PWR_GPIO_BIT_10',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gad6dec1b7d168b59c1701e3dc01abfec4',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f11_594',['PWR_GPIO_BIT_11',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga652acbecfc801fe6e6e32b23abaad253',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f12_595',['PWR_GPIO_BIT_12',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga7b9a90b33ac29fe6b89aa2faf1442316',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f13_596',['PWR_GPIO_BIT_13',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga18b050531d8313a5c33100662cc7dfd8',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f14_597',['PWR_GPIO_BIT_14',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gad479628a265d0bfcaaf854a53eefd4bf',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f15_598',['PWR_GPIO_BIT_15',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gac6c1915f32e6234822682795bc691e68',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f2_599',['PWR_GPIO_BIT_2',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga96bbf59d35b1db690af6a5dc68544740',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f3_600',['PWR_GPIO_BIT_3',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gaa656ee12dbb621b2263a8a4573725975',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f4_601',['PWR_GPIO_BIT_4',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga46c681a84ba69e0ec01eb1989f4aa655',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f5_602',['PWR_GPIO_BIT_5',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga72b3082415af11419cc44cbc93a686fa',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f6_603',['PWR_GPIO_BIT_6',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gad62d178535498ea4cebdfbcb55138a98',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f7_604',['PWR_GPIO_BIT_7',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga6dd617d5f95dd04ab5aa28833ccf38e6',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f8_605',['PWR_GPIO_BIT_8',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gae1a99549c3ee84422febc7c0f89c1439',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f9_606',['PWR_GPIO_BIT_9',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gafa5d2bc0805d660550ef54dd2f4dd60b',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fc_607',['PWR_GPIO_C',['../group___p_w_r_ex___g_p_i_o.html#gaffb175dc1b426b66fc8334298dedfb2d',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fd_608',['PWR_GPIO_D',['../group___p_w_r_ex___g_p_i_o.html#ga8313451988e399483edbb9bc5925654d',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fe_609',['PWR_GPIO_E',['../group___p_w_r_ex___g_p_i_o.html#ga08573302cabcc409ef1208ace1834ddc',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5ff_610',['PWR_GPIO_F',['../group___p_w_r_ex___g_p_i_o.html#ga94b434338719750707a69ee3b449c4d6',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fg_611',['PWR_GPIO_G',['../group___p_w_r_ex___g_p_i_o.html#ga17eabe49014d65432d96c4ff2f3751fa',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5flowpowerregulator_5fon_612',['PWR_LOWPOWERREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#gab9922a15f8414818d736d5e7fcace963',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fmainregulator_5fon_613',['PWR_MAINREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#ga1d5b4e1482184286e28c16162f530039',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fmode_5fevent_5ffalling_614',['PWR_MODE_EVENT_FALLING',['../group___h_a_l___p_w_r___aliased.html#gaa37ffde31fc0bdadb0ed77a9588034dd',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevent_5frising_615',['PWR_MODE_EVENT_RISING',['../group___h_a_l___p_w_r___aliased.html#gaca42d0e80c82d3f35ec7b07227fb8b7f',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevent_5frising_5ffalling_616',['PWR_MODE_EVENT_RISING_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga87c794b332bd1b39496a35613344a4cc',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevt_617',['PWR_MODE_EVT',['../group___h_a_l___p_w_r___aliased.html#ga1092f618f6edca6f56e410e926455774',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5ffalling_618',['PWR_MODE_IT_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga9057a67887ea202b2db8da7064008fab',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5frising_619',['PWR_MODE_IT_RISING',['../group___h_a_l___p_w_r___aliased.html#gac7ab4dbca1cfe28383f89d0356b25da7',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5frising_5ffalling_620',['PWR_MODE_IT_RISING_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga97e8abb320b4be192e23c520e74d01a9',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fnormal_621',['PWR_MODE_NORMAL',['../group___h_a_l___p_w_r___aliased.html#ga7c173d32b42f94bf35a331ff6b52fc00',1,'stm32_hal_legacy.h']]],
  ['pwr_5fpdcra_5fpa0_622',['PWR_PDCRA_PA0',['../group___peripheral___registers___bits___definition.html#gabe33ba93d8caeda571f2d255494f2caa',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa0_5fmsk_623',['PWR_PDCRA_PA0_Msk',['../group___peripheral___registers___bits___definition.html#ga53e3de4f8ac77a779a98b3aa3080a64d',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa0_5fpos_624',['PWR_PDCRA_PA0_Pos',['../group___peripheral___registers___bits___definition.html#gac2c3d576c278f7a457df84055f462389',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa1_625',['PWR_PDCRA_PA1',['../group___peripheral___registers___bits___definition.html#gae89c2b6bcc82f0c028e3e04e393cf264',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa10_626',['PWR_PDCRA_PA10',['../group___peripheral___registers___bits___definition.html#gabb64169709bc6bb557076f5a85fe1504',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa10_5fmsk_627',['PWR_PDCRA_PA10_Msk',['../group___peripheral___registers___bits___definition.html#ga275d31c4a20ced7408cb555667c1d425',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa10_5fpos_628',['PWR_PDCRA_PA10_Pos',['../group___peripheral___registers___bits___definition.html#gaf7ebea38c0b6b349fce78effaa420d4f',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa11_629',['PWR_PDCRA_PA11',['../group___peripheral___registers___bits___definition.html#ga39758c425db38f7ae510c37b9e64722c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa11_5fmsk_630',['PWR_PDCRA_PA11_Msk',['../group___peripheral___registers___bits___definition.html#gad3af2137078270558bd54576674e11c8',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa11_5fpos_631',['PWR_PDCRA_PA11_Pos',['../group___peripheral___registers___bits___definition.html#gad395e265266e0c56a387648afd486dea',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa12_632',['PWR_PDCRA_PA12',['../group___peripheral___registers___bits___definition.html#ga91911c5d20a197108c51537b04958b02',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa12_5fmsk_633',['PWR_PDCRA_PA12_Msk',['../group___peripheral___registers___bits___definition.html#ga088f08cd4ff10d16a3e8233d50082e40',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa12_5fpos_634',['PWR_PDCRA_PA12_Pos',['../group___peripheral___registers___bits___definition.html#ga1b832656ec96ed007078821cce9c6b7f',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa14_635',['PWR_PDCRA_PA14',['../group___peripheral___registers___bits___definition.html#gab64428d4a9dab9efce521cd7d923af64',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa14_5fmsk_636',['PWR_PDCRA_PA14_Msk',['../group___peripheral___registers___bits___definition.html#ga700d6c54773f659bc57c38afeb86bf51',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa14_5fpos_637',['PWR_PDCRA_PA14_Pos',['../group___peripheral___registers___bits___definition.html#ga0dd3afc029de4dfff0d8cfcc87c7a6d3',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa1_5fmsk_638',['PWR_PDCRA_PA1_Msk',['../group___peripheral___registers___bits___definition.html#gaa539589ee6592bc1f92bc036675162e6',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa1_5fpos_639',['PWR_PDCRA_PA1_Pos',['../group___peripheral___registers___bits___definition.html#gad78cb2c80a668fd49f46a967a2127504',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa2_640',['PWR_PDCRA_PA2',['../group___peripheral___registers___bits___definition.html#ga771a8cc2433de6e3190618a12211d750',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa2_5fmsk_641',['PWR_PDCRA_PA2_Msk',['../group___peripheral___registers___bits___definition.html#gacc7cc88265568e8ef7b0e8978eeaa3f4',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa2_5fpos_642',['PWR_PDCRA_PA2_Pos',['../group___peripheral___registers___bits___definition.html#ga15678ed9bb3c2b725c34fb874ff86136',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa3_643',['PWR_PDCRA_PA3',['../group___peripheral___registers___bits___definition.html#ga6c253f1fdca9a3927853daad5031d351',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa3_5fmsk_644',['PWR_PDCRA_PA3_Msk',['../group___peripheral___registers___bits___definition.html#gab44ba6d2692ecba3213aaf1236f6a985',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa3_5fpos_645',['PWR_PDCRA_PA3_Pos',['../group___peripheral___registers___bits___definition.html#ga64cc691124fc29facfe95b4df899e7a5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa4_646',['PWR_PDCRA_PA4',['../group___peripheral___registers___bits___definition.html#ga3760e2a24c021505475f49022333a96c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa4_5fmsk_647',['PWR_PDCRA_PA4_Msk',['../group___peripheral___registers___bits___definition.html#ga1a027d892d2f7122794c13c4d937140d',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa4_5fpos_648',['PWR_PDCRA_PA4_Pos',['../group___peripheral___registers___bits___definition.html#ga8a0ecd9ecfa15126d8696a37e69c0fdc',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa5_649',['PWR_PDCRA_PA5',['../group___peripheral___registers___bits___definition.html#gadc699a7651005b7b93e4fae230b3ef2e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa5_5fmsk_650',['PWR_PDCRA_PA5_Msk',['../group___peripheral___registers___bits___definition.html#ga0bfb96db542041102de79fc11bb01d06',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa5_5fpos_651',['PWR_PDCRA_PA5_Pos',['../group___peripheral___registers___bits___definition.html#ga55557de68f97e4e0b6108354cf6efb8f',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa6_652',['PWR_PDCRA_PA6',['../group___peripheral___registers___bits___definition.html#ga4dca195c3d39108d4e9feb4f1fa431c5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa6_5fmsk_653',['PWR_PDCRA_PA6_Msk',['../group___peripheral___registers___bits___definition.html#ga518779284420c211407770d6f434c901',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa6_5fpos_654',['PWR_PDCRA_PA6_Pos',['../group___peripheral___registers___bits___definition.html#gad61d97c2c9d34986e5b3cd9e0870d05e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa7_655',['PWR_PDCRA_PA7',['../group___peripheral___registers___bits___definition.html#gaf09275b29798705676d45c9c785f9976',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa7_5fmsk_656',['PWR_PDCRA_PA7_Msk',['../group___peripheral___registers___bits___definition.html#ga9df96cb99663dc62934da321aaecf8b1',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa7_5fpos_657',['PWR_PDCRA_PA7_Pos',['../group___peripheral___registers___bits___definition.html#gaedffd27dd8213ee6d9ce7a36ef3c59f7',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa8_658',['PWR_PDCRA_PA8',['../group___peripheral___registers___bits___definition.html#ga4bcf52d2e7e1c34d4ea601c3ceddd04d',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa8_5fmsk_659',['PWR_PDCRA_PA8_Msk',['../group___peripheral___registers___bits___definition.html#ga93a982eda80652cae76ed398ca60ccd0',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa8_5fpos_660',['PWR_PDCRA_PA8_Pos',['../group___peripheral___registers___bits___definition.html#ga0f5e3867af8ea44974af1d92914a284a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa9_661',['PWR_PDCRA_PA9',['../group___peripheral___registers___bits___definition.html#ga88e244d97c388adb98fd406c08666f24',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa9_5fmsk_662',['PWR_PDCRA_PA9_Msk',['../group___peripheral___registers___bits___definition.html#ga089cccb2c6553fa1b178e4e0ba9220ad',1,'stm32g431xx.h']]],
  ['pwr_5fpdcra_5fpa9_5fpos_663',['PWR_PDCRA_PA9_Pos',['../group___peripheral___registers___bits___definition.html#gac3eb54d20e7bef07008a7837c284d296',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb0_664',['PWR_PDCRB_PB0',['../group___peripheral___registers___bits___definition.html#ga3bdff78a4b11bef7547e0d893ee7b7d5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb0_5fmsk_665',['PWR_PDCRB_PB0_Msk',['../group___peripheral___registers___bits___definition.html#ga15a6344178b5b993cc95a9be40746d0a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb0_5fpos_666',['PWR_PDCRB_PB0_Pos',['../group___peripheral___registers___bits___definition.html#gae417e1645b8d1b98a5ac5f6defa451d7',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb1_667',['PWR_PDCRB_PB1',['../group___peripheral___registers___bits___definition.html#ga70a3b62e431b262b4d225d25d2ec1feb',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb10_668',['PWR_PDCRB_PB10',['../group___peripheral___registers___bits___definition.html#ga34ce803d2dafb5f99c5b621222a8ccda',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb10_5fmsk_669',['PWR_PDCRB_PB10_Msk',['../group___peripheral___registers___bits___definition.html#ga43185721139c1f82cce33f0c559a333a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb10_5fpos_670',['PWR_PDCRB_PB10_Pos',['../group___peripheral___registers___bits___definition.html#gabb06a08fa1fb2014d72197fb47244a86',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb11_671',['PWR_PDCRB_PB11',['../group___peripheral___registers___bits___definition.html#gadeadd3241eb26dd0de6ad44ac878ffed',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb11_5fmsk_672',['PWR_PDCRB_PB11_Msk',['../group___peripheral___registers___bits___definition.html#ga6e8b8e6e89b9257dbf271de2a70039ec',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb11_5fpos_673',['PWR_PDCRB_PB11_Pos',['../group___peripheral___registers___bits___definition.html#gaf5c8ad927e9539b8ad087d43373b980b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb12_674',['PWR_PDCRB_PB12',['../group___peripheral___registers___bits___definition.html#gac812e3841c1d2c7e3f17be6934b17754',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb12_5fmsk_675',['PWR_PDCRB_PB12_Msk',['../group___peripheral___registers___bits___definition.html#ga7108f4c1f332fb89e49cec215be82a6f',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb12_5fpos_676',['PWR_PDCRB_PB12_Pos',['../group___peripheral___registers___bits___definition.html#ga77d1ce4d10b6632fab732eee1f686170',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb13_677',['PWR_PDCRB_PB13',['../group___peripheral___registers___bits___definition.html#ga194138623bfc79166685917211cf171c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb13_5fmsk_678',['PWR_PDCRB_PB13_Msk',['../group___peripheral___registers___bits___definition.html#ga7b6a69d9995a4bb0349c3abc06455109',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb13_5fpos_679',['PWR_PDCRB_PB13_Pos',['../group___peripheral___registers___bits___definition.html#gadb59c3cbe6e97fe24bd8d8048a5aa177',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb14_680',['PWR_PDCRB_PB14',['../group___peripheral___registers___bits___definition.html#ga1da678c53f34c77f39409eda53f793e2',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb14_5fmsk_681',['PWR_PDCRB_PB14_Msk',['../group___peripheral___registers___bits___definition.html#gabc0f6e2f3d4d1924889bcd59d2e3f9c4',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb14_5fpos_682',['PWR_PDCRB_PB14_Pos',['../group___peripheral___registers___bits___definition.html#ga00891f1a86392e073489c8aa8c9d8c45',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb15_683',['PWR_PDCRB_PB15',['../group___peripheral___registers___bits___definition.html#ga71a53829f108029eaef213068691ea2f',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb15_5fmsk_684',['PWR_PDCRB_PB15_Msk',['../group___peripheral___registers___bits___definition.html#ga1b170531e58f4b880cd586eb0aa0b8d7',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb15_5fpos_685',['PWR_PDCRB_PB15_Pos',['../group___peripheral___registers___bits___definition.html#ga043a13c2c316ebb7e16ca093b54f978f',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb1_5fmsk_686',['PWR_PDCRB_PB1_Msk',['../group___peripheral___registers___bits___definition.html#ga79729f14980ea1adcac3e0137ad4f6ec',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb1_5fpos_687',['PWR_PDCRB_PB1_Pos',['../group___peripheral___registers___bits___definition.html#gadf2880d667bf52525e768a62eda921ec',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb2_688',['PWR_PDCRB_PB2',['../group___peripheral___registers___bits___definition.html#ga646605e005f43ead924a6fc563fddf0a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb2_5fmsk_689',['PWR_PDCRB_PB2_Msk',['../group___peripheral___registers___bits___definition.html#ga185a1fcee5d53fd424293212fc69a67c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb2_5fpos_690',['PWR_PDCRB_PB2_Pos',['../group___peripheral___registers___bits___definition.html#gae549efff8a110c267e6d2b3d2d136724',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb3_691',['PWR_PDCRB_PB3',['../group___peripheral___registers___bits___definition.html#ga17c1856e03317e444f6b5f4a54072790',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb3_5fmsk_692',['PWR_PDCRB_PB3_Msk',['../group___peripheral___registers___bits___definition.html#ga06e013f883e0f8800bd2b070ff05c6fd',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb3_5fpos_693',['PWR_PDCRB_PB3_Pos',['../group___peripheral___registers___bits___definition.html#ga88068f97a716a8bf83b651d0ca7190cf',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb5_694',['PWR_PDCRB_PB5',['../group___peripheral___registers___bits___definition.html#ga8518c45d35163e51774548032a3670f0',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb5_5fmsk_695',['PWR_PDCRB_PB5_Msk',['../group___peripheral___registers___bits___definition.html#ga88c9599e11d339cf5256bfa0d9014c20',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb5_5fpos_696',['PWR_PDCRB_PB5_Pos',['../group___peripheral___registers___bits___definition.html#gac4e99cc40a6641c50ace6eaa279d9ddb',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb6_697',['PWR_PDCRB_PB6',['../group___peripheral___registers___bits___definition.html#gac8aca8a173ba6e7feebceab89fa9c091',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb6_5fmsk_698',['PWR_PDCRB_PB6_Msk',['../group___peripheral___registers___bits___definition.html#ga05ebfbbf6a82ccaa00eb6bbae36946e5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb6_5fpos_699',['PWR_PDCRB_PB6_Pos',['../group___peripheral___registers___bits___definition.html#ga6e8ffb991583aa120a322ce8ae77e31b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb7_700',['PWR_PDCRB_PB7',['../group___peripheral___registers___bits___definition.html#ga49fb2b285d7e997e7a75072a892c28c6',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb7_5fmsk_701',['PWR_PDCRB_PB7_Msk',['../group___peripheral___registers___bits___definition.html#gaf97c7daa768c5be12529068b9af64711',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb7_5fpos_702',['PWR_PDCRB_PB7_Pos',['../group___peripheral___registers___bits___definition.html#gab80a196376969123af74aff2f0c1c78a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb8_703',['PWR_PDCRB_PB8',['../group___peripheral___registers___bits___definition.html#ga6ff351a0b6cbb045bda3662e11b7b02e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb8_5fmsk_704',['PWR_PDCRB_PB8_Msk',['../group___peripheral___registers___bits___definition.html#ga7ba1a142c95aca29ea195edcdd1510c5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb8_5fpos_705',['PWR_PDCRB_PB8_Pos',['../group___peripheral___registers___bits___definition.html#ga99ca1c1a450b01060a51e831ad85bbe9',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb9_706',['PWR_PDCRB_PB9',['../group___peripheral___registers___bits___definition.html#ga8c7e7fd4f1aa4bb3c3d8482c0601b4ab',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb9_5fmsk_707',['PWR_PDCRB_PB9_Msk',['../group___peripheral___registers___bits___definition.html#ga7950ae13b792c51cbcd96244976dda93',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrb_5fpb9_5fpos_708',['PWR_PDCRB_PB9_Pos',['../group___peripheral___registers___bits___definition.html#gac7d585726d8c1fc402300603754bb148',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc0_709',['PWR_PDCRC_PC0',['../group___peripheral___registers___bits___definition.html#ga08e93891d098e450b30a20f368b3b016',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc0_5fmsk_710',['PWR_PDCRC_PC0_Msk',['../group___peripheral___registers___bits___definition.html#gaeea5b914e2e2d14ff835a0b0038d0076',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc0_5fpos_711',['PWR_PDCRC_PC0_Pos',['../group___peripheral___registers___bits___definition.html#gaca38d641ff941503ff9c86b2bd072150',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc1_712',['PWR_PDCRC_PC1',['../group___peripheral___registers___bits___definition.html#ga9430b83f56aeaa4bc18e56fab9d0933b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc10_713',['PWR_PDCRC_PC10',['../group___peripheral___registers___bits___definition.html#ga2cb0b0f596fb905e8c25b4de81df49eb',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc10_5fmsk_714',['PWR_PDCRC_PC10_Msk',['../group___peripheral___registers___bits___definition.html#ga03f076fecffdd7fa7a4a781efcb95962',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc10_5fpos_715',['PWR_PDCRC_PC10_Pos',['../group___peripheral___registers___bits___definition.html#ga60227a9d9fabfc20cb629bcde5f60aa9',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc11_716',['PWR_PDCRC_PC11',['../group___peripheral___registers___bits___definition.html#ga66e7575494e2353a87b4cbe03ff9ab34',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc11_5fmsk_717',['PWR_PDCRC_PC11_Msk',['../group___peripheral___registers___bits___definition.html#gac5ba6ea4c3bdeb64a6f35fbc5bcbe3b3',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc11_5fpos_718',['PWR_PDCRC_PC11_Pos',['../group___peripheral___registers___bits___definition.html#gab7b9b70e1ba2008ca39d20dcd6932c9e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc12_719',['PWR_PDCRC_PC12',['../group___peripheral___registers___bits___definition.html#gafb81bfdb3571fc40434c56581efcc97e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc12_5fmsk_720',['PWR_PDCRC_PC12_Msk',['../group___peripheral___registers___bits___definition.html#gae960b97fa723fe06422a8e7cab626cd5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc12_5fpos_721',['PWR_PDCRC_PC12_Pos',['../group___peripheral___registers___bits___definition.html#gaaed9683f3307f5d96d0cdf348237f390',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc13_722',['PWR_PDCRC_PC13',['../group___peripheral___registers___bits___definition.html#ga6c6766e19dbd465fdcc14f06aa6bf1a8',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc13_5fmsk_723',['PWR_PDCRC_PC13_Msk',['../group___peripheral___registers___bits___definition.html#gaaf4feb5254b2653391c97eaa73792c84',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc13_5fpos_724',['PWR_PDCRC_PC13_Pos',['../group___peripheral___registers___bits___definition.html#gaf87ceedbb4bcb9b438e16cb730002660',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc14_725',['PWR_PDCRC_PC14',['../group___peripheral___registers___bits___definition.html#ga8d3d7adc6dc23b6ac775513ddc96c059',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc14_5fmsk_726',['PWR_PDCRC_PC14_Msk',['../group___peripheral___registers___bits___definition.html#ga58433c2ed925858ecf2b4fe7426bfe23',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc14_5fpos_727',['PWR_PDCRC_PC14_Pos',['../group___peripheral___registers___bits___definition.html#ga8c7db0cf632d3b6f601cccbaf19b57e1',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc15_728',['PWR_PDCRC_PC15',['../group___peripheral___registers___bits___definition.html#gab8583cebcda7ee9ed53b75c783fd8174',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc15_5fmsk_729',['PWR_PDCRC_PC15_Msk',['../group___peripheral___registers___bits___definition.html#gaeea93537beb0f87d616f9dcc75152639',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc15_5fpos_730',['PWR_PDCRC_PC15_Pos',['../group___peripheral___registers___bits___definition.html#gaabd21c6be7914d1bca8b967378830b97',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc1_5fmsk_731',['PWR_PDCRC_PC1_Msk',['../group___peripheral___registers___bits___definition.html#gaa1e369820a995c0d05770e4bdd6ffb21',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc1_5fpos_732',['PWR_PDCRC_PC1_Pos',['../group___peripheral___registers___bits___definition.html#ga7a0a1b69a467563e5df3e14b4b9f33a4',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc2_733',['PWR_PDCRC_PC2',['../group___peripheral___registers___bits___definition.html#gab0166e629b31c38191eba9daaa6e5857',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc2_5fmsk_734',['PWR_PDCRC_PC2_Msk',['../group___peripheral___registers___bits___definition.html#gad7324f79ce0c59e4015119516949ad1b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc2_5fpos_735',['PWR_PDCRC_PC2_Pos',['../group___peripheral___registers___bits___definition.html#ga6da5939c4f9f2ccffce2524144d67a72',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc3_736',['PWR_PDCRC_PC3',['../group___peripheral___registers___bits___definition.html#ga2ed3afb5b6228139571eec959f08ca6f',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc3_5fmsk_737',['PWR_PDCRC_PC3_Msk',['../group___peripheral___registers___bits___definition.html#gab78136abe805477e35b3c05e3a46ad6a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc3_5fpos_738',['PWR_PDCRC_PC3_Pos',['../group___peripheral___registers___bits___definition.html#gaa639d691ff56d46bc82bc7302849cfd0',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc4_739',['PWR_PDCRC_PC4',['../group___peripheral___registers___bits___definition.html#gae0af268d587a5d3c1a02c06791da6ea4',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc4_5fmsk_740',['PWR_PDCRC_PC4_Msk',['../group___peripheral___registers___bits___definition.html#gaef3149e8820a3f4acda984709cea9e7e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc4_5fpos_741',['PWR_PDCRC_PC4_Pos',['../group___peripheral___registers___bits___definition.html#ga736560cea02ac6a1967b147d546339f5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc5_742',['PWR_PDCRC_PC5',['../group___peripheral___registers___bits___definition.html#ga45e1a8823acaafffc7c6851d708ea166',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc5_5fmsk_743',['PWR_PDCRC_PC5_Msk',['../group___peripheral___registers___bits___definition.html#ga26a22ef2ebee09e18ca01bb42691d1a2',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc5_5fpos_744',['PWR_PDCRC_PC5_Pos',['../group___peripheral___registers___bits___definition.html#gade9db08a712a3a3bfe995c30b1469570',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc6_745',['PWR_PDCRC_PC6',['../group___peripheral___registers___bits___definition.html#ga8240b11fc928de312d5c8f9153e7f923',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc6_5fmsk_746',['PWR_PDCRC_PC6_Msk',['../group___peripheral___registers___bits___definition.html#ga45a5cb494862dbaf5adfff577d61c727',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc6_5fpos_747',['PWR_PDCRC_PC6_Pos',['../group___peripheral___registers___bits___definition.html#ga3ee5b2fb7bab0ed9695f107012a9eda6',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc7_748',['PWR_PDCRC_PC7',['../group___peripheral___registers___bits___definition.html#ga0358b2623cf2c91f8debd092131bced5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc7_5fmsk_749',['PWR_PDCRC_PC7_Msk',['../group___peripheral___registers___bits___definition.html#ga2521ee461c38339839884ee84c85361d',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc7_5fpos_750',['PWR_PDCRC_PC7_Pos',['../group___peripheral___registers___bits___definition.html#gab1649805a573dcdc90b7f57b62520d68',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc8_751',['PWR_PDCRC_PC8',['../group___peripheral___registers___bits___definition.html#ga3493966597d083ceb92c90c905267801',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc8_5fmsk_752',['PWR_PDCRC_PC8_Msk',['../group___peripheral___registers___bits___definition.html#ga36fbd72516c26b2fdc68ce7a2aa17b3c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc8_5fpos_753',['PWR_PDCRC_PC8_Pos',['../group___peripheral___registers___bits___definition.html#ga9f2b33c9c150fe5fcddd3d3139346a80',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc9_754',['PWR_PDCRC_PC9',['../group___peripheral___registers___bits___definition.html#gafbf0c4234a6e4e9ce7ea187e1319d415',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc9_5fmsk_755',['PWR_PDCRC_PC9_Msk',['../group___peripheral___registers___bits___definition.html#ga5b6d737962aeb55f54214c8d828ffcb4',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrc_5fpc9_5fpos_756',['PWR_PDCRC_PC9_Pos',['../group___peripheral___registers___bits___definition.html#gaa5fdbd28e924e1ff91f95230d41f7944',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd0_757',['PWR_PDCRD_PD0',['../group___peripheral___registers___bits___definition.html#ga446f536123f4db180005115066f224ab',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd0_5fmsk_758',['PWR_PDCRD_PD0_Msk',['../group___peripheral___registers___bits___definition.html#ga78d543ffaaaf0a81b35d8495a570fddc',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd0_5fpos_759',['PWR_PDCRD_PD0_Pos',['../group___peripheral___registers___bits___definition.html#ga9cb79cdee2a23c946d1fbe504d59fa00',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd1_760',['PWR_PDCRD_PD1',['../group___peripheral___registers___bits___definition.html#gabe63f1696de0249d1278c09aba65ea08',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd10_761',['PWR_PDCRD_PD10',['../group___peripheral___registers___bits___definition.html#ga31e190ab3b85e59737e7c92bdb0e3495',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd10_5fmsk_762',['PWR_PDCRD_PD10_Msk',['../group___peripheral___registers___bits___definition.html#ga58f07c8618d0e174897a197b2895a727',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd10_5fpos_763',['PWR_PDCRD_PD10_Pos',['../group___peripheral___registers___bits___definition.html#ga193b4e136f50ade4d079c5ca7042c7cb',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd11_764',['PWR_PDCRD_PD11',['../group___peripheral___registers___bits___definition.html#ga3e89187ebe87e2794a0569334798f428',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd11_5fmsk_765',['PWR_PDCRD_PD11_Msk',['../group___peripheral___registers___bits___definition.html#gad7cf5e7693860676357c7922e181b0f3',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd11_5fpos_766',['PWR_PDCRD_PD11_Pos',['../group___peripheral___registers___bits___definition.html#gaec4600fc8d9ad92ae2927f9fb87b4d06',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd12_767',['PWR_PDCRD_PD12',['../group___peripheral___registers___bits___definition.html#gaee91dc58c764bde9990044c864c586d6',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd12_5fmsk_768',['PWR_PDCRD_PD12_Msk',['../group___peripheral___registers___bits___definition.html#ga8ca54ab5f98e3c5661f363dfc71646e5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd12_5fpos_769',['PWR_PDCRD_PD12_Pos',['../group___peripheral___registers___bits___definition.html#ga22b4d5179291d7317c64f0443d82b5f4',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd13_770',['PWR_PDCRD_PD13',['../group___peripheral___registers___bits___definition.html#gaba5c62b80e4cef0f18ca7ce63300e541',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd13_5fmsk_771',['PWR_PDCRD_PD13_Msk',['../group___peripheral___registers___bits___definition.html#ga75a4111365cba91c18773a2adaa21d48',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd13_5fpos_772',['PWR_PDCRD_PD13_Pos',['../group___peripheral___registers___bits___definition.html#ga2772b6261c8dd03a92e67cd558f4ccba',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd14_773',['PWR_PDCRD_PD14',['../group___peripheral___registers___bits___definition.html#ga50d8b6259909445544900b6664a0fde6',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd14_5fmsk_774',['PWR_PDCRD_PD14_Msk',['../group___peripheral___registers___bits___definition.html#gaa50952f469cbd0c103a3fb2160145420',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd14_5fpos_775',['PWR_PDCRD_PD14_Pos',['../group___peripheral___registers___bits___definition.html#ga89d56b0db9b35693749d2b9698070159',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd15_776',['PWR_PDCRD_PD15',['../group___peripheral___registers___bits___definition.html#ga69551a4fe0a4674a9eb3a6dbafd977ba',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd15_5fmsk_777',['PWR_PDCRD_PD15_Msk',['../group___peripheral___registers___bits___definition.html#ga1cd2a5791190c6792e13845b92bf8769',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd15_5fpos_778',['PWR_PDCRD_PD15_Pos',['../group___peripheral___registers___bits___definition.html#ga3e83fda9d3a806f09126cec9c26c448a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd1_5fmsk_779',['PWR_PDCRD_PD1_Msk',['../group___peripheral___registers___bits___definition.html#gae5ff3dc96bd5edc7707762cb6fb7d555',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd1_5fpos_780',['PWR_PDCRD_PD1_Pos',['../group___peripheral___registers___bits___definition.html#gaa7d08bd7a5a2174236f568fb78733115',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd2_781',['PWR_PDCRD_PD2',['../group___peripheral___registers___bits___definition.html#gada5f536a9ed4498efc381b92ab2b142e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd2_5fmsk_782',['PWR_PDCRD_PD2_Msk',['../group___peripheral___registers___bits___definition.html#gafb06503b5cef878ad11d30a1ab3c8133',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd2_5fpos_783',['PWR_PDCRD_PD2_Pos',['../group___peripheral___registers___bits___definition.html#ga7c7c3ea2ff6df5d154c8cb113e40c355',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd3_784',['PWR_PDCRD_PD3',['../group___peripheral___registers___bits___definition.html#ga7abf4a6a4b4132dd28c49ed344532375',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd3_5fmsk_785',['PWR_PDCRD_PD3_Msk',['../group___peripheral___registers___bits___definition.html#ga1c8ed6c631b989fa252d35ec03c0ea0e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd3_5fpos_786',['PWR_PDCRD_PD3_Pos',['../group___peripheral___registers___bits___definition.html#ga394349ab7e96b6fd0359367b1f40c003',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd4_787',['PWR_PDCRD_PD4',['../group___peripheral___registers___bits___definition.html#gad5ccbc3ebdd4ef4c799bb39669ea129b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd4_5fmsk_788',['PWR_PDCRD_PD4_Msk',['../group___peripheral___registers___bits___definition.html#gac6fb3528cfc87314ef6dd0c1702f273d',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd4_5fpos_789',['PWR_PDCRD_PD4_Pos',['../group___peripheral___registers___bits___definition.html#gad076b529150b824db3bc1117ffc40654',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd5_790',['PWR_PDCRD_PD5',['../group___peripheral___registers___bits___definition.html#ga1717e1f47d2f9901ed12ee755563973b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd5_5fmsk_791',['PWR_PDCRD_PD5_Msk',['../group___peripheral___registers___bits___definition.html#ga8e6b26313078df646fc0adc4d6707299',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd5_5fpos_792',['PWR_PDCRD_PD5_Pos',['../group___peripheral___registers___bits___definition.html#gafdc3092b8b62f3487ba9fb0c2536ff54',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd6_793',['PWR_PDCRD_PD6',['../group___peripheral___registers___bits___definition.html#gaa6c0fcdc9da49a5fc262d023ebefd2ac',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd6_5fmsk_794',['PWR_PDCRD_PD6_Msk',['../group___peripheral___registers___bits___definition.html#gaf43c4a96f2fd9b28720b6a557e567c6f',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd6_5fpos_795',['PWR_PDCRD_PD6_Pos',['../group___peripheral___registers___bits___definition.html#ga85f9124422c92a1644c6fa1bfc81f0fa',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd7_796',['PWR_PDCRD_PD7',['../group___peripheral___registers___bits___definition.html#ga1acf92c459b396c26997cdd6118c6402',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd7_5fmsk_797',['PWR_PDCRD_PD7_Msk',['../group___peripheral___registers___bits___definition.html#gaf3066de4fdef4eba282ca555124cabee',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd7_5fpos_798',['PWR_PDCRD_PD7_Pos',['../group___peripheral___registers___bits___definition.html#ga4462f6438c5f384d638b9329d6235c7e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd8_799',['PWR_PDCRD_PD8',['../group___peripheral___registers___bits___definition.html#ga38613286e589fe736154466b3c73ea08',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd8_5fmsk_800',['PWR_PDCRD_PD8_Msk',['../group___peripheral___registers___bits___definition.html#ga1f564f05f9f0a964c17ca1e36d2b4f73',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd8_5fpos_801',['PWR_PDCRD_PD8_Pos',['../group___peripheral___registers___bits___definition.html#ga9cf41ca3248dafd9fc8d3eec78eb8700',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd9_802',['PWR_PDCRD_PD9',['../group___peripheral___registers___bits___definition.html#ga83edada9445a94dcf4aace278ce7bc0c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd9_5fmsk_803',['PWR_PDCRD_PD9_Msk',['../group___peripheral___registers___bits___definition.html#ga102e2f73011856c06305bcd2eaab360b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrd_5fpd9_5fpos_804',['PWR_PDCRD_PD9_Pos',['../group___peripheral___registers___bits___definition.html#ga58a59bfe740dc75ca5d3274f7b29a7f1',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe0_805',['PWR_PDCRE_PE0',['../group___peripheral___registers___bits___definition.html#gad2f164a27e668086dd0d43da488395a5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe0_5fmsk_806',['PWR_PDCRE_PE0_Msk',['../group___peripheral___registers___bits___definition.html#gaf7ddf6f68bce1719ffdf5ce3e4ad2103',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe0_5fpos_807',['PWR_PDCRE_PE0_Pos',['../group___peripheral___registers___bits___definition.html#ga3acbd41e1b90fb198ed5444c9a87ec3b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe1_808',['PWR_PDCRE_PE1',['../group___peripheral___registers___bits___definition.html#gaa5fff1717fb62be399e203f5aca413f7',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe10_809',['PWR_PDCRE_PE10',['../group___peripheral___registers___bits___definition.html#gaeceb6b5c9e52dcc760351826d869fa3c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe10_5fmsk_810',['PWR_PDCRE_PE10_Msk',['../group___peripheral___registers___bits___definition.html#gae52fcba43cb760925ceac9b793d6b537',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe10_5fpos_811',['PWR_PDCRE_PE10_Pos',['../group___peripheral___registers___bits___definition.html#ga1766f3677c7fe3ac5155e6b0d322c318',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe11_812',['PWR_PDCRE_PE11',['../group___peripheral___registers___bits___definition.html#gaedaa66deadbec61b0388110f5814c45a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe11_5fmsk_813',['PWR_PDCRE_PE11_Msk',['../group___peripheral___registers___bits___definition.html#ga149b971a5f6b9b828e15415db5ca27e3',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe11_5fpos_814',['PWR_PDCRE_PE11_Pos',['../group___peripheral___registers___bits___definition.html#gad1598c9cc7f5197c09f9ec8b4166cddd',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe12_815',['PWR_PDCRE_PE12',['../group___peripheral___registers___bits___definition.html#ga40595053f24ce567f58df775fc08c482',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe12_5fmsk_816',['PWR_PDCRE_PE12_Msk',['../group___peripheral___registers___bits___definition.html#gae020453d765e9c658f6a4e044b4b6d12',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe12_5fpos_817',['PWR_PDCRE_PE12_Pos',['../group___peripheral___registers___bits___definition.html#ga0f63b8bf7ab0e8fb1931db6b82c81315',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe13_818',['PWR_PDCRE_PE13',['../group___peripheral___registers___bits___definition.html#gae71331f7cfcb9dd16b734e93aebfdbf5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe13_5fmsk_819',['PWR_PDCRE_PE13_Msk',['../group___peripheral___registers___bits___definition.html#gae489842c8b5d3c31b07e286a64eb0fd5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe13_5fpos_820',['PWR_PDCRE_PE13_Pos',['../group___peripheral___registers___bits___definition.html#gaa734627a17354a13d7fbde227ad08613',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe14_821',['PWR_PDCRE_PE14',['../group___peripheral___registers___bits___definition.html#ga5f556d604a348596b80f923779194033',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe14_5fmsk_822',['PWR_PDCRE_PE14_Msk',['../group___peripheral___registers___bits___definition.html#ga393349cce38d07c09cdfc7c412b1a52c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe14_5fpos_823',['PWR_PDCRE_PE14_Pos',['../group___peripheral___registers___bits___definition.html#gac3101a84d809de0be5c598c196d5415c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe15_824',['PWR_PDCRE_PE15',['../group___peripheral___registers___bits___definition.html#gae48e5eca7ea41aa6ae2ac884fc288826',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe15_5fmsk_825',['PWR_PDCRE_PE15_Msk',['../group___peripheral___registers___bits___definition.html#gafd8d5f3d876d23aa47036233df81d37c',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe15_5fpos_826',['PWR_PDCRE_PE15_Pos',['../group___peripheral___registers___bits___definition.html#gaa427562d5091b4bc1bc994a76f8aef64',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe1_5fmsk_827',['PWR_PDCRE_PE1_Msk',['../group___peripheral___registers___bits___definition.html#ga99a82c526a71cc9af18468c9ecc3e0c2',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe1_5fpos_828',['PWR_PDCRE_PE1_Pos',['../group___peripheral___registers___bits___definition.html#ga1d975a74ab97b55407729fe742e3a735',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe2_829',['PWR_PDCRE_PE2',['../group___peripheral___registers___bits___definition.html#ga34a4930a5d9b5763878b6d998b027dc1',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe2_5fmsk_830',['PWR_PDCRE_PE2_Msk',['../group___peripheral___registers___bits___definition.html#gaec5e0d96cbaee4213a6494f5c2dcb180',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe2_5fpos_831',['PWR_PDCRE_PE2_Pos',['../group___peripheral___registers___bits___definition.html#ga480294171c953f28b9e36318e3ac9da6',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe3_832',['PWR_PDCRE_PE3',['../group___peripheral___registers___bits___definition.html#ga24b0b7a2d44f7d1e03aa9179d5736842',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe3_5fmsk_833',['PWR_PDCRE_PE3_Msk',['../group___peripheral___registers___bits___definition.html#ga2be087e29eb4adc9b2196dd4671240aa',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe3_5fpos_834',['PWR_PDCRE_PE3_Pos',['../group___peripheral___registers___bits___definition.html#gac5942c875fa6ef93a753ed6d65d82380',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe4_835',['PWR_PDCRE_PE4',['../group___peripheral___registers___bits___definition.html#ga3a4c1a7af2605a2bb863b92bac4c3cbe',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe4_5fmsk_836',['PWR_PDCRE_PE4_Msk',['../group___peripheral___registers___bits___definition.html#ga79618a5306bf31dde6b96daca12d6bda',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe4_5fpos_837',['PWR_PDCRE_PE4_Pos',['../group___peripheral___registers___bits___definition.html#gaad240208a44bb09558b231e0b1cb236e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe5_838',['PWR_PDCRE_PE5',['../group___peripheral___registers___bits___definition.html#gafa0dd63eb3ad80e969610a43bbcdd9f2',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe5_5fmsk_839',['PWR_PDCRE_PE5_Msk',['../group___peripheral___registers___bits___definition.html#ga9746265d405a1db591a6fbffc174eb8e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe5_5fpos_840',['PWR_PDCRE_PE5_Pos',['../group___peripheral___registers___bits___definition.html#ga4bdf559b3fe43760237ac26d1d684bd4',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe6_841',['PWR_PDCRE_PE6',['../group___peripheral___registers___bits___definition.html#ga35f644d2399d456762c48acec6a3a4f4',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe6_5fmsk_842',['PWR_PDCRE_PE6_Msk',['../group___peripheral___registers___bits___definition.html#gaaaff2c750a376fa322e5978f8b9a1213',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe6_5fpos_843',['PWR_PDCRE_PE6_Pos',['../group___peripheral___registers___bits___definition.html#ga9769f96e177749adf8848d2b069ed87d',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe7_844',['PWR_PDCRE_PE7',['../group___peripheral___registers___bits___definition.html#ga974372f2e1a29a17c48a7290a0eeb8ea',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe7_5fmsk_845',['PWR_PDCRE_PE7_Msk',['../group___peripheral___registers___bits___definition.html#gaf16ce0ea85e27fff18a2e3be53537bd1',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe7_5fpos_846',['PWR_PDCRE_PE7_Pos',['../group___peripheral___registers___bits___definition.html#gae0ab54d19a2325e44c0d7f1e24a0f0e1',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe8_847',['PWR_PDCRE_PE8',['../group___peripheral___registers___bits___definition.html#ga44721d3319fab6aa421517e283d19921',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe8_5fmsk_848',['PWR_PDCRE_PE8_Msk',['../group___peripheral___registers___bits___definition.html#ga0fe803830f196d3bb8a99e4a3dfce4b8',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe8_5fpos_849',['PWR_PDCRE_PE8_Pos',['../group___peripheral___registers___bits___definition.html#ga30d3285c58c05f1dfc656c31b6626203',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe9_850',['PWR_PDCRE_PE9',['../group___peripheral___registers___bits___definition.html#ga64190680f2006aaa84cbd90d8afa4bb2',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe9_5fmsk_851',['PWR_PDCRE_PE9_Msk',['../group___peripheral___registers___bits___definition.html#ga67299343ddc232ff15e1f6087d39f61a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcre_5fpe9_5fpos_852',['PWR_PDCRE_PE9_Pos',['../group___peripheral___registers___bits___definition.html#gaf23a901d920a27d4ea0b06a0f506c251',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf0_853',['PWR_PDCRF_PF0',['../group___peripheral___registers___bits___definition.html#ga1249460084b7832b927b6cc9a8292657',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf0_5fmsk_854',['PWR_PDCRF_PF0_Msk',['../group___peripheral___registers___bits___definition.html#ga3c2a352d2fe38e474ff998d075d7b6b3',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf0_5fpos_855',['PWR_PDCRF_PF0_Pos',['../group___peripheral___registers___bits___definition.html#ga08b839837a8edeb4f893f151eb80da40',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf1_856',['PWR_PDCRF_PF1',['../group___peripheral___registers___bits___definition.html#ga1da53e455b188682c255788e03b8c71b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf10_857',['PWR_PDCRF_PF10',['../group___peripheral___registers___bits___definition.html#ga16962678e8dd2a32dcc10b8ee832251e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf10_5fmsk_858',['PWR_PDCRF_PF10_Msk',['../group___peripheral___registers___bits___definition.html#gae9c17b45354df6ca826cd741661954e8',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf10_5fpos_859',['PWR_PDCRF_PF10_Pos',['../group___peripheral___registers___bits___definition.html#ga02bb03ef04fa7864026e0ca50d835c8a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf1_5fmsk_860',['PWR_PDCRF_PF1_Msk',['../group___peripheral___registers___bits___definition.html#ga1e85bea195f101806236868218fe7c78',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf1_5fpos_861',['PWR_PDCRF_PF1_Pos',['../group___peripheral___registers___bits___definition.html#ga464a9b8fa0663d1cfdd1c184307980b5',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf2_862',['PWR_PDCRF_PF2',['../group___peripheral___registers___bits___definition.html#gada94afc66422cadec5c5c83d9ff5fdc2',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf2_5fmsk_863',['PWR_PDCRF_PF2_Msk',['../group___peripheral___registers___bits___definition.html#gabce9de9c589bb552be6c6346f22c6764',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf2_5fpos_864',['PWR_PDCRF_PF2_Pos',['../group___peripheral___registers___bits___definition.html#ga17726042c5378a7f95ec8782add26950',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf9_865',['PWR_PDCRF_PF9',['../group___peripheral___registers___bits___definition.html#ga6b14a30b78e98d40f35e877c05f13ea0',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf9_5fmsk_866',['PWR_PDCRF_PF9_Msk',['../group___peripheral___registers___bits___definition.html#ga192ccabe19be59647bf84c2d2b6fa414',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrf_5fpf9_5fpos_867',['PWR_PDCRF_PF9_Pos',['../group___peripheral___registers___bits___definition.html#gaeef87810bbf934695f6799427d33333e',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg0_868',['PWR_PDCRG_PG0',['../group___peripheral___registers___bits___definition.html#ga94f8e0ed9011d69ebcf4bfb7ffa75301',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg0_5fmsk_869',['PWR_PDCRG_PG0_Msk',['../group___peripheral___registers___bits___definition.html#ga6e543028568f148269cbf422f3acea2d',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg0_5fpos_870',['PWR_PDCRG_PG0_Pos',['../group___peripheral___registers___bits___definition.html#ga20bc71ceb08d59955f987763c0dbf2db',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg1_871',['PWR_PDCRG_PG1',['../group___peripheral___registers___bits___definition.html#gab71ccc625beecf1fd0e0b47864efc10a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg10_872',['PWR_PDCRG_PG10',['../group___peripheral___registers___bits___definition.html#gaf888b5033e7022024868a74597b6c061',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg10_5fmsk_873',['PWR_PDCRG_PG10_Msk',['../group___peripheral___registers___bits___definition.html#ga3ced4c4cfb9b49224d42bc1d4a09a90a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg10_5fpos_874',['PWR_PDCRG_PG10_Pos',['../group___peripheral___registers___bits___definition.html#ga357279118bef588e57f2823d0712e43a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg1_5fmsk_875',['PWR_PDCRG_PG1_Msk',['../group___peripheral___registers___bits___definition.html#gaee233d7b3f859331ef07a0e6916ca583',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg1_5fpos_876',['PWR_PDCRG_PG1_Pos',['../group___peripheral___registers___bits___definition.html#gacb6adb3f4de8d3e7b8b965dfdc02c37b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg2_877',['PWR_PDCRG_PG2',['../group___peripheral___registers___bits___definition.html#gac8b4e3b261acaa35368f3a37060b236b',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg2_5fmsk_878',['PWR_PDCRG_PG2_Msk',['../group___peripheral___registers___bits___definition.html#ga3f2a9f70ab17d3f34df593147e977b02',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg2_5fpos_879',['PWR_PDCRG_PG2_Pos',['../group___peripheral___registers___bits___definition.html#gaf33ac15d1703cb5d7acbd9bc406d8df7',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg3_880',['PWR_PDCRG_PG3',['../group___peripheral___registers___bits___definition.html#ga016ee40af4c7d0042df72a8b4d3b4172',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg3_5fmsk_881',['PWR_PDCRG_PG3_Msk',['../group___peripheral___registers___bits___definition.html#ga1b20531f069564ae27c7470b971ae28d',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg3_5fpos_882',['PWR_PDCRG_PG3_Pos',['../group___peripheral___registers___bits___definition.html#ga1d2af58f5c4f87869854f03050a4e511',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg4_883',['PWR_PDCRG_PG4',['../group___peripheral___registers___bits___definition.html#ga23a8e17fdb3744e26cb8367958e5d319',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg4_5fmsk_884',['PWR_PDCRG_PG4_Msk',['../group___peripheral___registers___bits___definition.html#gad79eb6f02434ee021b2b28cedf70fda8',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg4_5fpos_885',['PWR_PDCRG_PG4_Pos',['../group___peripheral___registers___bits___definition.html#ga1e99846e23a3fdabe2ba572d44817691',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg5_886',['PWR_PDCRG_PG5',['../group___peripheral___registers___bits___definition.html#ga7adb7e755a9f3f60e423ccaaeaa7f271',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg5_5fmsk_887',['PWR_PDCRG_PG5_Msk',['../group___peripheral___registers___bits___definition.html#gae80bac0853fb582dd0406761728e445a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg5_5fpos_888',['PWR_PDCRG_PG5_Pos',['../group___peripheral___registers___bits___definition.html#gae6551498e940ab7613e4b2e4453fc53a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg6_889',['PWR_PDCRG_PG6',['../group___peripheral___registers___bits___definition.html#ga741cc32579dca58d57d2f546d9c26e12',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg6_5fmsk_890',['PWR_PDCRG_PG6_Msk',['../group___peripheral___registers___bits___definition.html#gac9e0b112f9d3431abc1c440a9a06e886',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg6_5fpos_891',['PWR_PDCRG_PG6_Pos',['../group___peripheral___registers___bits___definition.html#ga9378461d6aacaed6990af9ad8fd5b34d',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg7_892',['PWR_PDCRG_PG7',['../group___peripheral___registers___bits___definition.html#gaa471cdd56d60a4bceade041626469ed7',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg7_5fmsk_893',['PWR_PDCRG_PG7_Msk',['../group___peripheral___registers___bits___definition.html#gab02d547ffa1fbf54d8467b428812c341',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg7_5fpos_894',['PWR_PDCRG_PG7_Pos',['../group___peripheral___registers___bits___definition.html#gafea3596c42609f7443af2667dea11f1a',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg8_895',['PWR_PDCRG_PG8',['../group___peripheral___registers___bits___definition.html#gabfcc8bb90b591507ede5da8dcbfb7437',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg8_5fmsk_896',['PWR_PDCRG_PG8_Msk',['../group___peripheral___registers___bits___definition.html#ga75131ceca84aaef475ce9aebae159c0f',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg8_5fpos_897',['PWR_PDCRG_PG8_Pos',['../group___peripheral___registers___bits___definition.html#ga760e9f1dc534701dcffbdcb68dd08793',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg9_898',['PWR_PDCRG_PG9',['../group___peripheral___registers___bits___definition.html#gabfd223001a7df6843c553e64c1f20446',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg9_5fmsk_899',['PWR_PDCRG_PG9_Msk',['../group___peripheral___registers___bits___definition.html#gac44b8d1b3c6172c748782dccbdebeded',1,'stm32g431xx.h']]],
  ['pwr_5fpdcrg_5fpg9_5fpos_900',['PWR_PDCRG_PG9_Pos',['../group___peripheral___registers___bits___definition.html#gacf8e609d84e52956a8877798b764f9b1',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa0_901',['PWR_PUCRA_PA0',['../group___peripheral___registers___bits___definition.html#ga169c59fcd30cd6255743d076f51e6332',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa0_5fmsk_902',['PWR_PUCRA_PA0_Msk',['../group___peripheral___registers___bits___definition.html#ga59b53d54c8c70d2afc6586b115db7aaf',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa0_5fpos_903',['PWR_PUCRA_PA0_Pos',['../group___peripheral___registers___bits___definition.html#gab0cd6af8f81412067e7d23b3c36f5dde',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa1_904',['PWR_PUCRA_PA1',['../group___peripheral___registers___bits___definition.html#ga247c10f6a0573e1ac870a1a4de58ecc3',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa10_905',['PWR_PUCRA_PA10',['../group___peripheral___registers___bits___definition.html#ga2cc170ec9f694d2e53e4185386539ab9',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa10_5fmsk_906',['PWR_PUCRA_PA10_Msk',['../group___peripheral___registers___bits___definition.html#gafbe03ce2b32c6d2d99f96eb370471439',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa10_5fpos_907',['PWR_PUCRA_PA10_Pos',['../group___peripheral___registers___bits___definition.html#ga038a379d62e20e4aef961e720be97e31',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa11_908',['PWR_PUCRA_PA11',['../group___peripheral___registers___bits___definition.html#gae0d18f1f2f4dae41593a9485bfa94d3c',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa11_5fmsk_909',['PWR_PUCRA_PA11_Msk',['../group___peripheral___registers___bits___definition.html#ga7e22caf5cbbfec057ab9b61e47e85ea1',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa11_5fpos_910',['PWR_PUCRA_PA11_Pos',['../group___peripheral___registers___bits___definition.html#ga9db544bca1fc218ee63a783f56cce7d3',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa12_911',['PWR_PUCRA_PA12',['../group___peripheral___registers___bits___definition.html#ga24ea01deb040e636ed39d21098f25d4e',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa12_5fmsk_912',['PWR_PUCRA_PA12_Msk',['../group___peripheral___registers___bits___definition.html#ga413606379c8e0c1a3e1038cde7f30868',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa12_5fpos_913',['PWR_PUCRA_PA12_Pos',['../group___peripheral___registers___bits___definition.html#ga8a254cb47b1edba3f930d4a0f967d193',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa13_914',['PWR_PUCRA_PA13',['../group___peripheral___registers___bits___definition.html#ga1ea0cce66170e2ccf02106afb53d1be1',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa13_5fmsk_915',['PWR_PUCRA_PA13_Msk',['../group___peripheral___registers___bits___definition.html#ga30fca5031723da3035cd0ac84416c8e2',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa13_5fpos_916',['PWR_PUCRA_PA13_Pos',['../group___peripheral___registers___bits___definition.html#gae37bee63471a1e3adadd36d2ad9d56a0',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa15_917',['PWR_PUCRA_PA15',['../group___peripheral___registers___bits___definition.html#ga2b3dcecac6d5bf3fb594f4842d6b97d6',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa15_5fmsk_918',['PWR_PUCRA_PA15_Msk',['../group___peripheral___registers___bits___definition.html#gabee7372783982d4d000e2e847c8dc630',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa15_5fpos_919',['PWR_PUCRA_PA15_Pos',['../group___peripheral___registers___bits___definition.html#ga5484e1871ca5dcc376cb8af8c09e31d8',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa1_5fmsk_920',['PWR_PUCRA_PA1_Msk',['../group___peripheral___registers___bits___definition.html#ga6ef14597b5a97e2cae2be52962e5323b',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa1_5fpos_921',['PWR_PUCRA_PA1_Pos',['../group___peripheral___registers___bits___definition.html#ga629e0da7ec1b23adfa6373a0b7db9bde',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa2_922',['PWR_PUCRA_PA2',['../group___peripheral___registers___bits___definition.html#gae4dea15b84bf7b96f70e3ff1b47f5637',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa2_5fmsk_923',['PWR_PUCRA_PA2_Msk',['../group___peripheral___registers___bits___definition.html#ga9e82a239452bb018157e3656eccf3afb',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa2_5fpos_924',['PWR_PUCRA_PA2_Pos',['../group___peripheral___registers___bits___definition.html#ga6ee78b6346ef5d6d916576aff68b47d6',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa3_925',['PWR_PUCRA_PA3',['../group___peripheral___registers___bits___definition.html#gac091a74842ea29ed914029a65058702d',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa3_5fmsk_926',['PWR_PUCRA_PA3_Msk',['../group___peripheral___registers___bits___definition.html#ga3ae0d70425d15078cf339b01c7b8190a',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa3_5fpos_927',['PWR_PUCRA_PA3_Pos',['../group___peripheral___registers___bits___definition.html#ga670de3c49c1c3070982952fcc4ae3151',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa4_928',['PWR_PUCRA_PA4',['../group___peripheral___registers___bits___definition.html#ga01a7945818e176f22294889671cefcc5',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa4_5fmsk_929',['PWR_PUCRA_PA4_Msk',['../group___peripheral___registers___bits___definition.html#ga02aeb0f5747375daee2488ee818535de',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa4_5fpos_930',['PWR_PUCRA_PA4_Pos',['../group___peripheral___registers___bits___definition.html#ga3c9c0fd85bb245adb777961d58ab19cf',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa5_931',['PWR_PUCRA_PA5',['../group___peripheral___registers___bits___definition.html#ga49a21e0d55ef3b7c9e4b7904a51ee4e4',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa5_5fmsk_932',['PWR_PUCRA_PA5_Msk',['../group___peripheral___registers___bits___definition.html#ga28bb70b37b8d2539538d27510c554272',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa5_5fpos_933',['PWR_PUCRA_PA5_Pos',['../group___peripheral___registers___bits___definition.html#ga18bf019c1eff15ed18a20dd1a0549785',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa6_934',['PWR_PUCRA_PA6',['../group___peripheral___registers___bits___definition.html#ga7a03fc634507c4acd78f5a3d862e682a',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa6_5fmsk_935',['PWR_PUCRA_PA6_Msk',['../group___peripheral___registers___bits___definition.html#ga403ab985c027f1b20022c764687e00a4',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa6_5fpos_936',['PWR_PUCRA_PA6_Pos',['../group___peripheral___registers___bits___definition.html#ga439f5bfb949c44eaa8424a1d42e57978',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa7_937',['PWR_PUCRA_PA7',['../group___peripheral___registers___bits___definition.html#gafcc5bae0e836f9dced965b9ea5be7efb',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa7_5fmsk_938',['PWR_PUCRA_PA7_Msk',['../group___peripheral___registers___bits___definition.html#gad05ab6805e6783126974d0e3dcb2a4d3',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa7_5fpos_939',['PWR_PUCRA_PA7_Pos',['../group___peripheral___registers___bits___definition.html#ga5e7349048f35790b5ff909644ea333f3',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa8_940',['PWR_PUCRA_PA8',['../group___peripheral___registers___bits___definition.html#ga7a388db394ce5118cbcc6f51d63b7aa2',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa8_5fmsk_941',['PWR_PUCRA_PA8_Msk',['../group___peripheral___registers___bits___definition.html#gaf2d5a3368e444f279a7af166c9823cd5',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa8_5fpos_942',['PWR_PUCRA_PA8_Pos',['../group___peripheral___registers___bits___definition.html#ga76804cc15c428dbe38048568522e5b0d',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa9_943',['PWR_PUCRA_PA9',['../group___peripheral___registers___bits___definition.html#ga96c73bae1a8797e0b0bb20840bbacb96',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa9_5fmsk_944',['PWR_PUCRA_PA9_Msk',['../group___peripheral___registers___bits___definition.html#gad9dde6ee2c091baf19521149febaf7dd',1,'stm32g431xx.h']]],
  ['pwr_5fpucra_5fpa9_5fpos_945',['PWR_PUCRA_PA9_Pos',['../group___peripheral___registers___bits___definition.html#ga177f2edd73d9db4e925748c295db7a84',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb0_946',['PWR_PUCRB_PB0',['../group___peripheral___registers___bits___definition.html#ga511b67a6d2a4745e92351a619b4aaa97',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb0_5fmsk_947',['PWR_PUCRB_PB0_Msk',['../group___peripheral___registers___bits___definition.html#ga97a79251e6862e306db3a66efef348ce',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb0_5fpos_948',['PWR_PUCRB_PB0_Pos',['../group___peripheral___registers___bits___definition.html#gac8b7bea6f361243a5e3b6d81c69bd87e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb1_949',['PWR_PUCRB_PB1',['../group___peripheral___registers___bits___definition.html#gac4868b26376c5ce38025c617d9a45a81',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb10_950',['PWR_PUCRB_PB10',['../group___peripheral___registers___bits___definition.html#gac0656dd1959661573b20a5db7ac20708',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb10_5fmsk_951',['PWR_PUCRB_PB10_Msk',['../group___peripheral___registers___bits___definition.html#gacb9df3c7cf2671832def322015e83a4c',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb10_5fpos_952',['PWR_PUCRB_PB10_Pos',['../group___peripheral___registers___bits___definition.html#ga74bb1101f66400f74c95b555784f37b5',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb11_953',['PWR_PUCRB_PB11',['../group___peripheral___registers___bits___definition.html#gae7891d31a8e1a142f7b0fa18bda9e959',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb11_5fmsk_954',['PWR_PUCRB_PB11_Msk',['../group___peripheral___registers___bits___definition.html#ga2d621fd8a99b329fcc3ebe2e00e0e2be',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb11_5fpos_955',['PWR_PUCRB_PB11_Pos',['../group___peripheral___registers___bits___definition.html#ga30691353878c50965f53ddee71c7e1c9',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb12_956',['PWR_PUCRB_PB12',['../group___peripheral___registers___bits___definition.html#ga6bc4091b0e1fbab30f23af34741e3173',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb12_5fmsk_957',['PWR_PUCRB_PB12_Msk',['../group___peripheral___registers___bits___definition.html#ga945c238b75adbc46ffd1f94cc5d35e7e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb12_5fpos_958',['PWR_PUCRB_PB12_Pos',['../group___peripheral___registers___bits___definition.html#ga2c1fba71e90962e03ad54ddf82985de8',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb13_959',['PWR_PUCRB_PB13',['../group___peripheral___registers___bits___definition.html#ga65b1ef48ac1593f33850cd9bf05343b3',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb13_5fmsk_960',['PWR_PUCRB_PB13_Msk',['../group___peripheral___registers___bits___definition.html#ga39ea122f3c6baf3a4043160d6fcd0cb6',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb13_5fpos_961',['PWR_PUCRB_PB13_Pos',['../group___peripheral___registers___bits___definition.html#gaba1fbccd78a058c4c6831be8c7e755a2',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb14_962',['PWR_PUCRB_PB14',['../group___peripheral___registers___bits___definition.html#ga1c81bbc64b7903d2a1b0269d6d52a284',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb14_5fmsk_963',['PWR_PUCRB_PB14_Msk',['../group___peripheral___registers___bits___definition.html#ga50352afabef5f92da21a1231e8fc782b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb14_5fpos_964',['PWR_PUCRB_PB14_Pos',['../group___peripheral___registers___bits___definition.html#gab2f0c341d6b79a3d3d2216b8f4ee76ab',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb15_965',['PWR_PUCRB_PB15',['../group___peripheral___registers___bits___definition.html#ga0a82158bc0e841126c7cf09e466d11ba',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb15_5fmsk_966',['PWR_PUCRB_PB15_Msk',['../group___peripheral___registers___bits___definition.html#ga0b43872f66b27a4b3384744a7de806b8',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb15_5fpos_967',['PWR_PUCRB_PB15_Pos',['../group___peripheral___registers___bits___definition.html#ga6da4c20cccb252d9f087126a73a07186',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb1_5fmsk_968',['PWR_PUCRB_PB1_Msk',['../group___peripheral___registers___bits___definition.html#ga185637d506df5bfb727bc67ff3f0d383',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb1_5fpos_969',['PWR_PUCRB_PB1_Pos',['../group___peripheral___registers___bits___definition.html#gad5c5009035dd58e45306c498d7e8eb10',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb2_970',['PWR_PUCRB_PB2',['../group___peripheral___registers___bits___definition.html#ga6ee1eaf52a2e5d28819edc4c0de2e2bd',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb2_5fmsk_971',['PWR_PUCRB_PB2_Msk',['../group___peripheral___registers___bits___definition.html#gad4a9b734d743bff18dee0f4ef45f8a72',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb2_5fpos_972',['PWR_PUCRB_PB2_Pos',['../group___peripheral___registers___bits___definition.html#ga27d1ce9e24b3da46b16009f2561dcfae',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb3_973',['PWR_PUCRB_PB3',['../group___peripheral___registers___bits___definition.html#ga90577c39614de0671db781f5168a2086',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb3_5fmsk_974',['PWR_PUCRB_PB3_Msk',['../group___peripheral___registers___bits___definition.html#gaa3811a7f8aa304f48a6c37260bedbd3b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb3_5fpos_975',['PWR_PUCRB_PB3_Pos',['../group___peripheral___registers___bits___definition.html#gac07487edcbbb35a207865aae0253ea6b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb4_976',['PWR_PUCRB_PB4',['../group___peripheral___registers___bits___definition.html#ga0ffa2061e37dad37437f5cb47be294a6',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb4_5fmsk_977',['PWR_PUCRB_PB4_Msk',['../group___peripheral___registers___bits___definition.html#ga5856601dc7cc0fd024c066265cd66ab5',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb4_5fpos_978',['PWR_PUCRB_PB4_Pos',['../group___peripheral___registers___bits___definition.html#gabde93a40d94750cadb48323667762920',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb5_979',['PWR_PUCRB_PB5',['../group___peripheral___registers___bits___definition.html#ga9178627a0718dfff48a9adf6bc0f963b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb5_5fmsk_980',['PWR_PUCRB_PB5_Msk',['../group___peripheral___registers___bits___definition.html#gab850e2a2514542723a500e110e08d437',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb5_5fpos_981',['PWR_PUCRB_PB5_Pos',['../group___peripheral___registers___bits___definition.html#ga793c8e552b6fa6aec7350005d9fda52b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb6_982',['PWR_PUCRB_PB6',['../group___peripheral___registers___bits___definition.html#gafdeb9e492aedae104ed536c66f8603db',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb6_5fmsk_983',['PWR_PUCRB_PB6_Msk',['../group___peripheral___registers___bits___definition.html#ga611c3f3c049a2b9fc3df268417d220fe',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb6_5fpos_984',['PWR_PUCRB_PB6_Pos',['../group___peripheral___registers___bits___definition.html#gadc77e13b38d72308d212810b2b16c15e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb7_985',['PWR_PUCRB_PB7',['../group___peripheral___registers___bits___definition.html#ga263cdba9a8ee852bb343a38ebab11833',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb7_5fmsk_986',['PWR_PUCRB_PB7_Msk',['../group___peripheral___registers___bits___definition.html#ga229b88fe3d8743a07df6944091110d46',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb7_5fpos_987',['PWR_PUCRB_PB7_Pos',['../group___peripheral___registers___bits___definition.html#gacec5e29d6274e8b701daf4534e3514d3',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb8_988',['PWR_PUCRB_PB8',['../group___peripheral___registers___bits___definition.html#ga325bd47d4e80182dd0d4df86de234f08',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb8_5fmsk_989',['PWR_PUCRB_PB8_Msk',['../group___peripheral___registers___bits___definition.html#gab52e58aa2430efd8ce4c3b56f25449c2',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb8_5fpos_990',['PWR_PUCRB_PB8_Pos',['../group___peripheral___registers___bits___definition.html#ga5590a9f417a532470e2b3178a6899c7a',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb9_991',['PWR_PUCRB_PB9',['../group___peripheral___registers___bits___definition.html#gacd07d527d46866c35a88f22f54f984b0',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb9_5fmsk_992',['PWR_PUCRB_PB9_Msk',['../group___peripheral___registers___bits___definition.html#gaf60a9b563507d91e4e7df6a82bab5b2f',1,'stm32g431xx.h']]],
  ['pwr_5fpucrb_5fpb9_5fpos_993',['PWR_PUCRB_PB9_Pos',['../group___peripheral___registers___bits___definition.html#ga3ae120fd449195f2455cdef163db8c9f',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc0_994',['PWR_PUCRC_PC0',['../group___peripheral___registers___bits___definition.html#ga046229fb09e925690d4d6ec66c9ae06b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc0_5fmsk_995',['PWR_PUCRC_PC0_Msk',['../group___peripheral___registers___bits___definition.html#ga06a2e8cae26a5fa6b05ff698a6b65b56',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc0_5fpos_996',['PWR_PUCRC_PC0_Pos',['../group___peripheral___registers___bits___definition.html#gaabd169f4fed66ee20777b3e24e9f5504',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc1_997',['PWR_PUCRC_PC1',['../group___peripheral___registers___bits___definition.html#ga4a4100baf8ef865087244f84dbba9134',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc10_998',['PWR_PUCRC_PC10',['../group___peripheral___registers___bits___definition.html#ga4b52afac62cb463b0f4e106020fed1d5',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc10_5fmsk_999',['PWR_PUCRC_PC10_Msk',['../group___peripheral___registers___bits___definition.html#ga9945cb77ea6653b98d13feeaa9037563',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc10_5fpos_1000',['PWR_PUCRC_PC10_Pos',['../group___peripheral___registers___bits___definition.html#ga643aed97ff311872c852ff4601653ba5',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc11_1001',['PWR_PUCRC_PC11',['../group___peripheral___registers___bits___definition.html#gae678987da717d53544d84314fe783fc0',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc11_5fmsk_1002',['PWR_PUCRC_PC11_Msk',['../group___peripheral___registers___bits___definition.html#gac5c9c1b6a4febc8653cffe8a778017c1',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc11_5fpos_1003',['PWR_PUCRC_PC11_Pos',['../group___peripheral___registers___bits___definition.html#gae0f1802089ce0818739ea41deb76c891',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc12_1004',['PWR_PUCRC_PC12',['../group___peripheral___registers___bits___definition.html#gaa88b78d46e37804212f567909e51eba9',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc12_5fmsk_1005',['PWR_PUCRC_PC12_Msk',['../group___peripheral___registers___bits___definition.html#gacf026150987e94e4891d7f00c9266caf',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc12_5fpos_1006',['PWR_PUCRC_PC12_Pos',['../group___peripheral___registers___bits___definition.html#gae6f5a6401f75e4b9e59468b050a35a3e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc13_1007',['PWR_PUCRC_PC13',['../group___peripheral___registers___bits___definition.html#ga1d0f6a1b0a1d3bb63f223feca0789cc6',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc13_5fmsk_1008',['PWR_PUCRC_PC13_Msk',['../group___peripheral___registers___bits___definition.html#ga58c29d1494321ada2ff34fbb70f053e0',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc13_5fpos_1009',['PWR_PUCRC_PC13_Pos',['../group___peripheral___registers___bits___definition.html#ga82b8ba2328511028baa2d19f3d04bf1b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc14_1010',['PWR_PUCRC_PC14',['../group___peripheral___registers___bits___definition.html#ga3e1bc8e91670bb5a3f29e9d05c79d879',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc14_5fmsk_1011',['PWR_PUCRC_PC14_Msk',['../group___peripheral___registers___bits___definition.html#gaa1709fdf9272586848e07ec26681ef02',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc14_5fpos_1012',['PWR_PUCRC_PC14_Pos',['../group___peripheral___registers___bits___definition.html#ga21f2fd04cc7267e14486e4cc3bc986e3',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc15_1013',['PWR_PUCRC_PC15',['../group___peripheral___registers___bits___definition.html#ga8fe36860f65a255740c13e5a8eff44cb',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc15_5fmsk_1014',['PWR_PUCRC_PC15_Msk',['../group___peripheral___registers___bits___definition.html#gaf85fa303abe85c2039ef9e178111dc6d',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc15_5fpos_1015',['PWR_PUCRC_PC15_Pos',['../group___peripheral___registers___bits___definition.html#ga74512b608c5d148e828408fde672bad7',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc1_5fmsk_1016',['PWR_PUCRC_PC1_Msk',['../group___peripheral___registers___bits___definition.html#ga651dd7a106fea5d8e1de2c1ea8ca56ca',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc1_5fpos_1017',['PWR_PUCRC_PC1_Pos',['../group___peripheral___registers___bits___definition.html#ga37e6d1af6ba12e9b4eb43f401eb247a1',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc2_1018',['PWR_PUCRC_PC2',['../group___peripheral___registers___bits___definition.html#ga2138683c7ec914c2a9df05985a2a4981',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc2_5fmsk_1019',['PWR_PUCRC_PC2_Msk',['../group___peripheral___registers___bits___definition.html#ga20b1dc9d3096bd558b207f546e38ce5a',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc2_5fpos_1020',['PWR_PUCRC_PC2_Pos',['../group___peripheral___registers___bits___definition.html#ga48a269ce8ad9447f65fb15f3c1a43bae',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc3_1021',['PWR_PUCRC_PC3',['../group___peripheral___registers___bits___definition.html#ga2b429a4ba2f61690da469884e9d40a42',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc3_5fmsk_1022',['PWR_PUCRC_PC3_Msk',['../group___peripheral___registers___bits___definition.html#gad22badd8908bc488775ef31d9b7295b6',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc3_5fpos_1023',['PWR_PUCRC_PC3_Pos',['../group___peripheral___registers___bits___definition.html#gaed3d9ea52bba4e87cff86ccafe40600c',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc4_1024',['PWR_PUCRC_PC4',['../group___peripheral___registers___bits___definition.html#ga76dc59c81842b8d108b79e0763b57549',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc4_5fmsk_1025',['PWR_PUCRC_PC4_Msk',['../group___peripheral___registers___bits___definition.html#gac176491e7a952894ed8e2fb0f3095fdc',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc4_5fpos_1026',['PWR_PUCRC_PC4_Pos',['../group___peripheral___registers___bits___definition.html#ga38c031672a9d86067e0c982e85aad04f',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc5_1027',['PWR_PUCRC_PC5',['../group___peripheral___registers___bits___definition.html#gae162bdf158cd3698678f0a09e1d6f554',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc5_5fmsk_1028',['PWR_PUCRC_PC5_Msk',['../group___peripheral___registers___bits___definition.html#ga4a91e26e448892088eecee710d11a8b7',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc5_5fpos_1029',['PWR_PUCRC_PC5_Pos',['../group___peripheral___registers___bits___definition.html#gaab8a65ead937dd66f47dfb917973607b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc6_1030',['PWR_PUCRC_PC6',['../group___peripheral___registers___bits___definition.html#ga4e4c8f7ea80f3289de4ddbebeff6243d',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc6_5fmsk_1031',['PWR_PUCRC_PC6_Msk',['../group___peripheral___registers___bits___definition.html#ga9cb9b3cf8860312c689cab4b3ae050a9',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc6_5fpos_1032',['PWR_PUCRC_PC6_Pos',['../group___peripheral___registers___bits___definition.html#ga115b83aa7f45ff109dd9ad68221b92b2',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc7_1033',['PWR_PUCRC_PC7',['../group___peripheral___registers___bits___definition.html#gaf188cafd7b35ac9f997ee4207a978130',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc7_5fmsk_1034',['PWR_PUCRC_PC7_Msk',['../group___peripheral___registers___bits___definition.html#ga7b73c8884274758563b7711bb0377340',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc7_5fpos_1035',['PWR_PUCRC_PC7_Pos',['../group___peripheral___registers___bits___definition.html#ga5cf5629dbf8e2b0a0841139d941ceff9',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc8_1036',['PWR_PUCRC_PC8',['../group___peripheral___registers___bits___definition.html#ga3c318e01011bdafb0c6defb8efd401b4',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc8_5fmsk_1037',['PWR_PUCRC_PC8_Msk',['../group___peripheral___registers___bits___definition.html#ga7a04d5ecc2909a7f13bd1da459912634',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc8_5fpos_1038',['PWR_PUCRC_PC8_Pos',['../group___peripheral___registers___bits___definition.html#ga022028a49dfd1ce725e4e0cc401e4d04',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc9_1039',['PWR_PUCRC_PC9',['../group___peripheral___registers___bits___definition.html#ga741ff5b98a4efde33b0132a8b0998c50',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc9_5fmsk_1040',['PWR_PUCRC_PC9_Msk',['../group___peripheral___registers___bits___definition.html#ga1ce953c68bd6ffa2134a800a9def5048',1,'stm32g431xx.h']]],
  ['pwr_5fpucrc_5fpc9_5fpos_1041',['PWR_PUCRC_PC9_Pos',['../group___peripheral___registers___bits___definition.html#ga47ec183fce1bf2b6f0757bc3847a37bd',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd0_1042',['PWR_PUCRD_PD0',['../group___peripheral___registers___bits___definition.html#ga31d5e8a724f7cc5ac5b865f6cff4aaf6',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd0_5fmsk_1043',['PWR_PUCRD_PD0_Msk',['../group___peripheral___registers___bits___definition.html#ga7223a1bd49d73fc9006535afcc39da72',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd0_5fpos_1044',['PWR_PUCRD_PD0_Pos',['../group___peripheral___registers___bits___definition.html#gae379e5b1fc027b1da813c1679d4f8d65',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd1_1045',['PWR_PUCRD_PD1',['../group___peripheral___registers___bits___definition.html#gad2b7e495016f1164d36a45c7c020d20e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd10_1046',['PWR_PUCRD_PD10',['../group___peripheral___registers___bits___definition.html#ga69554de42bcf66d7c389543d41b91212',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd10_5fmsk_1047',['PWR_PUCRD_PD10_Msk',['../group___peripheral___registers___bits___definition.html#ga6a09e53d9db196a1775189cea06da088',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd10_5fpos_1048',['PWR_PUCRD_PD10_Pos',['../group___peripheral___registers___bits___definition.html#ga978214c5557c0c3a6d110c2fee3b3c8b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd11_1049',['PWR_PUCRD_PD11',['../group___peripheral___registers___bits___definition.html#gacc9e680c9ba9255c02881b0d57e8515b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd11_5fmsk_1050',['PWR_PUCRD_PD11_Msk',['../group___peripheral___registers___bits___definition.html#ga95d221a707bf1c1a1986ab8323d4ca3b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd11_5fpos_1051',['PWR_PUCRD_PD11_Pos',['../group___peripheral___registers___bits___definition.html#ga9aa411cde66333ff86a8dbb1133dd7f6',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd12_1052',['PWR_PUCRD_PD12',['../group___peripheral___registers___bits___definition.html#ga6cf6efac6f8b8cde6d0860236e6de685',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd12_5fmsk_1053',['PWR_PUCRD_PD12_Msk',['../group___peripheral___registers___bits___definition.html#gab302411aab51a5552c4b14c9a4457c9a',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd12_5fpos_1054',['PWR_PUCRD_PD12_Pos',['../group___peripheral___registers___bits___definition.html#ga504163e8141e059d4dc4e095731d8705',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd13_1055',['PWR_PUCRD_PD13',['../group___peripheral___registers___bits___definition.html#ga7eec7d31e945de1814d10ee6e0836a70',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd13_5fmsk_1056',['PWR_PUCRD_PD13_Msk',['../group___peripheral___registers___bits___definition.html#ga1326aea7d1cda2024a97f3eb4d50abc5',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd13_5fpos_1057',['PWR_PUCRD_PD13_Pos',['../group___peripheral___registers___bits___definition.html#gab67c786856569df5668e11afb163622b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd14_1058',['PWR_PUCRD_PD14',['../group___peripheral___registers___bits___definition.html#ga4f669dfaee1658ca5c9ef9af1c3e47a4',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd14_5fmsk_1059',['PWR_PUCRD_PD14_Msk',['../group___peripheral___registers___bits___definition.html#ga522375cdd173df1b4bb46a645017a533',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd14_5fpos_1060',['PWR_PUCRD_PD14_Pos',['../group___peripheral___registers___bits___definition.html#gad55e5491d909458ae9a595a8c8f2f43f',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd15_1061',['PWR_PUCRD_PD15',['../group___peripheral___registers___bits___definition.html#gabc5bd56c5665a47ee02e3e76c8edd6d8',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd15_5fmsk_1062',['PWR_PUCRD_PD15_Msk',['../group___peripheral___registers___bits___definition.html#ga66f8b751c23681cf95340024b8faa345',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd15_5fpos_1063',['PWR_PUCRD_PD15_Pos',['../group___peripheral___registers___bits___definition.html#ga53511411bf53d5ae036ee55fd2befbe2',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd1_5fmsk_1064',['PWR_PUCRD_PD1_Msk',['../group___peripheral___registers___bits___definition.html#gaa5329a2b374d34d3dfe00a681d787d4c',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd1_5fpos_1065',['PWR_PUCRD_PD1_Pos',['../group___peripheral___registers___bits___definition.html#ga5f00361a6de57ec3eff8d29281d16d2d',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd2_1066',['PWR_PUCRD_PD2',['../group___peripheral___registers___bits___definition.html#gab5f7ee4898835aa712e9b348d4950e07',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd2_5fmsk_1067',['PWR_PUCRD_PD2_Msk',['../group___peripheral___registers___bits___definition.html#ga9a24275189eedc30d97d76263492fdd4',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd2_5fpos_1068',['PWR_PUCRD_PD2_Pos',['../group___peripheral___registers___bits___definition.html#gae78cd3605fea21fd5531501be3d8ae00',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd3_1069',['PWR_PUCRD_PD3',['../group___peripheral___registers___bits___definition.html#gabcdf5a1c04139b070993e5514efdcf55',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd3_5fmsk_1070',['PWR_PUCRD_PD3_Msk',['../group___peripheral___registers___bits___definition.html#ga972e66fc4db5a5e7b263c6470755b2ff',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd3_5fpos_1071',['PWR_PUCRD_PD3_Pos',['../group___peripheral___registers___bits___definition.html#gaf47fcf3c8914194cf26f591f73a32f51',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd4_1072',['PWR_PUCRD_PD4',['../group___peripheral___registers___bits___definition.html#gac68536cc78cc9b6265897e1dd719e417',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd4_5fmsk_1073',['PWR_PUCRD_PD4_Msk',['../group___peripheral___registers___bits___definition.html#ga97b23f6bd35fe3c40f48a3f46c613cf7',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd4_5fpos_1074',['PWR_PUCRD_PD4_Pos',['../group___peripheral___registers___bits___definition.html#gac6dcdf0af1f4fa8dfa878c5ae3b2ca5c',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd5_1075',['PWR_PUCRD_PD5',['../group___peripheral___registers___bits___definition.html#ga7bad963c3ef766f6146cdb80b9397e41',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd5_5fmsk_1076',['PWR_PUCRD_PD5_Msk',['../group___peripheral___registers___bits___definition.html#gad97a495bf71ce3a6a07cb2947eeb2c9b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd5_5fpos_1077',['PWR_PUCRD_PD5_Pos',['../group___peripheral___registers___bits___definition.html#ga38be688b8015ceb3418f331f07da942e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd6_1078',['PWR_PUCRD_PD6',['../group___peripheral___registers___bits___definition.html#ga41b95d5db45f153e779638e89345e770',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd6_5fmsk_1079',['PWR_PUCRD_PD6_Msk',['../group___peripheral___registers___bits___definition.html#ga14c44a282c0059237a8bf4a509a529dd',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd6_5fpos_1080',['PWR_PUCRD_PD6_Pos',['../group___peripheral___registers___bits___definition.html#ga9f1723280d6c42ab501aec6b76549b17',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd7_1081',['PWR_PUCRD_PD7',['../group___peripheral___registers___bits___definition.html#ga279c597e036895138188710e7edd6890',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd7_5fmsk_1082',['PWR_PUCRD_PD7_Msk',['../group___peripheral___registers___bits___definition.html#gac441774a60e5b1bf833f8998ef07bcbb',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd7_5fpos_1083',['PWR_PUCRD_PD7_Pos',['../group___peripheral___registers___bits___definition.html#ga5467a44b7c6b032fc45f2cf21db8029b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd8_1084',['PWR_PUCRD_PD8',['../group___peripheral___registers___bits___definition.html#gab85ebb38ef949389243c89e984c2e38e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd8_5fmsk_1085',['PWR_PUCRD_PD8_Msk',['../group___peripheral___registers___bits___definition.html#ga0f4a6b856d89914fc433c92e5c7f6aa9',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd8_5fpos_1086',['PWR_PUCRD_PD8_Pos',['../group___peripheral___registers___bits___definition.html#ga3569f85009676f9eec0cde32b4004462',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd9_1087',['PWR_PUCRD_PD9',['../group___peripheral___registers___bits___definition.html#gad5644350c0d79e1ec4b7ad405c0cc462',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd9_5fmsk_1088',['PWR_PUCRD_PD9_Msk',['../group___peripheral___registers___bits___definition.html#ga61ec836aab56ab64f5f1b3d8ddbd4072',1,'stm32g431xx.h']]],
  ['pwr_5fpucrd_5fpd9_5fpos_1089',['PWR_PUCRD_PD9_Pos',['../group___peripheral___registers___bits___definition.html#ga3bb7eb3995ae04729e70e5e4d3e60161',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe0_1090',['PWR_PUCRE_PE0',['../group___peripheral___registers___bits___definition.html#gab0e4fb9ccc053df09dd7f8f6d0300d8b',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe0_5fmsk_1091',['PWR_PUCRE_PE0_Msk',['../group___peripheral___registers___bits___definition.html#ga8946014c33a6af386712b08a118e2133',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe0_5fpos_1092',['PWR_PUCRE_PE0_Pos',['../group___peripheral___registers___bits___definition.html#ga9eff92972957b95b8f706b53167beb22',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe1_1093',['PWR_PUCRE_PE1',['../group___peripheral___registers___bits___definition.html#gaa5774f3d94cf9f89286522a9b83a93be',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe10_1094',['PWR_PUCRE_PE10',['../group___peripheral___registers___bits___definition.html#gaffd9582fcfa6944c1850c32f36073c37',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe10_5fmsk_1095',['PWR_PUCRE_PE10_Msk',['../group___peripheral___registers___bits___definition.html#gaa4f6583650acb3ba7842b4dd5b3698ee',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe10_5fpos_1096',['PWR_PUCRE_PE10_Pos',['../group___peripheral___registers___bits___definition.html#ga86d6d3092a9aec49a7b88732546fc9c7',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe11_1097',['PWR_PUCRE_PE11',['../group___peripheral___registers___bits___definition.html#gac0da3a0ed8bcc3e9c92827bbad5f7a0e',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe11_5fmsk_1098',['PWR_PUCRE_PE11_Msk',['../group___peripheral___registers___bits___definition.html#ga5b1e0d5113cbe22b5038551b585510eb',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe11_5fpos_1099',['PWR_PUCRE_PE11_Pos',['../group___peripheral___registers___bits___definition.html#ga049af373d6a030685216bf2f5c6a2111',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe12_1100',['PWR_PUCRE_PE12',['../group___peripheral___registers___bits___definition.html#ga37d0a0c0c8cf2d2c2fa567b6d1f6d1bf',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe12_5fmsk_1101',['PWR_PUCRE_PE12_Msk',['../group___peripheral___registers___bits___definition.html#ga9fe007d494937df3755eb9ab0d42ad8a',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe12_5fpos_1102',['PWR_PUCRE_PE12_Pos',['../group___peripheral___registers___bits___definition.html#ga7ca13bee6f8ab2a67b79a54b7adc6a99',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe13_1103',['PWR_PUCRE_PE13',['../group___peripheral___registers___bits___definition.html#gaf513b165d104f400404db5c98830a80c',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe13_5fmsk_1104',['PWR_PUCRE_PE13_Msk',['../group___peripheral___registers___bits___definition.html#ga60caeb02cfca32ffdc619a9298bf148e',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe13_5fpos_1105',['PWR_PUCRE_PE13_Pos',['../group___peripheral___registers___bits___definition.html#gaba1d7a688460d5dc1dc796399ebdd813',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe14_1106',['PWR_PUCRE_PE14',['../group___peripheral___registers___bits___definition.html#ga88d189f45137a4296a9286fb0d173db8',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe14_5fmsk_1107',['PWR_PUCRE_PE14_Msk',['../group___peripheral___registers___bits___definition.html#ga36d3e6d3039d4437c2aa20592c7614fe',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe14_5fpos_1108',['PWR_PUCRE_PE14_Pos',['../group___peripheral___registers___bits___definition.html#gad0c61df971531738a3576e889df66db0',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe15_1109',['PWR_PUCRE_PE15',['../group___peripheral___registers___bits___definition.html#gab0233cadfd587347f09050178fe6bb5c',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe15_5fmsk_1110',['PWR_PUCRE_PE15_Msk',['../group___peripheral___registers___bits___definition.html#gaeb05819fb7d600bb76ba0d7867cf37bc',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe15_5fpos_1111',['PWR_PUCRE_PE15_Pos',['../group___peripheral___registers___bits___definition.html#gacd530c241392a190b99ed23b4c7bb9c1',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe1_5fmsk_1112',['PWR_PUCRE_PE1_Msk',['../group___peripheral___registers___bits___definition.html#gaea589137631934b7b740092064a50759',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe1_5fpos_1113',['PWR_PUCRE_PE1_Pos',['../group___peripheral___registers___bits___definition.html#ga9c425b56ba68ea3305b4dd7954fd8423',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe2_1114',['PWR_PUCRE_PE2',['../group___peripheral___registers___bits___definition.html#ga5040171c31a8b50135e96eb6452e2832',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe2_5fmsk_1115',['PWR_PUCRE_PE2_Msk',['../group___peripheral___registers___bits___definition.html#ga549132188850f4b6fca1624518b9e200',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe2_5fpos_1116',['PWR_PUCRE_PE2_Pos',['../group___peripheral___registers___bits___definition.html#ga1c25240287235c2e97b2acb71a75d16f',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe3_1117',['PWR_PUCRE_PE3',['../group___peripheral___registers___bits___definition.html#gafc1f44ffaad30426bbb8116f8551fb54',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe3_5fmsk_1118',['PWR_PUCRE_PE3_Msk',['../group___peripheral___registers___bits___definition.html#ga00c3a5a63412c153d083891be0e8169f',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe3_5fpos_1119',['PWR_PUCRE_PE3_Pos',['../group___peripheral___registers___bits___definition.html#ga22384887bf3d2e43d1a4e099cc647501',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe4_1120',['PWR_PUCRE_PE4',['../group___peripheral___registers___bits___definition.html#ga6723cfa1c5693e808535219da05cc570',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe4_5fmsk_1121',['PWR_PUCRE_PE4_Msk',['../group___peripheral___registers___bits___definition.html#ga6ff84de041499f3952abd235e4c2d059',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe4_5fpos_1122',['PWR_PUCRE_PE4_Pos',['../group___peripheral___registers___bits___definition.html#gacc0deb94cbffbffdbe5a9e0541eeb95e',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe5_1123',['PWR_PUCRE_PE5',['../group___peripheral___registers___bits___definition.html#ga559430d3c48f29fbd0bf28ee68588bfa',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe5_5fmsk_1124',['PWR_PUCRE_PE5_Msk',['../group___peripheral___registers___bits___definition.html#ga0907c0f76bf84a5243298e79cbd17ca6',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe5_5fpos_1125',['PWR_PUCRE_PE5_Pos',['../group___peripheral___registers___bits___definition.html#ga56f4f3ef71477d1ef2e9dea1c6b4f5a8',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe6_1126',['PWR_PUCRE_PE6',['../group___peripheral___registers___bits___definition.html#gad4fceb50bf3800c43cbf7aa5e3ac8e71',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe6_5fmsk_1127',['PWR_PUCRE_PE6_Msk',['../group___peripheral___registers___bits___definition.html#gabd1eaf993a3f19128f560c678e75e959',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe6_5fpos_1128',['PWR_PUCRE_PE6_Pos',['../group___peripheral___registers___bits___definition.html#gaf5a4f3ce6745d80ebc0ef818689266d8',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe7_1129',['PWR_PUCRE_PE7',['../group___peripheral___registers___bits___definition.html#ga30bdfaeafdb5e66c0e46615a1388eb3a',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe7_5fmsk_1130',['PWR_PUCRE_PE7_Msk',['../group___peripheral___registers___bits___definition.html#ga110ef5534cb00ace0a83b8db5ac7b4ef',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe7_5fpos_1131',['PWR_PUCRE_PE7_Pos',['../group___peripheral___registers___bits___definition.html#ga5d46eaf89e641f11747c6f4eda817404',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe8_1132',['PWR_PUCRE_PE8',['../group___peripheral___registers___bits___definition.html#ga17f82a65faef3d609dd00d43072df919',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe8_5fmsk_1133',['PWR_PUCRE_PE8_Msk',['../group___peripheral___registers___bits___definition.html#ga9c238e136e72abf6d10ce064cff14f13',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe8_5fpos_1134',['PWR_PUCRE_PE8_Pos',['../group___peripheral___registers___bits___definition.html#gafad726172f7570acc2c5b90daad50c30',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe9_1135',['PWR_PUCRE_PE9',['../group___peripheral___registers___bits___definition.html#ga850ade3df7b34713e9541cdc6877342d',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe9_5fmsk_1136',['PWR_PUCRE_PE9_Msk',['../group___peripheral___registers___bits___definition.html#ga783fa1d0b8cbd7f24e66d1e2a5e10faa',1,'stm32g431xx.h']]],
  ['pwr_5fpucre_5fpe9_5fpos_1137',['PWR_PUCRE_PE9_Pos',['../group___peripheral___registers___bits___definition.html#gaa357245685681d671110abdb81f8ee68',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf0_1138',['PWR_PUCRF_PF0',['../group___peripheral___registers___bits___definition.html#gacdb4e583babc6ff6894c11e7c0b2b074',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf0_5fmsk_1139',['PWR_PUCRF_PF0_Msk',['../group___peripheral___registers___bits___definition.html#gad5f24c15efad79f6baeaf441ed46ed25',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf0_5fpos_1140',['PWR_PUCRF_PF0_Pos',['../group___peripheral___registers___bits___definition.html#gae9b11d8ac6cafcd801a6b46e6b253f21',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf1_1141',['PWR_PUCRF_PF1',['../group___peripheral___registers___bits___definition.html#gae241ad04514a90942bd41df864b77e2d',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf10_1142',['PWR_PUCRF_PF10',['../group___peripheral___registers___bits___definition.html#gafe3fe132859d8148a04dd978ba9c03f4',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf10_5fmsk_1143',['PWR_PUCRF_PF10_Msk',['../group___peripheral___registers___bits___definition.html#gaf5206adad5dbf78a87ba0c3b005bbc7c',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf10_5fpos_1144',['PWR_PUCRF_PF10_Pos',['../group___peripheral___registers___bits___definition.html#ga023266a435be2f11030f61461931cc14',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf11_1145',['PWR_PUCRF_PF11',['../group___peripheral___registers___bits___definition.html#ga5c73bb2786874268ab35abdee7b8aff5',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf11_5fmsk_1146',['PWR_PUCRF_PF11_Msk',['../group___peripheral___registers___bits___definition.html#ga792037fe47e820aeaa7b201db93dc894',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf11_5fpos_1147',['PWR_PUCRF_PF11_Pos',['../group___peripheral___registers___bits___definition.html#gaa0848b8929c1e96fbaf74cfc02ce2ab2',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf12_1148',['PWR_PUCRF_PF12',['../group___peripheral___registers___bits___definition.html#ga7907794168a5463ecc0962fdc01c5c60',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf12_5fmsk_1149',['PWR_PUCRF_PF12_Msk',['../group___peripheral___registers___bits___definition.html#ga2799d1509abf98538790eb23a22b36d5',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf12_5fpos_1150',['PWR_PUCRF_PF12_Pos',['../group___peripheral___registers___bits___definition.html#gab595fbd89c8dbb1b395b4b684ec80a5f',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf13_1151',['PWR_PUCRF_PF13',['../group___peripheral___registers___bits___definition.html#gac46cc445dccae146104367714dc3c69d',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf13_5fmsk_1152',['PWR_PUCRF_PF13_Msk',['../group___peripheral___registers___bits___definition.html#ga7ab04f5576c8582db069dd122fd37819',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf13_5fpos_1153',['PWR_PUCRF_PF13_Pos',['../group___peripheral___registers___bits___definition.html#gab087451bbda1bcb838638f703d178afd',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf14_1154',['PWR_PUCRF_PF14',['../group___peripheral___registers___bits___definition.html#gadcd65f8497b677c26aae91a9276b342f',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf14_5fmsk_1155',['PWR_PUCRF_PF14_Msk',['../group___peripheral___registers___bits___definition.html#gad8ef070b26a84786186fc773d05bef4b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf14_5fpos_1156',['PWR_PUCRF_PF14_Pos',['../group___peripheral___registers___bits___definition.html#ga10018b08962675f3419b0f549da18278',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf15_1157',['PWR_PUCRF_PF15',['../group___peripheral___registers___bits___definition.html#ga744793e56dc442910b228c2159a4c2e2',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf15_5fmsk_1158',['PWR_PUCRF_PF15_Msk',['../group___peripheral___registers___bits___definition.html#ga8676434b06a4ec8ad75a83fcdba689e5',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf15_5fpos_1159',['PWR_PUCRF_PF15_Pos',['../group___peripheral___registers___bits___definition.html#ga32f18e90c404f6c159ddd708f25c2943',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf1_5fmsk_1160',['PWR_PUCRF_PF1_Msk',['../group___peripheral___registers___bits___definition.html#ga395f50325aa63842357ae846b1076693',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf1_5fpos_1161',['PWR_PUCRF_PF1_Pos',['../group___peripheral___registers___bits___definition.html#ga8f1554629f9efad95385facf7917f4a5',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf2_1162',['PWR_PUCRF_PF2',['../group___peripheral___registers___bits___definition.html#ga0acf54dc862562b2666bea4c13218aac',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf2_5fmsk_1163',['PWR_PUCRF_PF2_Msk',['../group___peripheral___registers___bits___definition.html#ga9330fd0b4ae948c2f229d924b1599fc4',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf2_5fpos_1164',['PWR_PUCRF_PF2_Pos',['../group___peripheral___registers___bits___definition.html#ga7c5728b3757f6b6700745be88a2a8f2c',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf3_1165',['PWR_PUCRF_PF3',['../group___peripheral___registers___bits___definition.html#gac99cd902858e931386db989b62a61d30',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf3_5fmsk_1166',['PWR_PUCRF_PF3_Msk',['../group___peripheral___registers___bits___definition.html#gac404e9ad698a05daac075e074ce4408e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf3_5fpos_1167',['PWR_PUCRF_PF3_Pos',['../group___peripheral___registers___bits___definition.html#gab9ffe5d8ac66dcbc54a4c275113de627',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf4_1168',['PWR_PUCRF_PF4',['../group___peripheral___registers___bits___definition.html#ga91ececfb2a323e83ea05c23e7a8eace4',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf4_5fmsk_1169',['PWR_PUCRF_PF4_Msk',['../group___peripheral___registers___bits___definition.html#ga2993490899c428b492dceb1bc27d4d2b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf4_5fpos_1170',['PWR_PUCRF_PF4_Pos',['../group___peripheral___registers___bits___definition.html#gab71aa535c53035e1bd16876e34f28b50',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf5_1171',['PWR_PUCRF_PF5',['../group___peripheral___registers___bits___definition.html#ga85721d1ebc65ffbefc822502c4ec752b',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf5_5fmsk_1172',['PWR_PUCRF_PF5_Msk',['../group___peripheral___registers___bits___definition.html#ga4c1684ba62149e8c93c667d441efa06e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf5_5fpos_1173',['PWR_PUCRF_PF5_Pos',['../group___peripheral___registers___bits___definition.html#gaf9d9e3236a33aa760c46588e6a0a6e33',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf6_1174',['PWR_PUCRF_PF6',['../group___peripheral___registers___bits___definition.html#ga48dcf8e0d7cc31f251b741ddcb2ab16c',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf6_5fmsk_1175',['PWR_PUCRF_PF6_Msk',['../group___peripheral___registers___bits___definition.html#ga1b9c66b864ea83f4fa4fa1f3fe4d4d8e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf6_5fpos_1176',['PWR_PUCRF_PF6_Pos',['../group___peripheral___registers___bits___definition.html#gac7c3f6ced679bc6465b88b66a59081c9',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf7_1177',['PWR_PUCRF_PF7',['../group___peripheral___registers___bits___definition.html#ga62dfe4b403b9dbb07788389340db4bca',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf7_5fmsk_1178',['PWR_PUCRF_PF7_Msk',['../group___peripheral___registers___bits___definition.html#ga2d79af7df347e65c79fa891f864924ff',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf7_5fpos_1179',['PWR_PUCRF_PF7_Pos',['../group___peripheral___registers___bits___definition.html#ga18400e75887ebcbeae8e5d34e0576886',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf8_1180',['PWR_PUCRF_PF8',['../group___peripheral___registers___bits___definition.html#gac7bf02423b4362d954fc874beaaa51e8',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf8_5fmsk_1181',['PWR_PUCRF_PF8_Msk',['../group___peripheral___registers___bits___definition.html#gad0af3d7161373b3bb38365b79efc439c',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf8_5fpos_1182',['PWR_PUCRF_PF8_Pos',['../group___peripheral___registers___bits___definition.html#ga886989b491983a30666444b21e949dcf',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf9_1183',['PWR_PUCRF_PF9',['../group___peripheral___registers___bits___definition.html#gad16d9983ac94f739c01372bf31976aaf',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf9_5fmsk_1184',['PWR_PUCRF_PF9_Msk',['../group___peripheral___registers___bits___definition.html#ga20940dc038844ed8747d86de78c3344f',1,'stm32g431xx.h']]],
  ['pwr_5fpucrf_5fpf9_5fpos_1185',['PWR_PUCRF_PF9_Pos',['../group___peripheral___registers___bits___definition.html#ga6dfcb2e88e011f4a586475fcf768be9d',1,'stm32g431xx.h']]],
  ['pwr_5fpucrg_5fpg10_1186',['PWR_PUCRG_PG10',['../group___peripheral___registers___bits___definition.html#ga42a6a56d985de87709d49f4337c4ea6e',1,'stm32g431xx.h']]],
  ['pwr_5fpucrg_5fpg10_5fmsk_1187',['PWR_PUCRG_PG10_Msk',['../group___peripheral___registers___bits___definition.html#gad5fe56b737fcf275060ac7e41c1632c2',1,'stm32g431xx.h']]],
  ['pwr_5fpucrg_5fpg10_5fpos_1188',['PWR_PUCRG_PG10_Pos',['../group___peripheral___registers___bits___definition.html#ga0957d3cc7e4c25efde0bb4590e41e5c2',1,'stm32g431xx.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5ffalling_1189',['PWR_PVD_MODE_EVENT_FALLING',['../group___p_w_r___p_v_d___mode.html#gaaedbe45f1a1ea6c30af6ac51abae0cae',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_1190',['PWR_PVD_MODE_EVENT_RISING',['../group___p_w_r___p_v_d___mode.html#ga1a946b01887aa886de329a92c3ab0dd4',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_5ffalling_1191',['PWR_PVD_MODE_EVENT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#ga7455387c8e9049f9f66b46423d4f4091',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5ffalling_1192',['PWR_PVD_MODE_IT_FALLING',['../group___p_w_r___p_v_d___mode.html#gab600a54f3a588de836cfe4b727ab8a53',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_1193',['PWR_PVD_MODE_IT_RISING',['../group___p_w_r___p_v_d___mode.html#ga102d7b8354419990a2a780f61cd020a6',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_5ffalling_1194',['PWR_PVD_MODE_IT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#gac531fbf14457e6595505354fad521b67',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fnormal_1195',['PWR_PVD_MODE_NORMAL',['../group___p_w_r___p_v_d___mode.html#ga3a4bf701a36a14a4edf4dc5a28153277',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f0_1196',['PWR_PVDLEVEL_0',['../group___p_w_r___p_v_d__detection__level.html#gaddf4616a143ac3481f3043f2a4c21c18',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f1_1197',['PWR_PVDLEVEL_1',['../group___p_w_r___p_v_d__detection__level.html#ga06e55b20a8777594f1a91ee71fac1f79',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f2_1198',['PWR_PVDLEVEL_2',['../group___p_w_r___p_v_d__detection__level.html#gab26bb78650bbaef26ac9f9123c791cc7',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f3_1199',['PWR_PVDLEVEL_3',['../group___p_w_r___p_v_d__detection__level.html#ga7b751743b3e29c237e6a0e1d7bdd0503',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f4_1200',['PWR_PVDLEVEL_4',['../group___p_w_r___p_v_d__detection__level.html#ga03c0d3ae547deb1a51b8acafac101698',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f5_1201',['PWR_PVDLEVEL_5',['../group___p_w_r___p_v_d__detection__level.html#ga46a1476440945c2b6426b4973172f24b',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f6_1202',['PWR_PVDLEVEL_6',['../group___p_w_r___p_v_d__detection__level.html#ga5dda7d0ac3fd3d606666455ca3c8f537',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f7_1203',['PWR_PVDLEVEL_7',['../group___p_w_r___p_v_d__detection__level.html#ga2c5cd8dd26b13bdf0164c1f7596b4bfd',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fpvdtypedef_1204',['PWR_PVDTypeDef',['../struct_p_w_r___p_v_d_type_def.html',1,'']]],
  ['pwr_5fpvm_5f3_1205',['PWR_PVM_3',['../group___p_w_r_ex___p_v_m___type.html#ga9690d421376ae26081cb09a9cca14d29',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5f4_1206',['PWR_PVM_4',['../group___p_w_r_ex___p_v_m___type.html#gae463ebfbf26b923dab5599424adefd87',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fevent_5ffalling_1207',['PWR_PVM_MODE_EVENT_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#ga42335bcf1f82a11d860ed81021fbacf5',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fevent_5frising_1208',['PWR_PVM_MODE_EVENT_RISING',['../group___p_w_r_ex___p_v_m___mode.html#ga7c3d9d5cd70ca547f2ae2fce71a11946',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fevent_5frising_5ffalling_1209',['PWR_PVM_MODE_EVENT_RISING_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#gad3c21712da2fda2f964ee16366e88cb2',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fit_5ffalling_1210',['PWR_PVM_MODE_IT_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#ga2fbc393dcad6eff93dbcc760c7105120',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fit_5frising_1211',['PWR_PVM_MODE_IT_RISING',['../group___p_w_r_ex___p_v_m___mode.html#ga14319471a3942f3366d75ac95016e2c8',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fit_5frising_5ffalling_1212',['PWR_PVM_MODE_IT_RISING_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#ga7f8bbfa985e2e882aed920ef1c8aeab6',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fnormal_1213',['PWR_PVM_MODE_NORMAL',['../group___p_w_r_ex___p_v_m___mode.html#gad8229b40226586fb6ed0c5ed03e13192',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvmtypedef_1214',['PWR_PVMTypeDef',['../struct_p_w_r___p_v_m_type_def.html',1,'']]],
  ['pwr_5fregulator_5fvoltage_5fscale1_1215',['PWR_REGULATOR_VOLTAGE_SCALE1',['../group___p_w_r_ex___regulator___voltage___scale.html#ga3b5ca5ab9c19938a14d273825bcf840e',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fregulator_5fvoltage_5fscale2_1216',['PWR_REGULATOR_VOLTAGE_SCALE2',['../group___p_w_r_ex___regulator___voltage___scale.html#gaa0d38e304a0adfdbb58a61c96bdb95e9',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fscr_5fcsbf_1217',['PWR_SCR_CSBF',['../group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcsbf_5fmsk_1218',['PWR_SCR_CSBF_Msk',['../group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcsbf_5fpos_1219',['PWR_SCR_CSBF_Pos',['../group___peripheral___registers___bits___definition.html#gabac354c14bf95b86950ccddb4b469c0e',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf_1220',['PWR_SCR_CWUF',['../group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf1_1221',['PWR_SCR_CWUF1',['../group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf1_5fmsk_1222',['PWR_SCR_CWUF1_Msk',['../group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf1_5fpos_1223',['PWR_SCR_CWUF1_Pos',['../group___peripheral___registers___bits___definition.html#gae6909ba44c7142a50c39b58cb72ef464',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf2_1224',['PWR_SCR_CWUF2',['../group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf2_5fmsk_1225',['PWR_SCR_CWUF2_Msk',['../group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf2_5fpos_1226',['PWR_SCR_CWUF2_Pos',['../group___peripheral___registers___bits___definition.html#gad97b48b66e135768b645abbf6ca4a0c8',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf3_1227',['PWR_SCR_CWUF3',['../group___peripheral___registers___bits___definition.html#ga2b435bfeeeb80cd6e640fa6f9210649a',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf3_5fmsk_1228',['PWR_SCR_CWUF3_Msk',['../group___peripheral___registers___bits___definition.html#gabe80c512090943bc2e4aea5068bed2c0',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf3_5fpos_1229',['PWR_SCR_CWUF3_Pos',['../group___peripheral___registers___bits___definition.html#ga80713e25e31ad64073d8ab9c9cd9248f',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf4_1230',['PWR_SCR_CWUF4',['../group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf4_5fmsk_1231',['PWR_SCR_CWUF4_Msk',['../group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf4_5fpos_1232',['PWR_SCR_CWUF4_Pos',['../group___peripheral___registers___bits___definition.html#ga4f2eb15c4662edb69ebd5fa8f3c72a9f',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf5_1233',['PWR_SCR_CWUF5',['../group___peripheral___registers___bits___definition.html#gaf1cc08299b937e0c1c87e24aa153c005',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf5_5fmsk_1234',['PWR_SCR_CWUF5_Msk',['../group___peripheral___registers___bits___definition.html#gaa5980fc735db6b2ea9adeb05d3e3c1f1',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf5_5fpos_1235',['PWR_SCR_CWUF5_Pos',['../group___peripheral___registers___bits___definition.html#gac7fb9168e8f2c434d78a033dd6a20f65',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf_5fmsk_1236',['PWR_SCR_CWUF_Msk',['../group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920',1,'stm32g431xx.h']]],
  ['pwr_5fscr_5fcwuf_5fpos_1237',['PWR_SCR_CWUF_Pos',['../group___peripheral___registers___bits___definition.html#ga7ac91a81ed0c084e866916d3f8ba16d3',1,'stm32g431xx.h']]],
  ['pwr_5fsleepentry_5fwfe_1238',['PWR_SLEEPENTRY_WFE',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga2ef4bd42ad37dcfcd0813676087d559e',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fsleepentry_5fwfi_1239',['PWR_SLEEPENTRY_WFI',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fsr1_5fsbf_1240',['PWR_SR1_SBF',['../group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fsbf_5fmsk_1241',['PWR_SR1_SBF_Msk',['../group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fsbf_5fpos_1242',['PWR_SR1_SBF_Pos',['../group___peripheral___registers___bits___definition.html#gaf9cfff180e3bef9c1fad18d4f8ba606e',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf_1243',['PWR_SR1_WUF',['../group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf1_1244',['PWR_SR1_WUF1',['../group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf1_5fmsk_1245',['PWR_SR1_WUF1_Msk',['../group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf1_5fpos_1246',['PWR_SR1_WUF1_Pos',['../group___peripheral___registers___bits___definition.html#ga5c48cb5a0f8b86dc09d5ce1d496d795c',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf2_1247',['PWR_SR1_WUF2',['../group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf2_5fmsk_1248',['PWR_SR1_WUF2_Msk',['../group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf2_5fpos_1249',['PWR_SR1_WUF2_Pos',['../group___peripheral___registers___bits___definition.html#gaebe957f4d65ef6b7f263b1f0924a30f8',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf3_1250',['PWR_SR1_WUF3',['../group___peripheral___registers___bits___definition.html#ga1ff45092647d089b93361f5cbaf6b1a1',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf3_5fmsk_1251',['PWR_SR1_WUF3_Msk',['../group___peripheral___registers___bits___definition.html#ga9ee47e810678a998df7b130c61c76dc6',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf3_5fpos_1252',['PWR_SR1_WUF3_Pos',['../group___peripheral___registers___bits___definition.html#ga848c1f7ed3fc5a18315fb48944fcc096',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf4_1253',['PWR_SR1_WUF4',['../group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf4_5fmsk_1254',['PWR_SR1_WUF4_Msk',['../group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf4_5fpos_1255',['PWR_SR1_WUF4_Pos',['../group___peripheral___registers___bits___definition.html#ga8014ec451339efbf0ac723a9d84e245b',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf5_1256',['PWR_SR1_WUF5',['../group___peripheral___registers___bits___definition.html#gac119a7732cd690d01870ee0fa72b4d20',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf5_5fmsk_1257',['PWR_SR1_WUF5_Msk',['../group___peripheral___registers___bits___definition.html#gaaa81a5e5608d24f04e510b981f23f550',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf5_5fpos_1258',['PWR_SR1_WUF5_Pos',['../group___peripheral___registers___bits___definition.html#ga59467b2a3904dca0b239df5cb13a44e8',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf_5fmsk_1259',['PWR_SR1_WUF_Msk',['../group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwuf_5fpos_1260',['PWR_SR1_WUF_Pos',['../group___peripheral___registers___bits___definition.html#ga5e71753df13cbe45a682782dd52d7188',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwufi_1261',['PWR_SR1_WUFI',['../group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwufi_5fmsk_1262',['PWR_SR1_WUFI_Msk',['../group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c',1,'stm32g431xx.h']]],
  ['pwr_5fsr1_5fwufi_5fpos_1263',['PWR_SR1_WUFI_Pos',['../group___peripheral___registers___bits___definition.html#gaa17e157e6252e1503b6c6bb528c8776e',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvdo_1264',['PWR_SR2_PVDO',['../group___peripheral___registers___bits___definition.html#ga6fea15ae013036a5a24db22a52ca3147',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvdo_5fmsk_1265',['PWR_SR2_PVDO_Msk',['../group___peripheral___registers___bits___definition.html#ga37bd23d53172d09b3e1a19f7bc7a6d06',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvdo_5fpos_1266',['PWR_SR2_PVDO_Pos',['../group___peripheral___registers___bits___definition.html#gaeee1497d70f726a937ae20688e75f23a',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo1_1267',['PWR_SR2_PVMO1',['../group___peripheral___registers___bits___definition.html#ga24326eb66176060b4fbfbf9648b149f8',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo1_5fmsk_1268',['PWR_SR2_PVMO1_Msk',['../group___peripheral___registers___bits___definition.html#ga543077b17f78342367fb22eb2dbb5195',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo1_5fpos_1269',['PWR_SR2_PVMO1_Pos',['../group___peripheral___registers___bits___definition.html#ga20ec2e302f8a64646eaf3656ca6292aa',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo2_1270',['PWR_SR2_PVMO2',['../group___peripheral___registers___bits___definition.html#gae475738960817bd81d391791d494a13c',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo2_5fmsk_1271',['PWR_SR2_PVMO2_Msk',['../group___peripheral___registers___bits___definition.html#ga1c3a78d677e571cf3bfbc90344cd7505',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo2_5fpos_1272',['PWR_SR2_PVMO2_Pos',['../group___peripheral___registers___bits___definition.html#ga097891aaec6f80051596b97d1d32748c',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo3_1273',['PWR_SR2_PVMO3',['../group___peripheral___registers___bits___definition.html#gaed2a4928dc037f410049cf67cde12a52',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo3_5fmsk_1274',['PWR_SR2_PVMO3_Msk',['../group___peripheral___registers___bits___definition.html#ga3689cfd285737059dbb4a748dbf117e1',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo3_5fpos_1275',['PWR_SR2_PVMO3_Pos',['../group___peripheral___registers___bits___definition.html#gae8f456297caa1bdf56316aeaeeb2eae4',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo4_1276',['PWR_SR2_PVMO4',['../group___peripheral___registers___bits___definition.html#gacb35ad6cec90fea4a2a2770204bfa618',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo4_5fmsk_1277',['PWR_SR2_PVMO4_Msk',['../group___peripheral___registers___bits___definition.html#ga9a2b0e8f56f9974148ea6272d0152668',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fpvmo4_5fpos_1278',['PWR_SR2_PVMO4_Pos',['../group___peripheral___registers___bits___definition.html#gab714c92e5de766a2fdd802778a2f5c2d',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5freglpf_1279',['PWR_SR2_REGLPF',['../group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5freglpf_5fmsk_1280',['PWR_SR2_REGLPF_Msk',['../group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5freglpf_5fpos_1281',['PWR_SR2_REGLPF_Pos',['../group___peripheral___registers___bits___definition.html#gaff23f66315da4c825502c360b7855988',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5freglps_1282',['PWR_SR2_REGLPS',['../group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5freglps_5fmsk_1283',['PWR_SR2_REGLPS_Msk',['../group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5freglps_5fpos_1284',['PWR_SR2_REGLPS_Pos',['../group___peripheral___registers___bits___definition.html#gaec5679fae132b06386690a6008210ab8',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fvosf_1285',['PWR_SR2_VOSF',['../group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fvosf_5fmsk_1286',['PWR_SR2_VOSF_Msk',['../group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6',1,'stm32g431xx.h']]],
  ['pwr_5fsr2_5fvosf_5fpos_1287',['PWR_SR2_VOSF_Pos',['../group___peripheral___registers___bits___definition.html#gadb351da51286ac6ecef463e03c665e85',1,'stm32g431xx.h']]],
  ['pwr_5fstopentry_5fwfe_1288',['PWR_STOPENTRY_WFE',['../group___p_w_r___s_t_o_p__mode__entry.html#ga2e1ee5c9577cc322474a826fa97de798',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5fstopentry_5fwfi_1289',['PWR_STOPENTRY_WFI',['../group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b',1,'stm32g4xx_hal_pwr.h']]],
  ['pwr_5ftypedef_1290',['PWR_TypeDef',['../struct_p_w_r___type_def.html',1,'']]],
  ['pwr_5fwakeup_5fpin1_1291',['PWR_WAKEUP_PIN1',['../group___p_w_r_ex___wake_up___pins.html#ga0da8e7cbe0826e93b777ae4419a1cd05',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin1_5fhigh_1292',['PWR_WAKEUP_PIN1_HIGH',['../group___p_w_r_ex___wake_up___pins.html#gaeb626f09f1270e2a23729dac3fd269d1',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin1_5flow_1293',['PWR_WAKEUP_PIN1_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga71106c9ef5fe0ce824983011cf5812db',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_1294',['PWR_WAKEUP_PIN2',['../group___p_w_r_ex___wake_up___pins.html#ga0c718de5967a8d2cec63d0b5fe0b2ada',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_5fhigh_1295',['PWR_WAKEUP_PIN2_HIGH',['../group___p_w_r_ex___wake_up___pins.html#ga1216218e63be4edd833ba66170266903',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_5flow_1296',['PWR_WAKEUP_PIN2_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga2fa3e2360a56cd447dd49de0b075313f',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin3_1297',['PWR_WAKEUP_PIN3',['../group___p_w_r_ex___wake_up___pins.html#ga0cd92601d07cf7594716c22a0aa3ba26',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin3_5fhigh_1298',['PWR_WAKEUP_PIN3_HIGH',['../group___p_w_r_ex___wake_up___pins.html#gacb7728048ff1fb42457c3b60cb5a8069',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin3_5flow_1299',['PWR_WAKEUP_PIN3_LOW',['../group___p_w_r_ex___wake_up___pins.html#gad1b726fce8345126b6bd9a38cc93de1a',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin4_1300',['PWR_WAKEUP_PIN4',['../group___p_w_r_ex___wake_up___pins.html#ga043f15e42e900b9609b0558f68ba4bb9',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin4_5fhigh_1301',['PWR_WAKEUP_PIN4_HIGH',['../group___p_w_r_ex___wake_up___pins.html#gaa53d4e6305c7d8aa72c851c8d2749fa9',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin4_5flow_1302',['PWR_WAKEUP_PIN4_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga5345ca56a0983765d0d6a97c5a53d910',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin5_1303',['PWR_WAKEUP_PIN5',['../group___p_w_r_ex___wake_up___pins.html#gaef728b0a555c4f84d27367c34d993774',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin5_5fhigh_1304',['PWR_WAKEUP_PIN5_HIGH',['../group___p_w_r_ex___wake_up___pins.html#ga8e8488c6402a2b350ec77c1fb16bdf43',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin5_5flow_1305',['PWR_WAKEUP_PIN5_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga602a80b3379fe10be146b365bd85fe01',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpiny_5fxxx_20constants_1306',['Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants',['../group___p_w_r_ex___w_u_p___polarity.html',1,'']]],
  ['pwr_5fwup_5fpolarity_5fshift_1307',['PWR_WUP_POLARITY_SHIFT',['../group___p_w_r_ex___w_u_p___polarity.html#ga21257e8b8c5dd0d90f68aa5ac31c818b',1,'stm32g4xx_hal_pwr_ex.h']]],
  ['pwrex_1308',['PWREx',['../group___p_w_r_ex.html',1,'']]],
  ['pxcontainer_1309',['pxContainer',['../structx_l_i_s_t___i_t_e_m.html#aaa1244a815a1c4583ac1cc3cc7cb1e77',1,'xLIST_ITEM::pxContainer'],['../_free_r_t_o_s_8h.html#a63197564332f3bb0acc1c937b7e2ad05',1,'pxContainer:&#160;FreeRTOS.h']]],
  ['pxcoroutinefunction_1310',['pxCoRoutineFunction',['../structcor_co_routine_control_block.html#aa842d81ed7b4c345cf52cde20c5b22e5',1,'corCoRoutineControlBlock']]],
  ['pxcurrenttcb_1311',['pxCurrentTCB',['../tasks_8c.html#acdecf2afe97343aba42b111bc6df9eea',1,'tasks.c']]],
  ['pxdummy1_1312',['pxDummy1',['../structx_s_t_a_t_i_c___t_c_b.html#ae84725165c0efa82ef99b557ae6441a3',1,'xSTATIC_TCB']]],
  ['pxdummy6_1313',['pxDummy6',['../structx_s_t_a_t_i_c___t_c_b.html#a76f9c413ec3b5c20c11afc867e5ed80e',1,'xSTATIC_TCB']]],
  ['pxindex_1314',['pxIndex',['../structx_l_i_s_t.html#ae8639154918acc3f75d718480322aa82',1,'xLIST']]],
  ['pxnext_1315',['pxNext',['../structx_l_i_s_t___i_t_e_m.html#a77927cd93dda0c59b3855aca58881ca1',1,'xLIST_ITEM::pxNext'],['../structx_m_i_n_i___l_i_s_t___i_t_e_m.html#a77927cd93dda0c59b3855aca58881ca1',1,'xMINI_LIST_ITEM::pxNext']]],
  ['pxnextfreeblock_1316',['pxNextFreeBlock',['../struct_a___b_l_o_c_k___l_i_n_k.html#ae48282896c5b0af5cb25f914f3c1c936',1,'A_BLOCK_LINK']]],
  ['pxportinitialisestack_1317',['pxPortInitialiseStack',['../portable_8h.html#ac176989ae73455502063fd6cbe01a1ca',1,'portable.h']]],
  ['pxprevious_1318',['pxPrevious',['../structx_l_i_s_t___i_t_e_m.html#a0294e93ecc18bcdb723038af1027505d',1,'xLIST_ITEM::pxPrevious'],['../structx_m_i_n_i___l_i_s_t___i_t_e_m.html#a0294e93ecc18bcdb723038af1027505d',1,'xMINI_LIST_ITEM::pxPrevious']]],
  ['pxstack_1319',['pxStack',['../structtsk_task_control_block.html#aaecd48bdf732c1df94b258956ca85bd7',1,'tskTaskControlBlock']]],
  ['pxstackbase_1320',['pxStackBase',['../structx_t_a_s_k___s_t_a_t_u_s.html#a564f05b11b344080b229890ec35ef674',1,'xTASK_STATUS']]],
  ['pxtopofstack_1321',['pxTopOfStack',['../structtsk_task_control_block.html#a41989bc39d576125f4492364592f9e1a',1,'tskTaskControlBlock']]]
];
