INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/fifo_reader_simulation/project_2/project_2.srcs/sources_1/new/shift_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-311] analyzing module read_from_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/w/inkjet_3d/MP113_FPGA/Design_1/fifo_reader_simulation/project_2/project_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_read_from_fifo
