
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/ip_repo/axi_ip_demo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_5_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_5_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_6_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_6_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_7_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_7_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_8_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_8_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_9_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_9_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_10_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_11_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_11_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_12_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_12_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_13_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_13_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_14_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_14_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_ip_demo_15_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_15_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 268.996 ; gain = 53.273
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_0_0/system_axi_ip_demo_0_0.dcp' for cell 'system_i/axi_ip_demo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_1_1/system_axi_ip_demo_1_1.dcp' for cell 'system_i/axi_ip_demo_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_10_0/system_axi_ip_demo_10_0.dcp' for cell 'system_i/axi_ip_demo_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_11_0/system_axi_ip_demo_11_0.dcp' for cell 'system_i/axi_ip_demo_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_12_0/system_axi_ip_demo_12_0.dcp' for cell 'system_i/axi_ip_demo_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_13_0/system_axi_ip_demo_13_0.dcp' for cell 'system_i/axi_ip_demo_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_14_0/system_axi_ip_demo_14_0.dcp' for cell 'system_i/axi_ip_demo_14'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_15_0/system_axi_ip_demo_15_0.dcp' for cell 'system_i/axi_ip_demo_15'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_2_0/system_axi_ip_demo_2_0.dcp' for cell 'system_i/axi_ip_demo_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_3_0/system_axi_ip_demo_3_0.dcp' for cell 'system_i/axi_ip_demo_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_4_0/system_axi_ip_demo_4_0.dcp' for cell 'system_i/axi_ip_demo_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_5_0/system_axi_ip_demo_5_0.dcp' for cell 'system_i/axi_ip_demo_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_6_0/system_axi_ip_demo_6_0.dcp' for cell 'system_i/axi_ip_demo_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_7_0/system_axi_ip_demo_7_0.dcp' for cell 'system_i/axi_ip_demo_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_8_0/system_axi_ip_demo_8_0.dcp' for cell 'system_i/axi_ip_demo_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_axi_ip_demo_9_0/system_axi_ip_demo_9_0.dcp' for cell 'system_i/axi_ip_demo_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 901.551 ; gain = 632.555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 906.691 ; gain = 5.141
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 16 inverter(s) to 272 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1354b769a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1545.102 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 604 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 13fd7cc7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1545.102 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1924 cells and removed 4044 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 154111755

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1545.102 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1251 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 154111755

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1545.102 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 154111755

Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 1545.102 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1545.102 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 154111755

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 1545.102 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 128 Total Ports: 256
Ending PowerOpt Patch Enables Task | Checksum: e260e8ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.782 . Memory (MB): peak = 2018.598 ; gain = 0.000
Ending Power Optimization Task | Checksum: e260e8ba

Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 2018.598 ; gain = 473.496
49 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:25 ; elapsed = 00:02:19 . Memory (MB): peak = 2018.598 ; gain = 1117.047
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.275 . Memory (MB): peak = 2018.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2018.598 ; gain = 0.000
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2018.598 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_0/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_1/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_10/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_11/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_12/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_13/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_14/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_15/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_2/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_3/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_4/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_5/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_6/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_7/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_8/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_9/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 2018.598 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d0fa9dc7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.606 . Memory (MB): peak = 2018.598 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bcb28de6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c2ed5577

Time (s): cpu = 00:01:49 ; elapsed = 00:01:26 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c2ed5577

Time (s): cpu = 00:01:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2018.598 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c2ed5577

Time (s): cpu = 00:01:50 ; elapsed = 00:01:27 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 101f19b41

Time (s): cpu = 00:04:39 ; elapsed = 00:03:19 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 101f19b41

Time (s): cpu = 00:04:40 ; elapsed = 00:03:20 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a1386a2b

Time (s): cpu = 00:05:41 ; elapsed = 00:03:58 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1080852e8

Time (s): cpu = 00:05:43 ; elapsed = 00:04:00 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10fe611d8

Time (s): cpu = 00:05:44 ; elapsed = 00:04:00 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1161452a2

Time (s): cpu = 00:06:04 ; elapsed = 00:04:11 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b819b3bc

Time (s): cpu = 00:06:42 ; elapsed = 00:04:48 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12c283c69

Time (s): cpu = 00:06:48 ; elapsed = 00:04:55 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12c283c69

Time (s): cpu = 00:06:49 ; elapsed = 00:04:56 . Memory (MB): peak = 2018.598 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12c283c69

Time (s): cpu = 00:06:50 ; elapsed = 00:04:57 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 111747ae3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_9/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_8/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_7/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_6/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_5/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_4/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_3/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_2/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_15/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_14/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_13/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_12/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_11/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_10/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_1/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net system_i/axi_ip_demo_0/U0/controller_inst/quant/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 16 candidate nets, 0 success, 16 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 111747ae3

Time (s): cpu = 00:08:00 ; elapsed = 00:05:43 . Memory (MB): peak = 2018.598 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.685. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: da2e671a

Time (s): cpu = 00:08:01 ; elapsed = 00:05:45 . Memory (MB): peak = 2018.598 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: da2e671a

Time (s): cpu = 00:08:02 ; elapsed = 00:05:45 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: da2e671a

Time (s): cpu = 00:08:03 ; elapsed = 00:05:47 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: da2e671a

Time (s): cpu = 00:08:04 ; elapsed = 00:05:48 . Memory (MB): peak = 2018.598 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f08b1350

Time (s): cpu = 00:08:05 ; elapsed = 00:05:49 . Memory (MB): peak = 2018.598 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f08b1350

Time (s): cpu = 00:08:06 ; elapsed = 00:05:50 . Memory (MB): peak = 2018.598 ; gain = 0.000
Ending Placer Task | Checksum: c847d74d

Time (s): cpu = 00:08:06 ; elapsed = 00:05:50 . Memory (MB): peak = 2018.598 ; gain = 0.000
100 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:26 ; elapsed = 00:06:04 . Memory (MB): peak = 2018.598 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 2018.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:02 ; elapsed = 00:00:25 . Memory (MB): peak = 2018.598 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 2018.598 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2018.598 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.459 . Memory (MB): peak = 2018.598 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f2b1ff3 ConstDB: 0 ShapeSum: b91cb75a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 117314841

Time (s): cpu = 00:02:11 ; elapsed = 00:01:35 . Memory (MB): peak = 2028.980 ; gain = 10.383

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 117314841

Time (s): cpu = 00:02:15 ; elapsed = 00:01:39 . Memory (MB): peak = 2030.922 ; gain = 12.324

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 117314841

Time (s): cpu = 00:02:16 ; elapsed = 00:01:40 . Memory (MB): peak = 2030.922 ; gain = 12.324

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 117314841

Time (s): cpu = 00:02:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2030.922 ; gain = 12.324
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e70b0a8b

Time (s): cpu = 00:03:34 ; elapsed = 00:02:26 . Memory (MB): peak = 2083.945 ; gain = 65.348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.762  | TNS=0.000  | WHS=-0.195 | THS=-694.036|

Phase 2 Router Initialization | Checksum: 15bcc81a3

Time (s): cpu = 00:04:02 ; elapsed = 00:02:43 . Memory (MB): peak = 2095.949 ; gain = 77.352

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12a826a76

Time (s): cpu = 00:04:46 ; elapsed = 00:03:07 . Memory (MB): peak = 2102.055 ; gain = 83.457

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3926
 Number of Nodes with overlaps = 411
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.340  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19af9fb56

Time (s): cpu = 00:06:34 ; elapsed = 00:04:08 . Memory (MB): peak = 2102.055 ; gain = 83.457

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.340  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 129f76f93

Time (s): cpu = 00:06:43 ; elapsed = 00:04:16 . Memory (MB): peak = 2102.055 ; gain = 83.457
Phase 4 Rip-up And Reroute | Checksum: 129f76f93

Time (s): cpu = 00:06:43 ; elapsed = 00:04:16 . Memory (MB): peak = 2102.055 ; gain = 83.457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 129f76f93

Time (s): cpu = 00:06:44 ; elapsed = 00:04:17 . Memory (MB): peak = 2102.055 ; gain = 83.457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 129f76f93

Time (s): cpu = 00:06:44 ; elapsed = 00:04:17 . Memory (MB): peak = 2102.055 ; gain = 83.457
Phase 5 Delay and Skew Optimization | Checksum: 129f76f93

Time (s): cpu = 00:06:45 ; elapsed = 00:04:17 . Memory (MB): peak = 2102.055 ; gain = 83.457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ba9a1e0d

Time (s): cpu = 00:06:55 ; elapsed = 00:04:24 . Memory (MB): peak = 2102.055 ; gain = 83.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.340  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 190421465

Time (s): cpu = 00:06:56 ; elapsed = 00:04:24 . Memory (MB): peak = 2102.055 ; gain = 83.457
Phase 6 Post Hold Fix | Checksum: 190421465

Time (s): cpu = 00:06:56 ; elapsed = 00:04:24 . Memory (MB): peak = 2102.055 ; gain = 83.457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.1334 %
  Global Horizontal Routing Utilization  = 16.908 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17837c532

Time (s): cpu = 00:06:57 ; elapsed = 00:04:25 . Memory (MB): peak = 2102.055 ; gain = 83.457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17837c532

Time (s): cpu = 00:06:57 ; elapsed = 00:04:25 . Memory (MB): peak = 2102.055 ; gain = 83.457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 149d37def

Time (s): cpu = 00:07:09 ; elapsed = 00:04:37 . Memory (MB): peak = 2102.055 ; gain = 83.457

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.340  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 149d37def

Time (s): cpu = 00:07:10 ; elapsed = 00:04:38 . Memory (MB): peak = 2102.055 ; gain = 83.457
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:10 ; elapsed = 00:04:38 . Memory (MB): peak = 2102.055 ; gain = 83.457

Routing Is Done.
113 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:36 ; elapsed = 00:04:52 . Memory (MB): peak = 2102.055 ; gain = 83.457
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2102.055 ; gain = 0.000
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 2109.262 ; gain = 7.207
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2338.723 ; gain = 229.461
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2478.039 ; gain = 139.316
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2488.070 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2494.273 ; gain = 6.203
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_0/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_1/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_10/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_11/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_12/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_13/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_14/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_15/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_2/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_3/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_4/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_5/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_6/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_7/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_8/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/axi_ip_demo_9/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_0/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_1/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_10/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_11/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_12/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_13/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_14/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_15/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_2/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_3/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_4/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_5/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_6/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_7/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_8/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: system_i/axi_ip_demo_9/U0/controller_inst/quant/adder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 32 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Kevin/Documents/COMP4601/WavletVHDL/imagecompression/imagecompression.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon May 28 00:16:46 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
163 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:15 ; elapsed = 00:01:29 . Memory (MB): peak = 2976.090 ; gain = 481.816
write_sysdef: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2976.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 28 00:16:52 2018...
