#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023e97fb92d0 .scope module, "tb_natalius" "tb_natalius" 2 83;
 .timescale -9 -12;
P_0000023e97fba1f0 .param/l "CLK_PERIOD" 1 2 108, +C4<00000000000000000000000000010100>;
P_0000023e97fba228 .param/str "ROM_FILE" 0 2 95, "./assembler/testbench.mem";
v0000023e981037b0_0 .var "data_in", 7 0;
v0000023e98102c70_0 .net "data_out", 7 0, L_0000023e97f8b300;  1 drivers
v0000023e98103cb0_0 .net "port_addr", 7 0, v0000023e98100800_0;  1 drivers
v0000023e98103850_0 .net "read_e", 0 0, v0000023e98101d40_0;  1 drivers
v0000023e98103df0_0 .var "rst", 0 0;
v0000023e981030d0_0 .var "sim_clk", 0 0;
v0000023e981032b0_0 .net "write_e", 0 0, v0000023e98102380_0;  1 drivers
S_0000023e97fb9460 .scope module, "processor" "natalius_processor" 2 99, 2 19 0, S_0000023e97fb92d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "port_addr";
    .port_info 3 /OUTPUT 1 "read_e";
    .port_info 4 /OUTPUT 1 "write_e";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "data_out";
P_0000023e97fa5270 .param/str "PATH_TO_PROG_CODE" 0 2 30, "./assembler/testbench.mem";
v0000023e98104250_0 .net "KTE", 7 0, v0000023e97f97930_0;  1 drivers
v0000023e98102b30_0 .net "carry", 0 0, v0000023e97fdc560_0;  1 drivers
v0000023e98103710_0 .net "clk", 0 0, v0000023e981030d0_0;  1 drivers
v0000023e981042f0_0 .net "data_in", 7 0, v0000023e981037b0_0;  1 drivers
v0000023e98103ad0_0 .net "data_out", 7 0, L_0000023e97f8b300;  alias, 1 drivers
v0000023e981046b0_0 .net "imm", 7 0, v0000023e981026a0_0;  1 drivers
v0000023e981041b0_0 .net "insel", 0 0, v0000023e98101de0_0;  1 drivers
v0000023e98102bd0_0 .net "inst_addr", 10 0, L_0000023e97f8b680;  1 drivers
v0000023e981028b0_0 .net "instruction", 15 0, v0000023e97f96e90_0;  1 drivers
v0000023e98103030_0 .net "ldflag", 0 0, v0000023e98101520_0;  1 drivers
v0000023e98102f90_0 .net "ldpc", 0 0, v0000023e98102560_0;  1 drivers
v0000023e98103a30_0 .net "ninst_addr", 10 0, v0000023e981015c0_0;  1 drivers
v0000023e98102810_0 .net "opalu", 2 0, v0000023e981009e0_0;  1 drivers
v0000023e981033f0_0 .net "port_addr", 7 0, v0000023e98100800_0;  alias, 1 drivers
v0000023e98102d10_0 .net "raa", 2 0, v0000023e98101ca0_0;  1 drivers
v0000023e98102db0_0 .net "rab", 2 0, v0000023e98101160_0;  1 drivers
v0000023e98103e90_0 .net "rd_en", 0 0, v0000023e98101e80_0;  1 drivers
v0000023e98104570_0 .net "read_e", 0 0, v0000023e98101d40_0;  alias, 1 drivers
v0000023e98104070_0 .net "rst", 0 0, v0000023e98103df0_0;  1 drivers
v0000023e98103f30_0 .net "selimm", 0 0, v0000023e98100e40_0;  1 drivers
v0000023e98103210_0 .net "selk", 0 0, v0000023e98100bc0_0;  1 drivers
v0000023e98102950_0 .net "selpc", 0 0, v0000023e981018e0_0;  1 drivers
v0000023e981035d0_0 .net "sh", 2 0, v0000023e98101f20_0;  1 drivers
v0000023e981029f0_0 .net "stack_addr", 10 0, L_0000023e98104430;  1 drivers
v0000023e98103b70_0 .net "wa", 2 0, v0000023e98100940_0;  1 drivers
v0000023e98104610_0 .net "we", 0 0, v0000023e981022e0_0;  1 drivers
v0000023e98102e50_0 .net "wr_en", 0 0, v0000023e98101b60_0;  1 drivers
v0000023e98103350_0 .net "write_e", 0 0, v0000023e98102380_0;  alias, 1 drivers
v0000023e98102a90_0 .net "zero", 0 0, v0000023e98102ef0_0;  1 drivers
S_0000023e97f8a520 .scope module, "the_ROM" "instruction_memory" 2 65, 3 21 0, S_0000023e97fb9460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "address";
    .port_info 2 /OUTPUT 16 "instruction";
P_0000023e97fa5c70 .param/str "PROGRAM_CODE" 0 3 27, "./assembler/testbench.mem";
v0000023e97f97430_0 .net "address", 10 0, L_0000023e97f8b680;  alias, 1 drivers
v0000023e97f974d0_0 .net "clk", 0 0, v0000023e981030d0_0;  alias, 1 drivers
v0000023e97f96e90_0 .var "instruction", 15 0;
v0000023e97f97750 .array "rom", 0 2047, 15 0;
L_0000023e98108998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023e97f977f0_0 .net "we", 0 0, L_0000023e98108998;  1 drivers
E_0000023e97fa5cb0 .event posedge, v0000023e97f974d0_0;
S_0000023e97f8a6b0 .scope module, "the_control_unit" "control_unit" 2 57, 4 9 0, S_0000023e97fb9460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "carry";
    .port_info 5 /OUTPUT 8 "port_addr";
    .port_info 6 /OUTPUT 1 "write_e";
    .port_info 7 /OUTPUT 1 "read_e";
    .port_info 8 /OUTPUT 1 "insel";
    .port_info 9 /OUTPUT 1 "we";
    .port_info 10 /OUTPUT 3 "raa";
    .port_info 11 /OUTPUT 3 "rab";
    .port_info 12 /OUTPUT 3 "wa";
    .port_info 13 /OUTPUT 3 "opalu";
    .port_info 14 /OUTPUT 3 "sh";
    .port_info 15 /OUTPUT 1 "selpc";
    .port_info 16 /OUTPUT 1 "ldpc";
    .port_info 17 /OUTPUT 1 "ldflag";
    .port_info 18 /OUTPUT 11 "naddress";
    .port_info 19 /OUTPUT 1 "selk";
    .port_info 20 /OUTPUT 8 "KTE";
    .port_info 21 /INPUT 11 "stack_addr";
    .port_info 22 /OUTPUT 1 "wr_en";
    .port_info 23 /OUTPUT 1 "rd_en";
    .port_info 24 /OUTPUT 8 "imm";
    .port_info 25 /OUTPUT 1 "selimm";
P_0000023e981000a0 .param/l "add" 0 4 48, C4<00110>;
P_0000023e981000d8 .param/l "adi" 0 4 60, C4<10010>;
P_0000023e98100110 .param/l "and_" 0 4 50, C4<01000>;
P_0000023e98100148 .param/l "cmp" 0 4 47, C4<00101>;
P_0000023e98100180 .param/l "cnc" 0 4 64, C4<10110>;
P_0000023e981001b8 .param/l "cnz" 0 4 62, C4<10100>;
P_0000023e981001f0 .param/l "csc" 0 4 63, C4<10101>;
P_0000023e98100228 .param/l "csr" 0 4 58, C4<10000>;
P_0000023e98100260 .param/l "csz" 0 4 61, C4<10011>;
P_0000023e98100298 .param/l "decode" 0 4 43, C4<00001>;
P_0000023e981002d0 .param/l "fetch" 0 4 42, C4<00000>;
P_0000023e98100308 .param/l "jmp" 0 4 53, C4<01011>;
P_0000023e98100340 .param/l "jnc" 0 4 57, C4<01111>;
P_0000023e98100378 .param/l "jnz" 0 4 55, C4<01101>;
P_0000023e981003b0 .param/l "jpc" 0 4 56, C4<01110>;
P_0000023e981003e8 .param/l "jpz" 0 4 54, C4<01100>;
P_0000023e98100420 .param/l "ldi" 0 4 44, C4<00010>;
P_0000023e98100458 .param/l "ldm" 0 4 45, C4<00011>;
P_0000023e98100490 .param/l "ldr" 0 4 73, C4<11111>;
P_0000023e981004c8 .param/l "nop" 0 4 72, C4<11110>;
P_0000023e98100500 .param/l "not_" 0 4 71, C4<11101>;
P_0000023e98100538 .param/l "oor" 0 4 51, C4<01001>;
P_0000023e98100570 .param/l "ret" 0 4 59, C4<10001>;
P_0000023e981005a8 .param/l "rrl" 0 4 69, C4<11011>;
P_0000023e981005e0 .param/l "rrr" 0 4 70, C4<11100>;
P_0000023e98100618 .param/l "sl0" 0 4 65, C4<10111>;
P_0000023e98100650 .param/l "sl1" 0 4 66, C4<11000>;
P_0000023e98100688 .param/l "sr0" 0 4 67, C4<11001>;
P_0000023e981006c0 .param/l "sr1" 0 4 68, C4<11010>;
P_0000023e981006f8 .param/l "stm" 0 4 46, C4<00100>;
P_0000023e98100730 .param/l "sub" 0 4 49, C4<00111>;
P_0000023e98100768 .param/l "xor_" 0 4 52, C4<01010>;
v0000023e97f97930_0 .var "KTE", 7 0;
v0000023e97f96b70_0 .net "carry", 0 0, v0000023e97fdc560_0;  alias, 1 drivers
v0000023e98102600_0 .net "clk", 0 0, v0000023e981030d0_0;  alias, 1 drivers
v0000023e981026a0_0 .var "imm", 7 0;
v0000023e98101de0_0 .var "insel", 0 0;
v0000023e98100b20_0 .net "instruction", 15 0, v0000023e97f96e90_0;  alias, 1 drivers
v0000023e98101520_0 .var "ldflag", 0 0;
v0000023e98102560_0 .var "ldpc", 0 0;
v0000023e981015c0_0 .var "naddress", 10 0;
v0000023e981009e0_0 .var "opalu", 2 0;
v0000023e98102420_0 .net "opcode", 4 0, L_0000023e98103170;  1 drivers
v0000023e98100800_0 .var "port_addr", 7 0;
v0000023e98101ca0_0 .var "raa", 2 0;
v0000023e98101160_0 .var "rab", 2 0;
v0000023e98101e80_0 .var "rd_en", 0 0;
v0000023e98101d40_0 .var "read_e", 0 0;
v0000023e981024c0_0 .net "rst", 0 0, v0000023e98103df0_0;  alias, 1 drivers
v0000023e98100e40_0 .var "selimm", 0 0;
v0000023e98100bc0_0 .var "selk", 0 0;
v0000023e981018e0_0 .var "selpc", 0 0;
v0000023e98101f20_0 .var "sh", 2 0;
v0000023e98101700_0 .net "stack_addr", 10 0, L_0000023e98104430;  alias, 1 drivers
v0000023e98100c60_0 .var "state", 4 0;
v0000023e98100940_0 .var "wa", 2 0;
v0000023e981022e0_0 .var "we", 0 0;
v0000023e98101b60_0 .var "wr_en", 0 0;
v0000023e98102380_0 .var "write_e", 0 0;
v0000023e98101fc0_0 .net "zero", 0 0, v0000023e98102ef0_0;  alias, 1 drivers
E_0000023e97fa4e70/0 .event anyedge, v0000023e98100c60_0, v0000023e98102420_0, v0000023e97f96e90_0, v0000023e98101fc0_0;
E_0000023e97fa4e70/1 .event anyedge, v0000023e97f96b70_0, v0000023e98101700_0;
E_0000023e97fa4e70 .event/or E_0000023e97fa4e70/0, E_0000023e97fa4e70/1;
E_0000023e97fa5bb0 .event posedge, v0000023e981024c0_0, v0000023e97f974d0_0;
L_0000023e98103170 .part v0000023e97f96e90_0, 11, 5;
S_0000023e97f61eb0 .scope module, "the_data_path" "data_path" 2 61, 5 31 0, S_0000023e97fb9460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "insel";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 3 "raa";
    .port_info 6 /INPUT 3 "rab";
    .port_info 7 /INPUT 3 "wa";
    .port_info 8 /INPUT 3 "opalu";
    .port_info 9 /INPUT 3 "sh";
    .port_info 10 /INPUT 1 "selpc";
    .port_info 11 /INPUT 1 "selk";
    .port_info 12 /INPUT 1 "ldpc";
    .port_info 13 /INPUT 1 "ldflag";
    .port_info 14 /INPUT 1 "wr_en";
    .port_info 15 /INPUT 1 "rd_en";
    .port_info 16 /INPUT 11 "ninst_addr";
    .port_info 17 /INPUT 8 "kte";
    .port_info 18 /INPUT 8 "imm";
    .port_info 19 /INPUT 1 "selimm";
    .port_info 20 /OUTPUT 8 "data_out";
    .port_info 21 /OUTPUT 11 "inst_addr";
    .port_info 22 /OUTPUT 11 "stack_addr";
    .port_info 23 /OUTPUT 1 "zero_o";
    .port_info 24 /OUTPUT 1 "carry_o";
L_0000023e97f8b680 .functor BUFZ 11, v0000023e97fdd0a0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0000023e97f8b300 .functor BUFZ 8, v0000023e97fdd140_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023e97fdd0a0_0 .var "PC", 10 0;
L_0000023e98108950 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0000023e97fdc1a0_0 .net/2u *"_ivl_0", 10 0, L_0000023e98108950;  1 drivers
v0000023e97fdc100_0 .net "aluresu", 7 0, L_0000023e97f8aff0;  1 drivers
v0000023e97fdd500_0 .net "carry", 0 0, L_0000023e98103990;  1 drivers
v0000023e97fdc560_0 .var "carry_o", 0 0;
v0000023e97fdc240_0 .net "clk", 0 0, v0000023e981030d0_0;  alias, 1 drivers
v0000023e97fdd280_0 .net "data_in", 7 0, v0000023e981037b0_0;  alias, 1 drivers
v0000023e97fdd320_0 .net "data_out", 7 0, L_0000023e97f8b300;  alias, 1 drivers
v0000023e97fddaa0_0 .net "fifo_out", 10 0, L_0000023e97f8b290;  1 drivers
v0000023e97fdc880_0 .net "imm", 7 0, v0000023e981026a0_0;  alias, 1 drivers
v0000023e97fdc740_0 .net "insel", 0 0, v0000023e98101de0_0;  alias, 1 drivers
v0000023e97fdbca0_0 .net "inst_addr", 10 0, L_0000023e97f8b680;  alias, 1 drivers
v0000023e97fdd3c0_0 .net "kte", 7 0, v0000023e97f97930_0;  alias, 1 drivers
v0000023e97fdbf20_0 .net "ldflag", 0 0, v0000023e98101520_0;  alias, 1 drivers
v0000023e97fdbd40_0 .net "ldpc", 0 0, v0000023e98102560_0;  alias, 1 drivers
v0000023e97fdc6a0_0 .net "muximm", 7 0, L_0000023e98161610;  1 drivers
v0000023e97fdc9c0_0 .net "muxkte", 7 0, L_0000023e98160b70;  1 drivers
v0000023e97fdca60_0 .net "ninst_addr", 10 0, v0000023e981015c0_0;  alias, 1 drivers
v0000023e97fdc2e0_0 .net "opalu", 2 0, v0000023e981009e0_0;  alias, 1 drivers
v0000023e97fdd460_0 .net "portA", 7 0, L_0000023e97f8ab90;  1 drivers
v0000023e97fdbde0_0 .net "portB", 7 0, L_0000023e97f8ace0;  1 drivers
v0000023e97fdcba0_0 .net "raa", 2 0, v0000023e98101ca0_0;  alias, 1 drivers
v0000023e97fdcb00_0 .net "rab", 2 0, v0000023e98101160_0;  alias, 1 drivers
v0000023e97fdcec0_0 .net "rd_en", 0 0, v0000023e98101e80_0;  alias, 1 drivers
v0000023e97fdbe80_0 .net "regmux", 7 0, L_0000023e981044d0;  1 drivers
v0000023e97fdd5a0_0 .net "rst", 0 0, v0000023e98103df0_0;  alias, 1 drivers
v0000023e97fdcc40_0 .net "selimm", 0 0, v0000023e98100e40_0;  alias, 1 drivers
v0000023e97fdbfc0_0 .net "selk", 0 0, v0000023e98100bc0_0;  alias, 1 drivers
v0000023e97fdcce0_0 .net "selpc", 0 0, v0000023e981018e0_0;  alias, 1 drivers
v0000023e97fdc060_0 .net "sh", 2 0, v0000023e98101f20_0;  alias, 1 drivers
v0000023e97fdcd80_0 .net "shiftout", 7 0, v0000023e97fdd140_0;  1 drivers
v0000023e97fdc4c0_0 .net "stack_addr", 10 0, L_0000023e98104430;  alias, 1 drivers
v0000023e97fdce20_0 .net "wa", 2 0, v0000023e98100940_0;  alias, 1 drivers
v0000023e97fdd6e0_0 .net "we", 0 0, v0000023e981022e0_0;  alias, 1 drivers
v0000023e97fdcf60_0 .net "wr_en", 0 0, v0000023e98101b60_0;  alias, 1 drivers
v0000023e98103c10_0 .net "zero", 0 0, L_0000023e98103670;  1 drivers
v0000023e98102ef0_0 .var "zero_o", 0 0;
L_0000023e98104430 .arith/sum 11, L_0000023e97f8b290, L_0000023e98108950;
L_0000023e981044d0 .functor MUXZ 8, L_0000023e98160b70, v0000023e97fdd140_0, v0000023e98101de0_0, C4<>;
L_0000023e98160b70 .functor MUXZ 8, v0000023e981037b0_0, v0000023e97f97930_0, v0000023e98100bc0_0, C4<>;
L_0000023e98161610 .functor MUXZ 8, L_0000023e97f8ace0, v0000023e981026a0_0, v0000023e98100e40_0, C4<>;
S_0000023e97f7c7c0 .scope module, "the_alu" "ALU" 5 67, 6 21 0, S_0000023e97f61eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /INPUT 3 "opalu";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "carry";
L_0000023e97f8aff0 .functor BUFZ 8, v0000023e98100ee0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023e981008a0_0 .net *"_ivl_0", 31 0, L_0000023e98103530;  1 drivers
L_0000023e98108878 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e98101660_0 .net *"_ivl_3", 23 0, L_0000023e98108878;  1 drivers
L_0000023e981088c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e98100a80_0 .net/2u *"_ivl_4", 31 0, L_0000023e981088c0;  1 drivers
v0000023e98101980_0 .net "a", 7 0, L_0000023e97f8ab90;  alias, 1 drivers
v0000023e98102060_0 .net "b", 7 0, L_0000023e98161610;  alias, 1 drivers
v0000023e98100d00_0 .net "carry", 0 0, L_0000023e98103990;  alias, 1 drivers
v0000023e98100da0_0 .net "opalu", 2 0, v0000023e981009e0_0;  alias, 1 drivers
v0000023e98100ee0_0 .var "resu", 7 0;
v0000023e98100f80_0 .net "result", 7 0, L_0000023e97f8aff0;  alias, 1 drivers
v0000023e98101a20_0 .net "zero", 0 0, L_0000023e98103670;  alias, 1 drivers
E_0000023e97fa51b0 .event anyedge, v0000023e981009e0_0, v0000023e98101980_0, v0000023e98102060_0;
L_0000023e98103530 .concat [ 8 24 0 0], v0000023e98100ee0_0, L_0000023e98108878;
L_0000023e98103670 .cmp/eq 32, L_0000023e98103530, L_0000023e981088c0;
L_0000023e98103990 .cmp/gt 8, L_0000023e98161610, L_0000023e97f8ab90;
S_0000023e97f7c950 .scope module, "the_registers" "regfile" 5 66, 7 21 0, S_0000023e97f61eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "datain";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 3 "wa";
    .port_info 4 /INPUT 3 "raa";
    .port_info 5 /INPUT 3 "rab";
    .port_info 6 /OUTPUT 8 "porta";
    .port_info 7 /OUTPUT 8 "portb";
L_0000023e97f8ab90 .functor BUFZ 8, L_0000023e98103490, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023e97f8ace0 .functor BUFZ 8, L_0000023e981038f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023e98102100_0 .net *"_ivl_0", 7 0, L_0000023e98103490;  1 drivers
v0000023e981017a0_0 .net *"_ivl_10", 4 0, L_0000023e98104110;  1 drivers
L_0000023e98108830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023e981021a0_0 .net *"_ivl_13", 1 0, L_0000023e98108830;  1 drivers
v0000023e98101ac0_0 .net *"_ivl_2", 4 0, L_0000023e98103fd0;  1 drivers
L_0000023e981087e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023e98101020_0 .net *"_ivl_5", 1 0, L_0000023e981087e8;  1 drivers
v0000023e981012a0_0 .net *"_ivl_8", 7 0, L_0000023e981038f0;  1 drivers
v0000023e981010c0_0 .net "clk", 0 0, v0000023e981030d0_0;  alias, 1 drivers
v0000023e98101340_0 .net "datain", 7 0, L_0000023e981044d0;  alias, 1 drivers
v0000023e98101200 .array "mem", 0 7, 7 0;
v0000023e981013e0_0 .net "porta", 7 0, L_0000023e97f8ab90;  alias, 1 drivers
v0000023e98101480_0 .net "portb", 7 0, L_0000023e97f8ace0;  alias, 1 drivers
v0000023e98101840_0 .net "raa", 2 0, v0000023e98101ca0_0;  alias, 1 drivers
v0000023e98101c00_0 .net "rab", 2 0, v0000023e98101160_0;  alias, 1 drivers
v0000023e98102240_0 .net "wa", 2 0, v0000023e98100940_0;  alias, 1 drivers
v0000023e97fdd640_0 .net "we", 0 0, v0000023e981022e0_0;  alias, 1 drivers
L_0000023e98103490 .array/port v0000023e98101200, L_0000023e98103fd0;
L_0000023e98103fd0 .concat [ 3 2 0 0], v0000023e98101ca0_0, L_0000023e981087e8;
L_0000023e981038f0 .array/port v0000023e98101200, L_0000023e98104110;
L_0000023e98104110 .concat [ 3 2 0 0], v0000023e98101160_0, L_0000023e98108830;
S_0000023e97f7cae0 .scope module, "the_shifter" "shiftbyte" 5 68, 8 21 0, S_0000023e97f61eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /OUTPUT 8 "dshift";
    .port_info 2 /INPUT 3 "sh";
v0000023e97fdc380_0 .net "din", 7 0, L_0000023e97f8aff0;  alias, 1 drivers
v0000023e97fdd140_0 .var "dshift", 7 0;
v0000023e97fdd820_0 .net "sh", 2 0, v0000023e98101f20_0;  alias, 1 drivers
E_0000023e97fa53b0 .event anyedge, v0000023e98101f20_0, v0000023e98100f80_0;
S_0000023e97f7adc0 .scope module, "the_stack" "LIFO" 5 69, 9 6 0, S_0000023e97f61eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 11 "din";
    .port_info 5 /OUTPUT 11 "dout";
L_0000023e97f8b290 .functor BUFZ 11, L_0000023e98103d50, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0000023e97fdd960_0 .net *"_ivl_0", 10 0, L_0000023e98103d50;  1 drivers
v0000023e97fdc920_0 .net *"_ivl_2", 5 0, L_0000023e98104390;  1 drivers
L_0000023e98108908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023e97fdd780_0 .net *"_ivl_5", 1 0, L_0000023e98108908;  1 drivers
v0000023e97fdd8c0_0 .net "clk", 0 0, v0000023e981030d0_0;  alias, 1 drivers
v0000023e97fdc7e0_0 .net "din", 10 0, v0000023e97fdd0a0_0;  1 drivers
v0000023e97fdbc00_0 .net "dout", 10 0, L_0000023e97f8b290;  alias, 1 drivers
v0000023e97fdc600_0 .net "rd_en", 0 0, v0000023e98101e80_0;  alias, 1 drivers
v0000023e97fdda00_0 .net "rst", 0 0, v0000023e98103df0_0;  alias, 1 drivers
v0000023e97fdc420 .array "stack", 0 15, 10 0;
v0000023e97fdd1e0_0 .var "stack_addr", 3 0;
v0000023e97fdd000_0 .net "wr_en", 0 0, v0000023e98101b60_0;  alias, 1 drivers
L_0000023e98103d50 .array/port v0000023e97fdc420, L_0000023e98104390;
L_0000023e98104390 .concat [ 4 2 0 0], v0000023e97fdd1e0_0, L_0000023e98108908;
    .scope S_0000023e97f8a6b0;
T_0 ;
    %wait E_0000023e97fa5bb0;
    %load/vec4 v0000023e981024c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023e98100c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %jmp T_0.34;
T_0.2 ;
    %load/vec4 v0000023e98102420_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_0.56, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.57, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.58, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_0.59, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.60, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_0.61, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_0.62, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_0.63, 6;
    %pushi/vec4 30, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.35 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.36 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.37 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.38 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.39 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.40 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.41 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.42 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.43 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.44 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.45 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.46 ;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.47 ;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.48 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.49 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.50 ;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.51 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.52 ;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.53 ;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.54 ;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.55 ;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.56 ;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.57 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.58 ;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.59 ;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.60 ;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.61 ;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.62 ;
    %pushi/vec4 29, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.63 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.65;
T_0.65 ;
    %pop/vec4 1;
    %jmp T_0.34;
T_0.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.7 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.9 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.10 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.13 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.14 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.15 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.16 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.17 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.19 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.20 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.21 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.22 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.23 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.24 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.28 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.29 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.30 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.31 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.32 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000023e98100c60_0, 0;
    %jmp T_0.34;
T_0.34 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023e97f8a6b0;
T_1 ;
    %wait E_0000023e97fa4e70;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023e98100800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98102380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98101d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023e98101160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023e98101f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98101520_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98100bc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023e97f97930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98101b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98101e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023e981026a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98100e40_0, 0;
    %load/vec4 v0000023e98100c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %jmp T_1.32;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %jmp T_1.32;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %load/vec4 v0000023e98102420_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_1.33, 4;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023e98100800_0, 0;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v0000023e98102420_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_1.35, 4;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023e98100800_0, 0;
    %jmp T_1.36;
T_1.35 ;
    %load/vec4 v0000023e98102420_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_1.37, 4;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023e981015c0_0, 0;
    %jmp T_1.38;
T_1.37 ;
    %load/vec4 v0000023e98102420_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_1.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101e80_0, 0;
T_1.39 ;
T_1.38 ;
T_1.36 ;
T_1.34 ;
    %jmp T_1.32;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98100bc0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023e97f97930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %jmp T_1.32;
T_1.3 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101d40_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023e98100800_0, 0;
    %jmp T_1.32;
T_1.4 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.5 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102380_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023e98100800_0, 0;
    %jmp T_1.32;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101520_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0000023e98101160_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %jmp T_1.32;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101520_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0000023e98101160_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101520_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0000023e98101160_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101520_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0000023e98101160_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101520_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0000023e98101160_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101520_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0000023e98101160_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.12 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %jmp T_1.32;
T_1.13 ;
    %load/vec4 v0000023e98101fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.41, 8;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
T_1.41 ;
    %jmp T_1.32;
T_1.14 ;
    %load/vec4 v0000023e98101fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.43, 8;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
T_1.43 ;
    %jmp T_1.32;
T_1.15 ;
    %load/vec4 v0000023e97f96b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.45, 8;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
T_1.45 ;
    %jmp T_1.32;
T_1.16 ;
    %load/vec4 v0000023e97f96b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.47, 8;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
T_1.47 ;
    %jmp T_1.32;
T_1.17 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101b60_0, 0;
    %jmp T_1.32;
T_1.18 ;
    %load/vec4 v0000023e98101fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.49, 8;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101b60_0, 0;
T_1.49 ;
    %jmp T_1.32;
T_1.19 ;
    %load/vec4 v0000023e98101fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.51, 8;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101b60_0, 0;
T_1.51 ;
    %jmp T_1.32;
T_1.20 ;
    %load/vec4 v0000023e97f96b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.53, 8;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101b60_0, 0;
T_1.53 ;
    %jmp T_1.32;
T_1.21 ;
    %load/vec4 v0000023e97f96b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.55, 8;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 11, 0, 2;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101b60_0, 0;
T_1.55 ;
    %jmp T_1.32;
T_1.22 ;
    %load/vec4 v0000023e98101700_0;
    %assign/vec4 v0000023e981015c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981018e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98102560_0, 0;
    %jmp T_1.32;
T_1.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101520_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000023e981026a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98100e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.24 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023e98101f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.25 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000023e98101f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.26 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023e98101f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.27 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000023e98101f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.28 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023e98101f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.29 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000023e98101f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.30 ;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98101ca0_0, 0;
    %load/vec4 v0000023e98100b20_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0000023e98100940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e98101de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023e981022e0_0, 0;
    %jmp T_1.32;
T_1.31 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023e981009e0_0, 0;
    %jmp T_1.32;
T_1.32 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023e97f7c950;
T_2 ;
    %wait E_0000023e97fa5cb0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e98101200, 0, 4;
    %load/vec4 v0000023e97fdd640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000023e98101340_0;
    %load/vec4 v0000023e98102240_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e98101200, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023e97f7c7c0;
T_3 ;
    %wait E_0000023e97fa51b0;
    %load/vec4 v0000023e98100da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %load/vec4 v0000023e98101980_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000023e98100ee0_0, 0;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0000023e98101980_0;
    %inv;
    %assign/vec4 v0000023e98100ee0_0, 0;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0000023e98101980_0;
    %load/vec4 v0000023e98102060_0;
    %and;
    %assign/vec4 v0000023e98100ee0_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0000023e98101980_0;
    %load/vec4 v0000023e98102060_0;
    %xor;
    %assign/vec4 v0000023e98100ee0_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0000023e98101980_0;
    %load/vec4 v0000023e98102060_0;
    %or;
    %assign/vec4 v0000023e98100ee0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000023e98101980_0;
    %assign/vec4 v0000023e98100ee0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000023e98101980_0;
    %load/vec4 v0000023e98102060_0;
    %add;
    %assign/vec4 v0000023e98100ee0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000023e98101980_0;
    %load/vec4 v0000023e98102060_0;
    %sub;
    %assign/vec4 v0000023e98100ee0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023e97f7cae0;
T_4 ;
    %wait E_0000023e97fa53b0;
    %load/vec4 v0000023e97fdd820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %load/vec4 v0000023e97fdc380_0;
    %assign/vec4 v0000023e97fdd140_0, 0;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0000023e97fdc380_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000023e97fdd140_0, 0;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0000023e97fdc380_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000023e97fdc380_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023e97fdd140_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000023e97fdc380_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023e97fdd140_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0000023e97fdc380_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023e97fdc380_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023e97fdd140_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0000023e97fdc380_0;
    %assign/vec4 v0000023e97fdd140_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000023e97fdc380_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000023e97fdd140_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000023e97fdc380_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023e97fdd140_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023e97f7adc0;
T_5 ;
    %wait E_0000023e97fa5cb0;
    %load/vec4 v0000023e97fdda00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023e97fdd1e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023e97fdd000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023e97fdc600_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000023e97fdd1e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0000023e97fdd1e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000023e97fdd1e0_0, 0;
T_5.4 ;
T_5.2 ;
    %load/vec4 v0000023e97fdd000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023e97fdc600_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0000023e97fdd1e0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_5.8, 5;
    %load/vec4 v0000023e97fdd1e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000023e97fdd1e0_0, 0;
T_5.8 ;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023e97f7adc0;
T_6 ;
    %wait E_0000023e97fa5cb0;
    %load/vec4 v0000023e97fdd000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000023e97fdc7e0_0;
    %load/vec4 v0000023e97fdd1e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e97fdc420, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023e97f61eb0;
T_7 ;
    %wait E_0000023e97fa5bb0;
    %load/vec4 v0000023e97fdd5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e98102ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e97fdc560_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023e97fdbf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023e98103c10_0;
    %assign/vec4 v0000023e98102ef0_0, 0;
    %load/vec4 v0000023e97fdd500_0;
    %assign/vec4 v0000023e97fdc560_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023e97f61eb0;
T_8 ;
    %wait E_0000023e97fa5bb0;
    %load/vec4 v0000023e97fdd5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000023e97fdd0a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023e97fdbd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000023e97fdcce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0000023e97fdca60_0;
    %assign/vec4 v0000023e97fdd0a0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000023e97fdd0a0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000023e97fdd0a0_0, 0;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023e97f8a520;
T_9 ;
    %vpi_call 3 34 "$readmemh", P_0000023e97fa5c70, v0000023e97f97750, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000011111111111 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000023e97f8a520;
T_10 ;
    %wait E_0000023e97fa5cb0;
    %load/vec4 v0000023e97f977f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000023e97f97430_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023e97f97750, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023e97f97430_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000023e97f97750, 4;
    %assign/vec4 v0000023e97f96e90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023e97fb92d0;
T_11 ;
    %vpi_call 2 103 "$dumpfile", "tb_natalius.vcd" {0 0 0};
    %vpi_call 2 104 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023e97fb92d0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000023e97fb92d0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e981030d0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000023e97fb92d0;
T_13 ;
    %delay 10000, 0;
    %load/vec4 v0000023e981030d0_0;
    %inv;
    %store/vec4 v0000023e981030d0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023e97fb92d0;
T_14 ;
    %delay 2000000, 0;
    %vpi_call 2 114 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000023e97fb92d0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e98103df0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e98103df0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 123, 0, 8;
    %store/vec4 v0000023e981037b0_0, 0, 8;
    %delay 1800000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e98103df0_0, 0, 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "natalius_processor.v";
    "./instruction_memory.v";
    "./control_unit.v";
    "./data_path.v";
    "./ALU.v";
    "./regfile.v";
    "./shiftbyte.v";
    "./LIFO.v";
