#ifndef _AIR_ETH_XSGMII_CONFIG_
#define _AIR_ETH_XSGMII_CONFIG_

#include "xfi_pcs_20210924_reg.h"
#include "rate_adaption_csr_XGMII_reg.h"
#include "rate_adaption_csr_XGMII_hal_reg.h"
#include "xfi_pcs_20210924_hal_reg.h"
//#include "multi_sgmii_csr_TX_reg.h"
#include "hsgmii_csr_pcs_reg.h"
#include "hsgmii_csr_pcs_hal_reg.h"
#include "hsgmii_an_csr_reg.h"
#include "hsgmii_an_csr_hal_reg.h"
#include "multi_phy_ana_reg.h"
#include "multi_phy_ana_hal_reg.h"
#include "xfi_ana_pxp_reg.h"
#include "xfi_ana_pxp_hal_reg.h"
#include "../../sgmii_globaldef.h"
#include "air_xsgmii.h"
#include "en7581_xfi_pma_reg.h"
#include "en7581_xfi_pma_hal_reg.h"
#include "multi_sgmii_csr_RX_reg.h"
#include "multi_sgmii_csr_RX_hal_reg.h"
#include "multi_phy_ana_hal_reg.h"
#include "multi_phy_ana_reg.h"
#include "multi_sgmii_csr_RX_RO_reg.h"
#include "multi_sgmii_csr_RX_RO_hal_reg.h"
#include "multi_sgmii_csr_TX_reg.h"
#include "multi_sgmii_csr_TX_hal_reg.h"



#define USXGMII_INT_EN              			0x5f0
#define USXGMII_INT_STA_CLR         			0x5f4
#define USXGMII_INT_STA             			0x5f8
	
#define USXGMII_PCS1_BASE_OFFSET    			(RgAddr) 0x0900
#define USXGMII_PCS2_BASE_OFFSET    			(RgAddr) 0x0A00
#define SGMII_AN_BASE_OFFSET      				(RgAddr) 0x0000
#define USXGMII_RA_BASE_OFFSET      		 	(RgAddr) 0x0000
#define PXP_BASE_OFFSET   						(RgAddr) 0x0000
#define MULTI_PHY_ANA_BASE_OFFSET   			(RgAddr) 0x0000
#define USXGMII_MULTI_SGMII_BASE_OFFSET      	(RgAddr) 0x0000
#define PMA_BASE_OFFSET   						(RgAddr) 0x0000

#define SGMII_PCS2_BASE_OFFSET    				(RgAddr) 0x0A00 //1fax0a00
//#define SGMII_AN_BASE_OFFSET      				(RgAddr) 0x0000 //1fax0000
#define SGMII_RA_BASE_OFFSET      		 		(RgAddr) 0x0000 //1fax6000
#define SGMII_MULTI_PHY_ANA_BASE_OFFSET   		(RgAddr) 0x0000 //1faxa000
#define SGMII_MULTI_SGMII_BASE_OFFSET      		(RgAddr) 0x0000 //1fax4000

#define xsgmii_table air_pcie1_xsgmii_of_id
#define COMPATIBLE "airoha,air-pcie1_xgmii"
#define XSGMII_DRV air_pcie1_xsgmii_driver
#define DESCRIPTION "pcie1 xsgmii driver"
#define NAME "air_pcie1_xsgmii"
#define VER "AN7583.PCIE1.0.6.0106"
#define DRV PCIE1_XSGMII_DRV


/***Additional feature***/
//Support FPGA
#ifndef CONFIG_USE_MT7520_ASIC
	#define FPGA_PLATFORM
#endif	

#ifndef FPGA_PLATFORM
  #define FPGA_PLATFORM
#endif

#ifndef FPGA_PLATFORM
  #define FPGA_PLATFORM
#endif

//#define Enable_IRQ

//Support scu mod & rst operation
#define SCU_MOD_RST_OP
#ifdef SCU_MOD_RST_OP
	extern u32 GET_NP_SCU_SERDES_USB0_SEL(void);
	extern void SET_NP_SCU_SERDES_USB0_SEL(u32 val);
	extern u32 GET_SCU_RST_RG(void);
	extern void SET_SCU_RST_RG(u32 val);
	static u32 (*fptr_SCU_GetModSel)(void)= GET_NP_SCU_SERDES_USB0_SEL;
	static void (*fptr_SCU_SetModSel)(u32)= SET_NP_SCU_SERDES_USB0_SEL;
	static u32 (*fptr_SCU_GetModRst)(void)= GET_SCU_RST_RG;
	static void (*fptr_SCU_SetModRst)(u32)= SET_SCU_RST_RG;
	#define SCU_GetModSel (*fptr_SCU_GetModSel)
	#define SCU_SetModSel (*fptr_SCU_SetModSel)
	#define SCU_GetModRst (*fptr_SCU_GetModRst)
	#define SCU_SetModRst (*fptr_SCU_SetModRst)
	#define SCU_PHY_RST_POS 8
	#define SCU_RST_BIT 0b1
	//#define SCU_MAC_RST_POS 7
#endif
//Debug print
extern u8 dbg_print;


//control
static RGDATA_t aux = {0};
//PMA-------------------------------

//PCS-------------------------------
#define codition_int_dis (aux.bit.b1 = 1)
//MISC------------------------------


static RGDATA_t xsgmii_flag = {0};
//PMA-------------------------------

//PCS-------------------------------

//MISC------------------------------
#define XSGMII_REQ_IRQ xsgmii_flag.bit.b24
#endif
