// Seed: 740508939
module module_1 (
    output wand id_0,
    output wire id_1,
    output tri1 id_2,
    output wand id_3,
    output uwire id_4,
    output tri1 id_5,
    input uwire id_6,
    output tri id_7,
    output wand id_8,
    input supply0 id_9,
    output wand module_0,
    input uwire id_11,
    input supply1 id_12,
    input tri id_13,
    output tri0 id_14,
    input wire id_15,
    input wor id_16,
    output supply0 id_17,
    output supply0 id_18,
    output wor id_19,
    output tri1 id_20,
    output tri1 id_21,
    output tri0 id_22,
    input uwire id_23,
    output supply0 id_24,
    input uwire id_25,
    input wand id_26,
    input supply1 id_27,
    output tri0 id_28,
    output uwire id_29,
    output wire id_30,
    input wor id_31,
    input tri1 id_32,
    input wand id_33,
    input wor id_34,
    input supply0 id_35,
    input tri0 id_36,
    input tri1 id_37,
    input tri0 id_38,
    output wor id_39,
    input uwire id_40
);
  generate
    assign id_30 = 1;
  endgenerate
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output uwire id_5,
    output supply1 id_6
);
  generate
    always @(id_4) begin : LABEL_0
      release id_6;
    end
  endgenerate
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_2,
      id_5,
      id_2,
      id_1,
      id_5,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4,
      id_0,
      id_2,
      id_1,
      id_1,
      id_5,
      id_2,
      id_6,
      id_5,
      id_5,
      id_2,
      id_4,
      id_2,
      id_3,
      id_0,
      id_4,
      id_5,
      id_6,
      id_5,
      id_1,
      id_0,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3
  );
endmodule
