Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Aug 29 15:29:05 2024
| Host         : AG-Predator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file compleA2_4bits_timing_summary_routed.rpt -pb compleA2_4bits_timing_summary_routed.pb -rpx compleA2_4bits_timing_summary_routed.rpx -warn_on_violation
| Design       : compleA2_4bits
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 5.102ns (55.163%)  route 4.147ns (44.837%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  I_IBUF[3]_inst/O
                         net (fo=4, routed)           1.716     3.165    O_OBUF[3]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.124     3.289 r  O_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.431     5.720    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.249 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.249    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.093ns  (logic 5.307ns (58.366%)  route 3.786ns (41.634%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  I_IBUF[3]_inst/O
                         net (fo=4, routed)           1.716     3.165    O_OBUF[3]
    SLICE_X0Y12          LUT4 (Prop_lut4_I1_O)        0.152     3.317 r  O_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.070     5.386    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     9.093 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.093    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[2]
                            (input port)
  Destination:            O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.304ns  (logic 5.089ns (61.283%)  route 3.215ns (38.717%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  I[2] (IN)
                         net (fo=0)                   0.000     0.000    I[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  I_IBUF[2]_inst/O
                         net (fo=3, routed)           1.506     2.970    I_IBUF[2]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.124     3.094 r  O_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.709     4.803    O_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.304 r  O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.304    O[2]
    U19                                                               r  O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.958ns (66.639%)  route 2.482ns (33.361%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  I_IBUF[3]_inst/O
                         net (fo=4, routed)           2.482     3.930    O_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.439 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.439    O[3]
    V19                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.427ns (67.376%)  route 0.691ns (32.624%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  I_IBUF[3]_inst/O
                         net (fo=4, routed)           0.691     0.908    O_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.118 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.118    O[3]
    V19                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.464ns (63.401%)  route 0.845ns (36.599%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  I_IBUF[3]_inst/O
                         net (fo=4, routed)           0.494     0.711    O_OBUF[3]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.756 r  O_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.107    O_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.309 r  O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.309    O[2]
    U19                                                               r  O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.545ns (65.185%)  route 0.825ns (34.815%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  I_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.564    I_IBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.048     0.612 r  O_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.103    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.371 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.371    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.505ns (60.840%)  route 0.969ns (39.160%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  I_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.564    I_IBUF[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.609 r  O_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.634     1.243    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.474 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.474    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------





