
# (C) 2001-2023 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and 
# other software and tools, and its AMPP partner logic functions, and 
# any output files any of the foregoing (including device programming 
# or simulation files), and any associated documentation or information 
# are expressly subject to the terms and conditions of the Altera 
# Program License Subscription Agreement, Altera MegaCore Function 
# License Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by Altera 
# or its authorized distributors. Please refer to the applicable 
# agreement for further details.

# ACDS 21.1 842 win32 2023.04.01.13:16:59

# ----------------------------------------
# ncsim - auto-generated simulation script

# ----------------------------------------
# This script provides commands to simulate the following IP detected in
# your Quartus project:
#     tb
# 
# Altera recommends that you source this Quartus-generated IP simulation
# script from your own customized top-level script, and avoid editing this
# generated script.
# 
# To write a top-level shell script that compiles Altera simulation libraries
# and the Quartus-generated IP in your project, along with your design and
# testbench files, copy the text from the TOP-LEVEL TEMPLATE section below
# into a new file, e.g. named "ncsim.sh", and modify text as directed.
# 
# You can also modify the simulation flow to suit your needs. Set the
# following variables to 1 to disable their corresponding processes:
# - SKIP_FILE_COPY: skip copying ROM/RAM initialization files
# - SKIP_DEV_COM: skip compiling the Quartus EDA simulation library
# - SKIP_COM: skip compiling Quartus-generated IP simulation files
# - SKIP_ELAB and SKIP_SIM: skip elaboration and simulation
# 
# ----------------------------------------
# # TOP-LEVEL TEMPLATE - BEGIN
# #
# # QSYS_SIMDIR is used in the Quartus-generated IP simulation script to
# # construct paths to the files required to simulate the IP in your Quartus
# # project. By default, the IP script assumes that you are launching the
# # simulator from the IP script location. If launching from another
# # location, set QSYS_SIMDIR to the output directory you specified when you
# # generated the IP script, relative to the directory from which you launch
# # the simulator. In this case, you must also copy the generated files
# # "cds.lib" and "hdl.var" - plus the directory "cds_libs" if generated - 
# # into the location from which you launch the simulator, or incorporate
# # into any existing library setup.
# #
# # Run Quartus-generated IP simulation script once to compile Quartus EDA
# # simulation libraries and Quartus-generated IP simulation files, and copy
# # any ROM/RAM initialization files to the simulation directory.
# # - If necessary, specify any compilation options:
# #   USER_DEFINED_COMPILE_OPTIONS
# #   USER_DEFINED_VHDL_COMPILE_OPTIONS applied to vhdl compiler
# #   USER_DEFINED_VERILOG_COMPILE_OPTIONS applied to verilog compiler
# #
# source <script generation output directory>/cadence/ncsim_setup.sh \
# SKIP_ELAB=1 \
# SKIP_SIM=1 \
# USER_DEFINED_COMPILE_OPTIONS=<compilation options for your design> \
# USER_DEFINED_VHDL_COMPILE_OPTIONS=<VHDL compilation options for your design> \
# USER_DEFINED_VERILOG_COMPILE_OPTIONS=<Verilog compilation options for your design> \
# QSYS_SIMDIR=<script generation output directory>
# #
# # Compile all design files and testbench files, including the top level.
# # (These are all the files required for simulation other than the files
# # compiled by the IP script)
# #
# ncvlog <compilation options> <design and testbench files>
# #
# # TOP_LEVEL_NAME is used in this script to set the top-level simulation or
# # testbench module/entity name.
# #
# # Run the IP script again to elaborate and simulate the top level:
# # - Specify TOP_LEVEL_NAME and USER_DEFINED_ELAB_OPTIONS.
# # - Override the default USER_DEFINED_SIM_OPTIONS. For example, to run
# #   until $finish(), set to an empty string: USER_DEFINED_SIM_OPTIONS="".
# #
# source <script generation output directory>/cadence/ncsim_setup.sh \
# SKIP_FILE_COPY=1 \
# SKIP_DEV_COM=1 \
# SKIP_COM=1 \
# TOP_LEVEL_NAME=<simulation top> \
# USER_DEFINED_ELAB_OPTIONS=<elaboration options for your design> \
# USER_DEFINED_SIM_OPTIONS=<simulation options for your design>
# #
# # TOP-LEVEL TEMPLATE - END
# ----------------------------------------
# 
# IP SIMULATION SCRIPT
# ----------------------------------------
# If tb is one of several IP cores in your
# Quartus project, you can generate a simulation script
# suitable for inclusion in your top-level simulation
# script by running the following command line:
# 
# ip-setup-simulation --quartus-project=<quartus project>
# 
# ip-setup-simulation will discover the Altera IP
# within the Quartus project, and generate a unified
# script which supports all the Altera IP within the design.
# ----------------------------------------
# ACDS 21.1 842 win32 2023.04.01.13:16:59
# ----------------------------------------
# initialize variables
TOP_LEVEL_NAME="tb"
QSYS_SIMDIR="./../"
QUARTUS_INSTALL_DIR="C:/intelfpga_lite/21.1/quartus/"
SKIP_FILE_COPY=0
SKIP_DEV_COM=0
SKIP_COM=0
SKIP_ELAB=0
SKIP_SIM=0
USER_DEFINED_ELAB_OPTIONS=""
USER_DEFINED_SIM_OPTIONS="-input \"@run 100; exit\""

# ----------------------------------------
# overwrite variables - DO NOT MODIFY!
# This block evaluates each command line argument, typically used for 
# overwriting variables. An example usage:
#   sh <simulator>_setup.sh SKIP_SIM=1
for expression in "$@"; do
  eval $expression
  if [ $? -ne 0 ]; then
    echo "Error: This command line argument, \"$expression\", is/has an invalid expression." >&2
    exit $?
  fi
done

# ----------------------------------------
# initialize simulation properties - DO NOT MODIFY!
ELAB_OPTIONS=""
SIM_OPTIONS=""
if [[ `ncsim -version` != *"ncsim(64)"* ]]; then
  :
else
  :
fi

# ----------------------------------------
# create compilation libraries
mkdir -p ./libraries/work/
mkdir -p ./libraries/altera_common_sv_packages/
mkdir -p ./libraries/softmax_internal_inst/
mkdir -p ./libraries/relu4_internal_inst/
mkdir -p ./libraries/relu3_internal_inst/
mkdir -p ./libraries/relu2_internal_inst/
mkdir -p ./libraries/relu1_internal_inst/
mkdir -p ./libraries/fc3_internal_inst/
mkdir -p ./libraries/fc1_internal_inst/
mkdir -p ./libraries/conv2_internal_inst/
mkdir -p ./libraries/conv1_internal_inst/
mkdir -p ./libraries/avgpooling2_internal_inst/
mkdir -p ./libraries/avgpooling1_internal_inst/
mkdir -p ./libraries/irq_mapper/
mkdir -p ./libraries/stream_source_dpi_bfm_avgpooling1_in0_inst/
mkdir -p ./libraries/split_component_start_inst/
mkdir -p ./libraries/softmax_inst/
mkdir -p ./libraries/relu4_inst/
mkdir -p ./libraries/relu3_inst/
mkdir -p ./libraries/relu2_inst/
mkdir -p ./libraries/relu1_inst/
mkdir -p ./libraries/mm_agent_dpi_bfm_avgpooling1_avmm_0_rw_inst/
mkdir -p ./libraries/main_dpi_controller_inst/
mkdir -p ./libraries/fc3_inst/
mkdir -p ./libraries/fc1_inst/
mkdir -p ./libraries/conv2_inst/
mkdir -p ./libraries/conv1_inst/
mkdir -p ./libraries/conv1_component_dpi_controller_implicit_ready_conduit_fanout_inst/
mkdir -p ./libraries/conv1_component_dpi_controller_bind_conduit_fanout_inst/
mkdir -p ./libraries/concatenate_component_done_inst/
mkdir -p ./libraries/component_dpi_controller_avgpooling1_inst/
mkdir -p ./libraries/clock_reset_inst/
mkdir -p ./libraries/avgpooling2_inst/
mkdir -p ./libraries/avgpooling1_inst/
mkdir -p ./libraries/avgpooling1_component_dpi_controller_implicit_ready_conduit_fanout_inst/
mkdir -p ./libraries/avgpooling1_component_dpi_controller_bind_conduit_fanout_inst/
mkdir -p ./libraries/altera_ver/
mkdir -p ./libraries/lpm_ver/
mkdir -p ./libraries/sgate_ver/
mkdir -p ./libraries/altera_mf_ver/
mkdir -p ./libraries/altera_lnsim_ver/
mkdir -p ./libraries/cyclonev_ver/
mkdir -p ./libraries/cyclonev_hssi_ver/
mkdir -p ./libraries/cyclonev_pcie_hip_ver/

# ----------------------------------------
# copy RAM/ROM files to simulation directory
if [ $SKIP_FILE_COPY -eq 0 ]; then
  cp -f $QSYS_SIMDIR/submodules/softmax_flt_i_sfc_logic_s_c0_in_for_body0000113_invTables_lutmem.hex ./
  cp -f $QSYS_SIMDIR/submodules/softmax_flt_i_sfc_logic_s_c0_in_for_body0000114_invTables_lutmem.hex ./
  cp -f $QSYS_SIMDIR/submodules/softmax_flt_i_sfc_logic_s_c0_in_for_body0000117_invTables_lutmem.hex ./
  cp -f $QSYS_SIMDIR/submodules/softmax_flt_i_sfc_logic_s_c0_in_for_body0000121_invTables_lutmem.hex ./
fi

# ----------------------------------------
# compile device library files
if [ $SKIP_DEV_COM -eq 0 ]; then
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_primitives.v"                      -work altera_ver           
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/220model.v"                               -work lpm_ver              
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/sgate.v"                                  -work sgate_ver            
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_mf.v"                              -work altera_mf_ver        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_lnsim.sv"                          -work altera_lnsim_ver     
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cadence/cyclonev_atoms_ncrypt.v"          -work cyclonev_ver         
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cadence/cyclonev_hmi_atoms_ncrypt.v"      -work cyclonev_ver         
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cyclonev_atoms.v"                         -work cyclonev_ver         
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cadence/cyclonev_hssi_atoms_ncrypt.v"     -work cyclonev_hssi_ver    
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cyclonev_hssi_atoms.v"                    -work cyclonev_hssi_ver    
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cadence/cyclonev_pcie_hip_atoms_ncrypt.v" -work cyclonev_pcie_hip_ver
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QUARTUS_INSTALL_DIR/eda/sim_lib/cyclonev_pcie_hip_atoms.v"                -work cyclonev_pcie_hip_ver
fi

# ----------------------------------------
# compile design files in correct order
if [ $SKIP_COM -eq 0 ]; then
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/verbosity_pkg.sv"                                                              -work altera_common_sv_packages                                               -cdslib ./cds_libs/altera_common_sv_packages.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avalon_mm_pkg.sv"                                                              -work altera_common_sv_packages                                               -cdslib ./cds_libs/altera_common_sv_packages.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avalon_utilities_pkg.sv"                                                       -work altera_common_sv_packages                                               -cdslib ./cds_libs/altera_common_sv_packages.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_function_wrapper.sv"                                                   -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_function.sv"                                                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B2_sr_0.sv"                                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B3_sr_1.sv"                                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B4_sr_1.sv"                                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B5_sr_0.sv"                                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B0_runOnce.sv"                                                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B0_runOnce_stall_region.sv"                                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B0_runOnce_merge_reg.sv"                                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B0_runOnce_branch.sv"                                                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B0_runOnce_merge.sv"                                                   -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B1_start.sv"                                                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B1_start_stall_region.sv"                                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_iord_bl_call_unnamed_softmax2_softmax0.sv"                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_sfc_s_c0_in_wt_entry_s_c0_enter1_softmax0.sv"                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_sfc_exit_s_c0_out_wt0000y_s_c0_exit_softmax0.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_softmax0.sv"                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pipeline_keep_going25_0.sv"                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i1_notexitcond26_0.sv"                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_softmax0.sv"                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_softmax0.sv"                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B1_start_merge_reg.sv"                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B1_start_branch.sv"                                                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B1_start_merge.sv"                                                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B2.sv"                                                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B2_stall_region.sv"                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B2_branch.sv"                                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B2_merge.sv"                                                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B3.sv"                                                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B3_stall_region.sv"                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_sfc_s_c0_in_for_body_s_c0_enter282_softmax1.sv"                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit30_softmax0.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_sfc_exit_s_c0_out_fo00000_softmax1_data_fifo.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_sfc_exit_s_c0_out_fo0000ftmax1_full_detector.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_sfc_logic_s_c0_in_for_body_s_c0_enter282_softmax0.sv"                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_flt_i_sfc_logic_s_c0_in_for_body000006uq0cp0ju20cp0jtj0u.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_flt_i_sfc_logic_s_c0_in_for_body00003a0054c2a6344c246w65.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_ffwd_dest_p1024f32_in0265_0.sv"                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_ffwd_source_f32_unnamed_6_softmax0.sv"                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_mem_unnamed_5_softmax0.sv"                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pipeline_keep_going12_0.sv"                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_f32_sum_025_pop9_0.sv"                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i32_i_024_pop10_0.sv"                                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i4_cleanups15_pop12_0.sv"                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i4_initerations10_pop11_0.sv"                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop8_0.sv"                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_f32_sum_025_push9_0.sv"                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i1_lastiniteration14_0.sv"                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i1_notexitcond22_0.sv"                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i32_i_024_push10_0.sv"                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i4_cleanups15_push12_0.sv"                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i4_initerations10_push11_0.sv"                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i5_fpga_indvars_iv_push8_0.sv"                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B3_merge_reg.sv"                                                       -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B3_branch.sv"                                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B3_merge.sv"                                                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B4.sv"                                                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B4_stall_region.sv"                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_sfc_s_c0_in_for_body3_s_c0_enter333_softmax30.sv"                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_sfc_exit_s_c0_out_fo0000s_c0_exit37_softmax0.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_sfc_exit_s_c0_out_fo00007_softmax1_data_fifo.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_sfc_exit_s_c0_out_fo0001ftmax1_full_detector.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter333_softmax0.sv"               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_flt_i_sfc_logic_s_c0_in_for_body000106uq0cp0ju20cp0jtj0u.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_flt_i_sfc_logic_s_c0_in_for_body0000b0c2463a0054c2a6355y.sv"           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_ffwd_dest_f32_add7_0.sv"                                   -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B4_merge_reg.sv"                                                       -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_ffwd_dest_p1024f32_in0264_0.sv"                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_ffwd_dest_p1024f32_out0276_0.sv"                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_mem_memdep_0.sv"                                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_mem_unnamed_7_softmax0.sv"                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_readdata_reg_unnamed_7_softmax1.sv"                                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pipeline_keep_going_0.sv"                                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pipeline_keep_going_3_reg.sv"                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i1_memdep_phi_pop15_0.sv"                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i1_memdep_phi_pop15_6_reg.sv"                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i32_i_123_pop14_0.sv"                                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i32_i_123_pop14_5_reg.sv"                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i4_cleanups_pop17_0.sv"                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i4_cleanups_pop17_2_reg.sv"                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i4_initerations_pop16_0.sv"                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i4_initerations_pop16_4_reg.sv"                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i5_fpga_indvars_iv1_pop13_0.sv"                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pop_i5_fpga_indvars_iv1_pop13_7_reg.sv"                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i1_lastiniteration_0.sv"                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i1_lastiniteration_25_reg.sv"                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i1_memdep_phi_push15_0.sv"                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i1_memdep_phi_push15_35_reg.sv"                       -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i1_notexitcond_0.sv"                                  -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i1_notexitcond_23_reg.sv"                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i32_i_123_push14_0.sv"                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i32_i_123_push14_21_reg.sv"                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i4_cleanups_push17_0.sv"                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i4_cleanups_push17_34_reg.sv"                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i4_initerations_push16_0.sv"                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i4_initerations_push16_17_reg.sv"                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i5_fpga_indvars_iv1_push13_0.sv"                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_i5_fpga_indvars_iv1_push13_24_reg.sv"                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B4_branch.sv"                                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B4_merge.sv"                                                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B5.sv"                                                              -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_bb_B5_stall_region.sv"                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_iowr_bl_return_unnamed_softmax8_softmax0.sv"                         -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                      -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B5_branch.sv"                                                          -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_B5_merge.sv"                                                           -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pipeline_keep_going12_6_sr.sv"                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pipeline_keep_going12_6_valid_fifo.sv"                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pipeline_keep_going25_1_sr.sv"                             -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pipeline_keep_going25_1_valid_fifo.sv"                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_i_llvm_fpga_pipeline_keep_going_3_sr.sv"                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_loop_limiter_0.sv"                                                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_loop_limiter_1.sv"                                                     -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/softmax_internal.v"                                                            -work softmax_internal_inst                                                   -cdslib ./cds_libs/softmax_internal_inst.cds.lib                                                  
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_function_wrapper.sv"                                                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_function.sv"                                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B2_sr_1.sv"                                                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B3_sr_0.sv"                                                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B0_runOnce.sv"                                                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B0_runOnce_stall_region.sv"                                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B0_runOnce_merge_reg.sv"                                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B0_runOnce_branch.sv"                                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B0_runOnce_merge.sv"                                                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B1_start.sv"                                                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B1_start_stall_region.sv"                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_iord_bl_call_unnamed_relu42_relu40.sv"                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_sfc_s_c0_in_wt_entry_s_c0_enter1_relu40.sv"                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_relu40.sv"              -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_relu40.sv"                      -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pipeline_keep_going4_0.sv"                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i1_notexitcond5_0.sv"                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_relu40.sv"                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_relu40.sv"                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                       -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B1_start_merge_reg.sv"                                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B1_start_branch.sv"                                                      -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B1_start_merge.sv"                                                       -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B2.sv"                                                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B2_stall_region.sv"                                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_sfc_s_c0_in_for_body_s_c0_enter72_relu430.sv"                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit9_relu40.sv"             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_sfc_exit_s_c0_out_for_0000it9_relu41_data_fifo.sv"           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_sfc_exit_s_c0_out_for_0000relu41_full_detector.sv"           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_sfc_logic_s_c0_in_for_body_s_c0_enter72_relu40.sv"                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B2_merge_reg.sv"                                                         -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_ffwd_dest_p1024f32_in081_0.sv"                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_ffwd_dest_p1024f32_out092_0.sv"                              -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_mem_memdep_0.sv"                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_mem_unnamed_5_relu40.sv"                                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_readdata_reg_unnamed_5_relu40.sv"                                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pipeline_keep_going_0.sv"                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pipeline_keep_going_3_reg.sv"                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv"                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i1_memdep_phi_pop8_6_reg.sv"                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i32_i_07_pop7_0.sv"                                      -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i32_i_07_pop7_5_reg.sv"                                  -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv"                                  -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i4_cleanups_pop10_2_reg.sv"                              -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i4_initerations_pop9_0.sv"                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i4_initerations_pop9_4_reg.sv"                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv"                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_7_reg.sv"                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i1_lastiniteration_0.sv"                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i1_lastiniteration_25_reg.sv"                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv"                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i1_memdep_phi_push8_35_reg.sv"                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i1_notexitcond_0.sv"                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i1_notexitcond_23_reg.sv"                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i32_i_07_push7_0.sv"                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i32_i_07_push7_21_reg.sv"                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i4_cleanups_push10_0.sv"                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i4_cleanups_push10_34_reg.sv"                           -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i4_initerations_push9_0.sv"                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i4_initerations_push9_17_reg.sv"                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv"                          -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_24_reg.sv"                     -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B2_branch.sv"                                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B2_merge.sv"                                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B3.sv"                                                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_bb_B3_stall_region.sv"                                                   -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_iowr_bl_return_unnamed_relu46_relu40.sv"                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B3_branch.sv"                                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_B3_merge.sv"                                                             -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pipeline_keep_going4_1_sr.sv"                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pipeline_keep_going4_1_valid_fifo.sv"                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_i_llvm_fpga_pipeline_keep_going_3_sr.sv"                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_loop_limiter_0.sv"                                                       -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu4_internal.v"                                                              -work relu4_internal_inst                                                     -cdslib ./cds_libs/relu4_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_function_wrapper.sv"                                                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_function.sv"                                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B2_sr_1.sv"                                                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B3_sr_0.sv"                                                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B0_runOnce.sv"                                                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B0_runOnce_stall_region.sv"                                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B0_runOnce_merge_reg.sv"                                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B0_runOnce_branch.sv"                                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B0_runOnce_merge.sv"                                                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B1_start.sv"                                                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B1_start_stall_region.sv"                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_iord_bl_call_unnamed_relu32_relu30.sv"                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_relu30.sv"                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_relu30.sv"              -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_relu30.sv"                      -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pipeline_keep_going4_0.sv"                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i1_notexitcond5_0.sv"                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_relu30.sv"                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_relu30.sv"                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                       -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B1_start_merge_reg.sv"                                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B1_start_branch.sv"                                                      -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B1_start_merge.sv"                                                       -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B2.sv"                                                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B2_stall_region.sv"                                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_sfc_s_c0_in_for_body_s_c0_enter72_relu330.sv"                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit9_relu30.sv"             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_sfc_exit_s_c0_out_for_0000it9_relu31_data_fifo.sv"           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_sfc_exit_s_c0_out_for_0000relu31_full_detector.sv"           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_sfc_logic_s_c0_in_for_body_s_c0_enter72_relu30.sv"                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B2_merge_reg.sv"                                                         -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_ffwd_dest_p1024f32_in081_0.sv"                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_ffwd_dest_p1024f32_out092_0.sv"                              -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_mem_memdep_0.sv"                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_mem_unnamed_5_relu30.sv"                                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_readdata_reg_unnamed_5_relu30.sv"                                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pipeline_keep_going_0.sv"                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pipeline_keep_going_3_reg.sv"                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv"                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i1_memdep_phi_pop8_6_reg.sv"                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i32_i_07_pop7_0.sv"                                      -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i32_i_07_pop7_5_reg.sv"                                  -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv"                                  -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i4_cleanups_pop10_2_reg.sv"                              -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i4_initerations_pop9_0.sv"                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i4_initerations_pop9_4_reg.sv"                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_0.sv"                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop6_7_reg.sv"                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i1_lastiniteration_0.sv"                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i1_lastiniteration_25_reg.sv"                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv"                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i1_memdep_phi_push8_35_reg.sv"                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i1_notexitcond_0.sv"                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i1_notexitcond_23_reg.sv"                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i32_i_07_push7_0.sv"                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i32_i_07_push7_21_reg.sv"                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i4_cleanups_push10_0.sv"                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i4_cleanups_push10_34_reg.sv"                           -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i4_initerations_push9_0.sv"                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i4_initerations_push9_17_reg.sv"                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_0.sv"                          -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_i8_fpga_indvars_iv_push6_24_reg.sv"                     -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B2_branch.sv"                                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B2_merge.sv"                                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B3.sv"                                                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_bb_B3_stall_region.sv"                                                   -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_iowr_bl_return_unnamed_relu36_relu30.sv"                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B3_branch.sv"                                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_B3_merge.sv"                                                             -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pipeline_keep_going4_1_sr.sv"                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pipeline_keep_going4_1_valid_fifo.sv"                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_i_llvm_fpga_pipeline_keep_going_3_sr.sv"                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_loop_limiter_0.sv"                                                       -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu3_internal.v"                                                              -work relu3_internal_inst                                                     -cdslib ./cds_libs/relu3_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_function_wrapper.sv"                                                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_function.sv"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B2_sr_1.sv"                                                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B3_sr_1.sv"                                                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B4_sr_1.sv"                                                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B5_sr_0.sv"                                                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B6_sr_0.sv"                                                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B7_sr_0.sv"                                                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B0_runOnce.sv"                                                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B0_runOnce_stall_region.sv"                                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                                 -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B0_runOnce_merge_reg.sv"                                                 -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B0_runOnce_branch.sv"                                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B0_runOnce_merge.sv"                                                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B1_start.sv"                                                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B1_start_stall_region.sv"                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_iord_bl_call_unnamed_relu22_relu20.sv"                                 -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_sfc_s_c0_in_wt_entry_s_c0_enter9_relu20.sv"                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_relu20.sv"              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter9_relu20.sv"                      -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going22_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notexitcond23_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_ffwd_source_p1024a10a10f32_unnamed_3_relu20.sv"              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_ffwd_source_p1024a10a10f32_unnamed_4_relu20.sv"              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B1_start_merge_reg.sv"                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B1_start_branch.sv"                                                      -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B1_start_merge.sv"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B2.sv"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B2_stall_region.sv"                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter6710_relu21.sv"              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000r_s_c0_exit69_relu20.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000t69_relu21_data_fifo.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000relu21_full_detector.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_sfc_logic_s_c0_in_for_cond1_preh0000_c0_enter6710_relu20.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going18_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i32_k_019_pop11_0.sv"                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i5_fpga_indvars_iv6_pop10_0.sv"                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notexitcond19_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i32_k_019_push11_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i5_fpga_indvars_iv6_push10_0.sv"                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B2_merge_reg.sv"                                                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi2_pop12_0.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi2_pop12_3_reg.sv"                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B2_branch.sv"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B2_merge.sv"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B3.sv"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B3_stall_region.sv"                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_sfc_s_c0_in_for_cond4_preheader_s_c0_enter7211_relu21.sv"              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000r_s_c0_exit78_relu20.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000t78_relu21_data_fifo.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_for_0001relu21_full_detector.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_sfc_logic_s_c0_in_for_cond4_preh0000_c0_enter7211_relu20.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going13_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_exitcond827_pop16_0.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi2_pop1233_pop19_0.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_notcmp1629_pop17_0.sv"                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i32_i_018_pop14_0.sv"                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i32_k_019_pop1131_pop18_0.sv"                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i5_fpga_indvars_iv3_pop13_0.sv"                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_exitcond827_push16_0.sv"                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi2_pop1233_push19_0.sv"                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notcmp1629_push17_0.sv"                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notexitcond14_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i32_i_018_push14_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i32_k_019_pop1131_push18_0.sv"                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i5_fpga_indvars_iv3_push13_0.sv"                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B3_merge_reg.sv"                                                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi1_pop15_0.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi1_pop15_3_reg.sv"                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B3_branch.sv"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B3_merge.sv"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B4.sv"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B4_stall_region.sv"                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_sfc_s_c0_in_for_body6_s_c0_enter8412_relu251.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_for_body6_s_c0_exit87_relu20.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000t87_relu21_data_fifo.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_sfc_exit_s_c0_out_for_0002relu21_full_detector.sv"           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_sfc_logic_s_c0_in_for_body6_s_c0_enter8412_relu20.sv"                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B4_merge_reg.sv"                                                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_ffwd_dest_p1024a10a10f32_in0209_0.sv"                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_ffwd_dest_p1024a10a10f32_out02110_0.sv"                      -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_mem_memdep_0.sv"                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_mem_unnamed_5_relu20.sv"                                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_readdata_reg_unnamed_5_relu20.sv"                                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going_0.sv"                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going_3_reg.sv"                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_exitcond535_pop29_0.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_exitcond535_pop29_8_reg.sv"                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_exitcond828_pop25_0.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_exitcond828_pop25_12_reg.sv"                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi1_pop1538_pop32_0.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi1_pop1538_pop32_11_reg.sv"                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi2_pop1234_pop28_0.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi2_pop1234_pop28_15_reg.sv"                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi_pop22_0.sv"                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_memdep_phi_pop22_6_reg.sv"                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_notcmp1136_pop30_0.sv"                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_notcmp1136_pop30_9_reg.sv"                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_notcmp1630_pop26_0.sv"                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i1_notcmp1630_pop26_13_reg.sv"                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i2_cleanups_pop24_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i2_cleanups_pop24_2_reg.sv"                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i2_initerations_pop23_0.sv"                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i2_initerations_pop23_4_reg.sv"                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i32_i_018_pop1437_pop31_0.sv"                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i32_i_018_pop1437_pop31_10_reg.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i32_j_017_pop21_0.sv"                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i32_j_017_pop21_5_reg.sv"                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i32_k_019_pop1132_pop27_0.sv"                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i32_k_019_pop1132_pop27_14_reg.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop20_0.sv"                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop20_7_reg.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_exitcond535_push29_0.sv"                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_exitcond535_push29_24_reg.sv"                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_exitcond828_push25_0.sv"                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_exitcond828_push25_29_reg.sv"                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_lastiniteration_0.sv"                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_lastiniteration_45_reg.sv"                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi1_pop1538_push32_0.sv"                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi1_pop1538_push32_28_reg.sv"                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi2_pop1234_push28_0.sv"                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi2_pop1234_push28_33_reg.sv"                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi_push22_0.sv"                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi_push22_55_reg.sv"                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notcmp1136_push30_0.sv"                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notcmp1136_push30_25_reg.sv"                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notcmp1630_push26_0.sv"                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notcmp1630_push26_30_reg.sv"                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notexitcond_0.sv"                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_notexitcond_40_reg.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i2_cleanups_push24_0.sv"                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i2_cleanups_push24_53_reg.sv"                           -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i2_initerations_push23_0.sv"                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i2_initerations_push23_36_reg.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i32_i_018_pop1437_push31_0.sv"                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i32_i_018_pop1437_push31_26_reg.sv"                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i32_j_017_push21_0.sv"                                  -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i32_j_017_push21_38_reg.sv"                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i32_k_019_pop1132_push27_0.sv"                          -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i32_k_019_pop1132_push27_31_reg.sv"                     -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i5_fpga_indvars_iv_push20_0.sv"                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i5_fpga_indvars_iv_push20_41_reg.sv"                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B4_branch.sv"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B4_merge.sv"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B5.sv"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B5_stall_region.sv"                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi1_push15_0.sv"                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi1_push15_0_reg.sv"                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B5_branch.sv"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B5_merge.sv"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B6.sv"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B6_stall_region.sv"                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi2_push12_0.sv"                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_i1_memdep_phi2_push12_0_reg.sv"                         -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B6_branch.sv"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B6_merge.sv"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B7.sv"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_bb_B7_stall_region.sv"                                                   -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_iowr_bl_return_unnamed_relu26_relu20.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B7_branch.sv"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_B7_merge.sv"                                                             -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going13_2_sr.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going13_2_valid_fifo.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going18_2_sr.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going18_2_valid_fifo.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going22_1_sr.sv"                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going22_1_valid_fifo.sv"                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_i_llvm_fpga_pipeline_keep_going_3_sr.sv"                                 -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_loop_limiter_0.sv"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_loop_limiter_1.sv"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_loop_limiter_2.sv"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu2_internal.v"                                                              -work relu2_internal_inst                                                     -cdslib ./cds_libs/relu2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_function_wrapper.sv"                                                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_function.sv"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B2_sr_1.sv"                                                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B3_sr_1.sv"                                                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B4_sr_1.sv"                                                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B5_sr_0.sv"                                                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B6_sr_0.sv"                                                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B7_sr_0.sv"                                                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B0_runOnce.sv"                                                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B0_runOnce_stall_region.sv"                                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                                 -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B0_runOnce_merge_reg.sv"                                                 -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B0_runOnce_branch.sv"                                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B0_runOnce_merge.sv"                                                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B1_start.sv"                                                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B1_start_stall_region.sv"                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_iord_bl_call_unnamed_relu12_relu10.sv"                                 -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_sfc_s_c0_in_wt_entry_s_c0_enter9_relu10.sv"                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_relu10.sv"              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter9_relu10.sv"                      -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going22_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notexitcond23_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_ffwd_source_p1024a28a28f32_unnamed_3_relu10.sv"              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_ffwd_source_p1024a28a28f32_unnamed_4_relu10.sv"              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B1_start_merge_reg.sv"                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B1_start_branch.sv"                                                      -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B1_start_merge.sv"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B2.sv"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B2_stall_region.sv"                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter6710_relu11.sv"              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000r_s_c0_exit69_relu10.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000t69_relu11_data_fifo.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000relu11_full_detector.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_sfc_logic_s_c0_in_for_cond1_preh0000_c0_enter6710_relu10.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going18_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i32_k_019_pop11_0.sv"                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i4_fpga_indvars_iv6_pop10_0.sv"                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notexitcond19_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i32_k_019_push11_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i4_fpga_indvars_iv6_push10_0.sv"                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B2_merge_reg.sv"                                                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi2_pop12_0.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi2_pop12_3_reg.sv"                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B2_branch.sv"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B2_merge.sv"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B3.sv"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B3_stall_region.sv"                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_sfc_s_c0_in_for_cond4_preheader_s_c0_enter7211_relu11.sv"              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000r_s_c0_exit78_relu10.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000t78_relu11_data_fifo.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_for_0001relu11_full_detector.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_sfc_logic_s_c0_in_for_cond4_preh0000_c0_enter7211_relu10.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going13_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_exitcond827_pop16_0.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi2_pop1233_pop19_0.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_notcmp1629_pop17_0.sv"                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i32_i_018_pop14_0.sv"                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i32_k_019_pop1131_pop18_0.sv"                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i6_fpga_indvars_iv3_pop13_0.sv"                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_exitcond827_push16_0.sv"                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi2_pop1233_push19_0.sv"                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notcmp1629_push17_0.sv"                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notexitcond14_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i32_i_018_push14_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i32_k_019_pop1131_push18_0.sv"                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i6_fpga_indvars_iv3_push13_0.sv"                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B3_merge_reg.sv"                                                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi1_pop15_0.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi1_pop15_3_reg.sv"                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B3_branch.sv"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B3_merge.sv"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B4.sv"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B4_stall_region.sv"                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_sfc_s_c0_in_for_body6_s_c0_enter8412_relu151.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_for_body6_s_c0_exit87_relu10.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000t87_relu11_data_fifo.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_sfc_exit_s_c0_out_for_0002relu11_full_detector.sv"           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_sfc_logic_s_c0_in_for_body6_s_c0_enter8412_relu10.sv"                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B4_merge_reg.sv"                                                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_ffwd_dest_p1024a28a28f32_in0209_0.sv"                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_ffwd_dest_p1024a28a28f32_out02110_0.sv"                      -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_mem_memdep_0.sv"                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_mem_unnamed_5_relu10.sv"                                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_readdata_reg_unnamed_5_relu10.sv"                                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going_0.sv"                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going_3_reg.sv"                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_exitcond535_pop29_0.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_exitcond535_pop29_8_reg.sv"                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_exitcond828_pop25_0.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_exitcond828_pop25_12_reg.sv"                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi1_pop1538_pop32_0.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi1_pop1538_pop32_11_reg.sv"                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi2_pop1234_pop28_0.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi2_pop1234_pop28_15_reg.sv"                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi_pop22_0.sv"                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_memdep_phi_pop22_6_reg.sv"                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_notcmp1136_pop30_0.sv"                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_notcmp1136_pop30_9_reg.sv"                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_notcmp1630_pop26_0.sv"                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i1_notcmp1630_pop26_13_reg.sv"                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i2_cleanups_pop24_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i2_cleanups_pop24_2_reg.sv"                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i2_initerations_pop23_0.sv"                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i2_initerations_pop23_4_reg.sv"                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i32_i_018_pop1437_pop31_0.sv"                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i32_i_018_pop1437_pop31_10_reg.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i32_j_017_pop21_0.sv"                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i32_j_017_pop21_5_reg.sv"                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i32_k_019_pop1132_pop27_0.sv"                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i32_k_019_pop1132_pop27_14_reg.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop20_0.sv"                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop20_7_reg.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_exitcond535_push29_0.sv"                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_exitcond535_push29_24_reg.sv"                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_exitcond828_push25_0.sv"                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_exitcond828_push25_29_reg.sv"                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_lastiniteration_0.sv"                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_lastiniteration_45_reg.sv"                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi1_pop1538_push32_0.sv"                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi1_pop1538_push32_28_reg.sv"                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi2_pop1234_push28_0.sv"                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi2_pop1234_push28_33_reg.sv"                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi_push22_0.sv"                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi_push22_55_reg.sv"                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notcmp1136_push30_0.sv"                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notcmp1136_push30_25_reg.sv"                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notcmp1630_push26_0.sv"                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notcmp1630_push26_30_reg.sv"                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notexitcond_0.sv"                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_notexitcond_40_reg.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i2_cleanups_push24_0.sv"                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i2_cleanups_push24_53_reg.sv"                           -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i2_initerations_push23_0.sv"                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i2_initerations_push23_36_reg.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i32_i_018_pop1437_push31_0.sv"                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i32_i_018_pop1437_push31_26_reg.sv"                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i32_j_017_push21_0.sv"                                  -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i32_j_017_push21_38_reg.sv"                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i32_k_019_pop1132_push27_0.sv"                          -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i32_k_019_pop1132_push27_31_reg.sv"                     -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i6_fpga_indvars_iv_push20_0.sv"                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i6_fpga_indvars_iv_push20_41_reg.sv"                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B4_branch.sv"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B4_merge.sv"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B5.sv"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B5_stall_region.sv"                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi1_push15_0.sv"                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi1_push15_0_reg.sv"                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B5_branch.sv"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B5_merge.sv"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B6.sv"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B6_stall_region.sv"                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi2_push12_0.sv"                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_i1_memdep_phi2_push12_0_reg.sv"                         -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B6_branch.sv"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B6_merge.sv"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B7.sv"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_bb_B7_stall_region.sv"                                                   -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_iowr_bl_return_unnamed_relu16_relu10.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B7_branch.sv"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_B7_merge.sv"                                                             -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going13_2_sr.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going13_2_valid_fifo.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going18_2_sr.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going18_2_valid_fifo.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going22_1_sr.sv"                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going22_1_valid_fifo.sv"                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_i_llvm_fpga_pipeline_keep_going_3_sr.sv"                                 -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_loop_limiter_0.sv"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_loop_limiter_1.sv"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_loop_limiter_2.sv"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/relu1_internal.v"                                                              -work relu1_internal_inst                                                     -cdslib ./cds_libs/relu1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_function_wrapper.sv"                                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_function.sv"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B2_sr_1.sv"                                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B3_sr_1.sv"                                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B4_sr_0.sv"                                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B5_sr_0.sv"                                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B0_runOnce.sv"                                                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B0_runOnce_stall_region.sv"                                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B0_runOnce_merge_reg.sv"                                                   -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                                   -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B0_runOnce_branch.sv"                                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B0_runOnce_merge.sv"                                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B1_start.sv"                                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B1_start_stall_region.sv"                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_iord_bl_call_unnamed_fc32_fc30.sv"                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_sfc_s_c0_in_wt_entry_s_c0_enter4_fc30.sv"                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fc30.sv"                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter4_fc30.sv"                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pipeline_keep_going18_0.sv"                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_notexitcond19_0.sv"                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B1_start_merge_reg.sv"                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_ffwd_source_p1024a84f32_unnamed_4_fc30.sv"                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_fc30.sv"                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_ffwd_source_p1024f32_unnamed_5_fc30.sv"                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_ffwd_source_p1024f32_unnamed_6_fc30.sv"                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B1_start_branch.sv"                                                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B1_start_merge.sv"                                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B2.sv"                                                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B2_stall_region.sv"                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B2_merge_reg.sv"                                                           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter335_fc31.sv"                   -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_sfc_exit_s_c0_out_for_co0000der_s_c0_exit35_fc30.sv"           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_sfc_exit_s_c0_out_for_co0000xit35_fc31_data_fifo.sv"           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_sfc_exit_s_c0_out_for_co00005_fc31_full_detector.sv"           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_sfc_logic_s_c0_in_for_cond1_preheader_s_c0_enter335_fc30.sv"             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pipeline_keep_going14_0.sv"                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i32_i_014_pop9_0.sv"                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i5_fpga_indvars_iv5_pop8_0.sv"                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_notexitcond15_0.sv"                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i32_i_014_push9_0.sv"                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i5_fpga_indvars_iv5_push8_0.sv"                           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_memdep_phi2_pop10_0.sv"                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_memdep_phi2_pop10_3_reg.sv"                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B2_branch.sv"                                                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B2_merge.sv"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B3.sv"                                                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B3_stall_region.sv"                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B3_merge_reg.sv"                                                           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_sfc_s_c0_in_for_body3_s_c0_enter386_fc351.sv"                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit41_fc30.sv"               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000xit41_fc31_data_fifo.sv"           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_sfc_exit_s_c0_out_for_bo00001_fc31_full_detector.sv"           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_sfc_logic_s_c0_in_for_body3_s_c0_enter386_fc30.sv"                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_flt_i_sfc_logic_s_c0_in_for_body3_s_0000b0c2463a0054c2a6355y.sv"           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_flt_i_sfc_logic_s_c0_in_for_body3_s_00003a0054c2a6344c246w65.sv"           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_ffwd_dest_p1024a84f32_weights169_0.sv"                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_ffwd_dest_p1024f32_bias1710_0.sv"                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_ffwd_dest_p1024f32_in0158_0.sv"                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_ffwd_dest_p1024f32_out01811_0.sv"                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_mem_memdep_0.sv"                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_mem_pn1_0.sv"                                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_readdata_reg_pn1_2.sv"                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_mem_unnamed_7_fc30.sv"                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_readdata_reg_unnamed_7_fc30.sv"                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_mem_unnamed_8_fc30.sv"                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_readdata_reg_unnamed_8_fc31.sv"                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pipeline_keep_going_0.sv"                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pipeline_keep_going_5_reg.sv"                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_exitcond722_pop16_0.sv"                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_exitcond722_pop16_10_reg.sv"                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_memdep_phi2_pop1025_pop19_0.sv"                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_memdep_phi2_pop1025_pop19_13_reg.sv"                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_memdep_phi_pop13_0.sv"                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_memdep_phi_pop13_8_reg.sv"                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_notcmp1223_pop17_0.sv"                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i1_notcmp1223_pop17_11_reg.sv"                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i2_cleanups_pop15_0.sv"                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i2_cleanups_pop15_4_reg.sv"                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i2_initerations_pop14_0.sv"                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i2_initerations_pop14_6_reg.sv"                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i32_i_014_pop924_pop18_0.sv"                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i32_i_014_pop924_pop18_12_reg.sv"                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i32_j_013_pop12_0.sv"                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i32_j_013_pop12_7_reg.sv"                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop11_0.sv"                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop11_9_reg.sv"                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_exitcond722_push16_0.sv"                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_exitcond722_push16_24_reg.sv"                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_lastiniteration_0.sv"                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_lastiniteration_41_reg.sv"                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_memdep_phi2_pop1025_push19_0.sv"                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_memdep_phi2_pop1025_push19_28_reg.sv"                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_memdep_phi_push13_0.sv"                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_memdep_phi_push13_54_reg.sv"                           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_notcmp1223_push17_0.sv"                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_notcmp1223_push17_25_reg.sv"                           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_notexitcond_0.sv"                                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_notexitcond_36_reg.sv"                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i2_cleanups_push15_0.sv"                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i2_cleanups_push15_49_reg.sv"                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i2_initerations_push14_0.sv"                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i2_initerations_push14_31_reg.sv"                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i32_i_014_pop924_push18_0.sv"                             -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i32_i_014_pop924_push18_26_reg.sv"                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i32_j_013_push12_0.sv"                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i32_j_013_push12_34_reg.sv"                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i8_fpga_indvars_iv_push11_0.sv"                           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i8_fpga_indvars_iv_push11_37_reg.sv"                      -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B3_branch.sv"                                                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B3_merge.sv"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B4.sv"                                                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B4_stall_region.sv"                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_memdep_phi2_push10_0.sv"                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_i1_memdep_phi2_push10_0_reg.sv"                           -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B4_branch.sv"                                                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B4_merge.sv"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B5.sv"                                                                  -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_bb_B5_stall_region.sv"                                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_iowr_bl_return_unnamed_fc39_fc30.sv"                                     -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                          -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B5_branch.sv"                                                              -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_B5_merge.sv"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pipeline_keep_going14_2_sr.sv"                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pipeline_keep_going14_2_valid_fifo.sv"                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pipeline_keep_going18_1_sr.sv"                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pipeline_keep_going18_1_valid_fifo.sv"                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_i_llvm_fpga_pipeline_keep_going_5_sr.sv"                                   -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_loop_limiter_0.sv"                                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_loop_limiter_1.sv"                                                         -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc3_internal.v"                                                                -work fc3_internal_inst                                                       -cdslib ./cds_libs/fc3_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_function_wrapper.sv"                                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_function.sv"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B2_sr_1.sv"                                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B3_sr_1.sv"                                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B4_sr_0.sv"                                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B5_sr_0.sv"                                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B0_runOnce.sv"                                                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B0_runOnce_stall_region.sv"                                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B0_runOnce_merge_reg.sv"                                                   -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                                   -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B0_runOnce_branch.sv"                                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B0_runOnce_merge.sv"                                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B1_start.sv"                                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B1_start_stall_region.sv"                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_iord_bl_call_unnamed_fc12_fc10.sv"                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_sfc_s_c0_in_wt_entry_s_c0_enter4_fc10.sv"                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_fc10.sv"                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter4_fc10.sv"                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pipeline_keep_going18_0.sv"                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_notexitcond19_0.sv"                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B1_start_merge_reg.sv"                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_ffwd_source_p1024a400f32_unnamed_4_fc10.sv"                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_fc10.sv"                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_ffwd_source_p1024f32_unnamed_5_fc10.sv"                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_ffwd_source_p1024f32_unnamed_6_fc10.sv"                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B1_start_branch.sv"                                                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B1_start_merge.sv"                                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B2.sv"                                                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B2_stall_region.sv"                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B2_merge_reg.sv"                                                           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter335_fc11.sv"                   -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_sfc_exit_s_c0_out_for_co0000der_s_c0_exit35_fc10.sv"           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_sfc_exit_s_c0_out_for_co0000xit35_fc11_data_fifo.sv"           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_sfc_exit_s_c0_out_for_co00005_fc11_full_detector.sv"           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_sfc_logic_s_c0_in_for_cond1_preheader_s_c0_enter335_fc10.sv"             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pipeline_keep_going14_0.sv"                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i32_i_014_pop9_0.sv"                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i8_fpga_indvars_iv5_pop8_0.sv"                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_notexitcond15_0.sv"                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i32_i_014_push9_0.sv"                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i8_fpga_indvars_iv5_push8_0.sv"                           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_memdep_phi2_pop10_0.sv"                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_memdep_phi2_pop10_3_reg.sv"                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B2_branch.sv"                                                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B2_merge.sv"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B3.sv"                                                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B3_stall_region.sv"                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B3_merge_reg.sv"                                                           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_sfc_s_c0_in_for_body3_s_c0_enter386_fc151.sv"                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit41_fc10.sv"               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_sfc_exit_s_c0_out_for_bo0000xit41_fc11_data_fifo.sv"           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_sfc_exit_s_c0_out_for_bo00001_fc11_full_detector.sv"           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_sfc_logic_s_c0_in_for_body3_s_c0_enter386_fc10.sv"                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_flt_i_sfc_logic_s_c0_in_for_body3_s_0000b0c2463a0054c2a6355y.sv"           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_flt_i_sfc_logic_s_c0_in_for_body3_s_00003a0054c2a6344c246w65.sv"           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_ffwd_dest_p1024a400f32_weights169_0.sv"                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_ffwd_dest_p1024f32_bias1710_0.sv"                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_ffwd_dest_p1024f32_in0158_0.sv"                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_ffwd_dest_p1024f32_out01811_0.sv"                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_mem_memdep_0.sv"                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_mem_pn1_0.sv"                                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_readdata_reg_pn1_2.sv"                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_mem_unnamed_7_fc10.sv"                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_readdata_reg_unnamed_7_fc10.sv"                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_mem_unnamed_8_fc10.sv"                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_readdata_reg_unnamed_8_fc11.sv"                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pipeline_keep_going_0.sv"                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pipeline_keep_going_5_reg.sv"                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i10_fpga_indvars_iv_pop11_0.sv"                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i10_fpga_indvars_iv_pop11_9_reg.sv"                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_exitcond722_pop16_0.sv"                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_exitcond722_pop16_10_reg.sv"                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_memdep_phi2_pop1025_pop19_0.sv"                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_memdep_phi2_pop1025_pop19_13_reg.sv"                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_memdep_phi_pop13_0.sv"                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_memdep_phi_pop13_8_reg.sv"                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_notcmp1223_pop17_0.sv"                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i1_notcmp1223_pop17_11_reg.sv"                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i2_cleanups_pop15_0.sv"                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i2_cleanups_pop15_4_reg.sv"                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i2_initerations_pop14_0.sv"                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i2_initerations_pop14_6_reg.sv"                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i32_i_014_pop924_pop18_0.sv"                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i32_i_014_pop924_pop18_12_reg.sv"                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i32_j_013_pop12_0.sv"                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pop_i32_j_013_pop12_7_reg.sv"                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i10_fpga_indvars_iv_push11_0.sv"                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i10_fpga_indvars_iv_push11_37_reg.sv"                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_exitcond722_push16_0.sv"                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_exitcond722_push16_24_reg.sv"                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_lastiniteration_0.sv"                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_lastiniteration_41_reg.sv"                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_memdep_phi2_pop1025_push19_0.sv"                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_memdep_phi2_pop1025_push19_28_reg.sv"                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_memdep_phi_push13_0.sv"                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_memdep_phi_push13_54_reg.sv"                           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_notcmp1223_push17_0.sv"                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_notcmp1223_push17_25_reg.sv"                           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_notexitcond_0.sv"                                      -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_notexitcond_36_reg.sv"                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i2_cleanups_push15_0.sv"                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i2_cleanups_push15_49_reg.sv"                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i2_initerations_push14_0.sv"                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i2_initerations_push14_31_reg.sv"                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i32_i_014_pop924_push18_0.sv"                             -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i32_i_014_pop924_push18_26_reg.sv"                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i32_j_013_push12_0.sv"                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i32_j_013_push12_34_reg.sv"                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B3_branch.sv"                                                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B3_merge.sv"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B4.sv"                                                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B4_stall_region.sv"                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_memdep_phi2_push10_0.sv"                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_i1_memdep_phi2_push10_0_reg.sv"                           -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B4_branch.sv"                                                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B4_merge.sv"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B5.sv"                                                                  -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_bb_B5_stall_region.sv"                                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_iowr_bl_return_unnamed_fc19_fc10.sv"                                     -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                          -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B5_branch.sv"                                                              -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_B5_merge.sv"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pipeline_keep_going14_2_sr.sv"                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pipeline_keep_going14_2_valid_fifo.sv"                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pipeline_keep_going18_1_sr.sv"                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pipeline_keep_going18_1_valid_fifo.sv"                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_i_llvm_fpga_pipeline_keep_going_5_sr.sv"                                   -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_loop_limiter_0.sv"                                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_loop_limiter_1.sv"                                                         -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/fc1_internal.v"                                                                -work fc1_internal_inst                                                       -cdslib ./cds_libs/fc1_internal_inst.cds.lib                                                      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_function_wrapper.sv"                                                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_function.sv"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B10_sr_0.sv"                                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B11_sr_0.sv"                                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B12_sr_0.sv"                                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B13_sr_0.sv"                                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B2_sr_1.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B3_sr_1.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B4_sr_1.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B5_sr_1.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B6_sr_1.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B7_sr_1.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B8_sr_0.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B9_sr_0.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B0_runOnce.sv"                                                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B0_runOnce_stall_region.sv"                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B0_runOnce_merge_reg.sv"                                                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B0_runOnce_branch.sv"                                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B0_runOnce_merge.sv"                                                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B10.sv"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B10_stall_region.sv"                                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B10_branch.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B10_merge.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B11.sv"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B11_stall_region.sv"                                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B11_branch.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B11_merge.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B12.sv"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B12_stall_region.sv"                                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B12_branch.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B12_merge.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B13.sv"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B13_stall_region.sv"                                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_iowr_bl_return_unnamed_conv210_conv20.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B13_branch.sv"                                                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B13_merge.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B1_start.sv"                                                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B1_start_stall_region.sv"                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_iord_bl_call_unnamed_conv22_conv20.sv"                                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_s_c0_in_wt_entry_s_c0_enter36_conv20.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_conv20.sv"              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter36_conv20.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going62_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notexitcond63_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B1_start_merge_reg.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_ffwd_source_p1024a10a10f32_unnamed_6_conv20.sv"              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_ffwd_source_p1024a14a14f32_unnamed_3_conv20.sv"              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_ffwd_source_p1024a6a5a5f32_unnamed_4_conv20.sv"              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_ffwd_source_p1024f32_unnamed_5_conv20.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B1_start_branch.sv"                                                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B1_start_merge.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B2.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B2_stall_region.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B2_merge_reg.sv"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter42337_conv21.sv"             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit425_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000425_conv21_data_fifo.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000conv21_full_detector.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_logic_s_c0_in_for_cond1_preh0000c0_enter42337_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going58_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_channel_039_pop17_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv29_pop16_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notexitcond59_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_channel_039_push17_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i5_fpga_indvars_iv29_push16_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_3_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B2_branch.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B2_merge.sv"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B3.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B3_stall_region.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B3_merge_reg.sv"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_s_c0_in_for_cond4_preheader_s_c0_enter42838_conv21.sv"             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit434_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000434_conv21_data_fifo.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0001conv21_full_detector.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_logic_s_c0_in_for_cond4_preh0000c0_enter42838_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going53_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond3167_pop22_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1882_pop25_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5672_pop23_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_channel_039_pop1777_pop24_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_row_038_pop20_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv26_pop19_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond3167_push22_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1882_push25_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5672_push23_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notexitcond54_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_channel_039_pop1777_push24_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_row_038_push20_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i5_fpga_indvars_iv26_push19_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_3_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B3_branch.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B3_merge.sv"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B4.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B4_stall_region.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B4_merge_reg.sv"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_s_c0_in_for_cond7_preheader_s_c0_enter44439_conv21.sv"             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit462_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_logic_s_c0_in_for_cond7_preh0000c0_enter44439_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_ffwd_dest_p1024a10a10f32_out04335_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_ffwd_dest_p1024f32_bias4234_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going48_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond2888_pop33_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond3168_pop29_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21100_pop36_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1883_pop32_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5192_pop34_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5673_pop30_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_channel_039_pop1778_pop31_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_col_037_pop27_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_row_038_pop2096_pop35_0.sv"                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv23_pop26_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond2888_push33_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond3168_push29_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21100_push36_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1883_push32_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5192_push34_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5673_push30_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notexitcond49_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_channel_039_pop1778_push31_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_col_037_push27_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_row_038_pop2096_push35_0.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i5_fpga_indvars_iv23_push26_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_3_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B4_branch.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B4_merge.sv"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B5.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B5_stall_region.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B5_merge_reg.sv"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_s_c0_in_for_cond10_preheader_s_c0_enter48840_conv21.sv"            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit529_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000529_conv21_data_fifo.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0002conv21_full_detector.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_logic_s_c0_in_for_cond10_pre0000c0_enter48840_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going43_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond25117_pop52_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond2889_pop44_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond3169_pop40_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28123_pop54_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21101_pop47_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1884_pop43_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp46120_pop53_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5193_pop45_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5674_pop41_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_channel_039_pop1779_pop42_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_col_037_pop27111_pop50_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_k_036_pop38_0.sv"                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_row_038_pop2097_pop46_0.sv"                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv20_pop37_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i64_idxprom25105_pop48_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34108_pop49_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64114_pop51_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond25117_push52_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond2889_push44_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond3169_push40_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28123_push54_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21101_push47_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1884_push43_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp46120_push53_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5193_push45_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5674_push41_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notexitcond44_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_channel_039_pop1779_push42_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_col_037_pop27111_push50_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_k_036_push38_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_row_038_pop2097_push46_0.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv20_push37_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i64_idxprom25105_push48_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_p1024f32_arrayidx34108_push49_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_p1024f32_arrayidx64114_push51_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_3_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B5_branch.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B5_merge.sv"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B6.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B6_stall_region.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B6_merge_reg.sv"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_s_c0_in_for_cond13_preheader_s_c0_enter58541_conv21.sv"            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit660_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000660_conv21_data_fifo.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0003conv21_full_detector.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_logic_s_c0_in_for_cond13_pre0000c0_enter58541_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going38_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond22127_pop73_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond25118_pop70_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond2890_pop62_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond3170_pop58_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39133_pop76_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28124_pop72_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21102_pop65_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1885_pop61_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp41129_pop74_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp46121_pop71_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5194_pop63_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5675_pop59_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_channel_039_pop1780_pop60_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_col_037_pop27112_pop68_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_i_035_pop56_0.sv"                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_k_036_pop38131_pop75_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_row_038_pop2098_pop64_0.sv"                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv17_pop55_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i64_idxprom25106_pop66_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34109_pop67_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64115_pop69_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond22127_push73_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond25118_push70_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond2890_push62_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond3170_push58_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39133_push76_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28124_push72_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21102_push65_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1885_push61_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp41129_push74_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp46121_push71_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5194_push63_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5675_push59_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notexitcond39_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_channel_039_pop1780_push60_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_col_037_pop27112_push68_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_i_035_push56_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_k_036_pop38131_push75_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_row_038_pop2098_push64_0.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv17_push55_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i64_idxprom25106_push66_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_p1024f32_arrayidx34109_push67_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_p1024f32_arrayidx64115_push69_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_3_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B6_branch.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B6_merge.sv"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B7.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B7_stall_region.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B7_merge_reg.sv"                                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_s_c0_in_for_body15_s_c0_enter71042_conv298.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit715_conv20.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000715_conv21_data_fifo.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0004conv21_full_detector.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_sfc_logic_s_c0_in_for_body15_s_c0_enter71042_conv20.sv"                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_flt_i_sfc_logic_s_c0_in_for_body150000b0c2463a0054c2a6355y.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_flt_i_sfc_logic_s_c0_in_for_body1500003a0054c2a6344c246w65.sv"           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_ffwd_dest_p1024a14a14f32_in04032_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_ffwd_dest_p1024a6a5a5f32_kernel4133_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_mem_memdep_0.sv"                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_mem_pn1_0.sv"                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_readdata_reg_pn1_2.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_mem_unnamed_8_conv20.sv"                                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_readdata_reg_unnamed_8_conv20.sv"                                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_mem_unnamed_9_conv20.sv"                                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_readdata_reg_unnamed_9_conv21.sv"                                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going_0.sv"                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going_3_reg.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_13_reg.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_30_reg.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_27_reg.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_20_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_16_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_15_reg.sv"                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_32_reg.sv"                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_29_reg.sv"                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_22_reg.sv"                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_19_reg.sv"                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_6_reg.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_14_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_31_reg.sv"                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_0.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_28_reg.sv"                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_21_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_17_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i2_cleanups_pop81_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i2_cleanups_pop81_2_reg.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i2_initerations_pop80_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i2_initerations_pop80_4_reg.sv"                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_add136_pop103_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_add136_pop103_12_reg.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_0.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_18_reg.sv"                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_25_reg.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_0.sv"                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_8_reg.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_j_034_pop78_0.sv"                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_j_034_pop78_5_reg.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_9_reg.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_pop102_0.sv"                                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_pop102_10_reg.sv"                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_0.sv"                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_11_reg.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_7_reg.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_23_reg.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_24_reg.sv"                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_26_reg.sv"                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond19137_push104_0.sv"                          -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond19137_push104_50_reg.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond22128_push97_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond22128_push97_69_reg.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond25119_push94_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond25119_push94_65_reg.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond2891_push86_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond2891_push86_57_reg.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond3171_push82_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_exitcond3171_push82_53_reg.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_lastiniteration_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_lastiniteration_85_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_0.sv"                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_52_reg.sv"              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_0.sv"                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_71_reg.sv"              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_67_reg.sv"               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_59_reg.sv"               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_56_reg.sv"                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi_push79_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi_push79_101_reg.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp36138_push105_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp36138_push105_51_reg.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp41130_push98_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp41130_push98_70_reg.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp46122_push95_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp46122_push95_66_reg.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5195_push87_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5195_push87_58_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5676_push83_0.sv"                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notcmp5676_push83_54_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notexitcond_0.sv"                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_notexitcond_78_reg.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i2_cleanups_push81_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i2_cleanups_push81_93_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i2_initerations_push80_0.sv"                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i2_initerations_push80_74_reg.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_add136_push103_0.sv"                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_add136_push103_48_reg.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_0.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_55_reg.sv"               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_0.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_62_reg.sv"                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_0.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_41_reg.sv"                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_j_034_push78_0.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_j_034_push78_76_reg.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_43_reg.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_push102_0.sv"                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_push102_45_reg.sv"                                  -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_0.sv"                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_47_reg.sv"                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_0.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_79_reg.sv"                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i64_idxprom25107_push90_0.sv"                           -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i64_idxprom25107_push90_60_reg.sv"                      -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_61_reg.sv"                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_0.sv"                     -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_64_reg.sv"                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B7_branch.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B7_merge.sv"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B8.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B8_stall_region.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B8_branch.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B8_merge.sv"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B9.sv"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_bb_B9_stall_region.sv"                                                   -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0.sv"                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0_reg.sv"                         -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B9_branch.sv"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_B9_merge.sv"                                                             -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going38_2_sr.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going38_2_valid_fifo.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going43_2_sr.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going43_2_valid_fifo.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going48_2_sr.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going53_2_sr.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going53_2_valid_fifo.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going58_2_sr.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going58_2_valid_fifo.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going62_1_sr.sv"                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going62_1_valid_fifo.sv"                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_i_llvm_fpga_pipeline_keep_going_3_sr.sv"                                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_loop_limiter_0.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_loop_limiter_1.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_loop_limiter_2.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_loop_limiter_3.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_loop_limiter_4.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_loop_limiter_5.sv"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv2_internal.v"                                                              -work conv2_internal_inst                                                     -cdslib ./cds_libs/conv2_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_function_wrapper.sv"                                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_function.sv"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B2_sr_1.sv"                                                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B3_sr_1.sv"                                                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B4_sr_1.sv"                                                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B5_sr_0.sv"                                                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B6_sr_0.sv"                                                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B7_sr_0.sv"                                                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B0_runOnce.sv"                                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B0_runOnce_stall_region.sv"                                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B0_runOnce_merge_reg.sv"                                                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B0_runOnce_branch.sv"                                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B0_runOnce_merge.sv"                                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B1_start.sv"                                                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B1_start_stall_region.sv"                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_iord_bl_call_unnamed_conv12_conv10.sv"                                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_sfc_s_c0_in_wt_entry_s_c0_enter9_conv10.sv"                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_conv10.sv"              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter9_conv10.sv"                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going28_0.sv"                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notexitcond29_0.sv"                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B1_start_merge_reg.sv"                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_ffwd_source_p1024a1a1f32_unnamed_4_conv10.sv"                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_ffwd_source_p1024a28a28f32_unnamed_6_conv10.sv"              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_ffwd_source_p1024a28f32_unnamed_3_conv10.sv"                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_ffwd_source_p1024f32_unnamed_5_conv10.sv"                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B1_start_branch.sv"                                                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B1_start_merge.sv"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B2.sv"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B2_stall_region.sv"                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B2_merge_reg.sv"                                                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter7310_conv11.sv"              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000r_s_c0_exit75_conv10.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000t75_conv11_data_fifo.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000conv11_full_detector.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_sfc_logic_s_c0_in_for_cond1_preh0000_c0_enter7310_conv10.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going24_0.sv"                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i32_channel_029_pop11_0.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i4_fpga_indvars_iv10_pop10_0.sv"                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notexitcond25_0.sv"                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i32_channel_029_push11_0.sv"                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i4_fpga_indvars_iv10_push10_0.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi2_pop12_0.sv"                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi2_pop12_3_reg.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B2_branch.sv"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B2_merge.sv"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B3.sv"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B3_stall_region.sv"                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B3_merge_reg.sv"                                                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_sfc_s_c0_in_for_cond4_preheader_s_c0_enter7811_conv11.sv"              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000r_s_c0_exit84_conv10.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000t84_conv11_data_fifo.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_for_0001conv11_full_detector.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_sfc_logic_s_c0_in_for_cond4_preh0000_c0_enter7811_conv10.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going19_0.sv"                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_exitcond1233_pop16_0.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi2_pop1239_pop19_0.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_notcmp2235_pop17_0.sv"                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i32_channel_029_pop1137_pop18_0.sv"                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i32_row_028_pop14_0.sv"                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop13_0.sv"                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_exitcond1233_push16_0.sv"                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi2_pop1239_push19_0.sv"                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notcmp2235_push17_0.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notexitcond20_0.sv"                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i32_channel_029_pop1137_push18_0.sv"                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i32_row_028_push14_0.sv"                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i6_fpga_indvars_iv7_push13_0.sv"                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi1_pop15_0.sv"                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi1_pop15_3_reg.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B3_branch.sv"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B3_merge.sv"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B4.sv"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B4_stall_region.sv"                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B4_merge_reg.sv"                                                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_sfc_s_c0_in_for_cond7_preheader_s_c0_enter9212_conv157.sv"             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000r_s_c0_exit97_conv10.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_for_0000t97_conv11_data_fifo.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_sfc_exit_s_c0_out_for_0002conv11_full_detector.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_sfc_logic_s_c0_in_for_cond7_preh0000_c0_enter9212_conv10.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_flt_i_sfc_logic_s_c0_in_for_cond7_0000123642i229744c22675x.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_flt_i_sfc_logic_s_c0_in_for_cond7_0000226123642i229742iyc5.sv"           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_ffwd_dest_p1024a1a1f32_kernel3114_0.sv"                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_ffwd_dest_p1024a28a28f32_out03316_0.sv"                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_ffwd_dest_p1024a28f32_in03013_0.sv"                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_ffwd_dest_p1024f32_bias3215_0.sv"                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_mem_memdep_0.sv"                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_mem_unnamed_7_conv10.sv"                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_readdata_reg_unnamed_7_conv10.sv"                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_mem_unnamed_8_conv10.sv"                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_readdata_reg_unnamed_8_conv11.sv"                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_mem_unnamed_9_conv10.sv"                                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_readdata_reg_unnamed_9_conv12.sv"                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going_0.sv"                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going_5_reg.sv"                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_exitcond1234_pop25_0.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_exitcond1234_pop25_14_reg.sv"                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_exitcond941_pop29_0.sv"                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_exitcond941_pop29_10_reg.sv"                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi1_pop1544_pop32_0.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi1_pop1544_pop32_13_reg.sv"                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi2_pop1240_pop28_0.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi2_pop1240_pop28_17_reg.sv"                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi_pop22_0.sv"                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_memdep_phi_pop22_8_reg.sv"                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_notcmp1742_pop30_0.sv"                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_notcmp1742_pop30_11_reg.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_notcmp2236_pop26_0.sv"                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i1_notcmp2236_pop26_15_reg.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i2_cleanups_pop24_0.sv"                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i2_cleanups_pop24_4_reg.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i2_initerations_pop23_0.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i2_initerations_pop23_6_reg.sv"                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i32_channel_029_pop1138_pop27_0.sv"                      -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i32_channel_029_pop1138_pop27_16_reg.sv"                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i32_col_027_pop21_0.sv"                                  -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i32_col_027_pop21_7_reg.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i32_row_028_pop1443_pop31_0.sv"                          -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i32_row_028_pop1443_pop31_12_reg.sv"                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop20_0.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop20_9_reg.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_exitcond1234_push25_0.sv"                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_exitcond1234_push25_31_reg.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_exitcond941_push29_0.sv"                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_exitcond941_push29_26_reg.sv"                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_lastiniteration_0.sv"                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_lastiniteration_49_reg.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi1_pop1544_push32_0.sv"                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi1_pop1544_push32_30_reg.sv"                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi2_pop1240_push28_0.sv"                     -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi2_pop1240_push28_35_reg.sv"                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi_push22_0.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi_push22_61_reg.sv"                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notcmp1742_push30_0.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notcmp1742_push30_27_reg.sv"                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notcmp2236_push26_0.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notcmp2236_push26_32_reg.sv"                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notexitcond_0.sv"                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_notexitcond_42_reg.sv"                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i2_cleanups_push24_0.sv"                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i2_cleanups_push24_59_reg.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i2_initerations_push23_0.sv"                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i2_initerations_push23_38_reg.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i32_channel_029_pop1138_push27_0.sv"                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i32_channel_029_pop1138_push27_33_reg.sv"               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i32_col_027_push21_0.sv"                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i32_col_027_push21_40_reg.sv"                           -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i32_row_028_pop1443_push31_0.sv"                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i32_row_028_pop1443_push31_28_reg.sv"                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i6_fpga_indvars_iv_push20_0.sv"                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i6_fpga_indvars_iv_push20_43_reg.sv"                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B4_branch.sv"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B4_merge.sv"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B5.sv"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B5_stall_region.sv"                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi1_push15_0.sv"                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi1_push15_0_reg.sv"                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B5_branch.sv"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B5_merge.sv"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B6.sv"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B6_stall_region.sv"                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi2_push12_0.sv"                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_i1_memdep_phi2_push12_0_reg.sv"                         -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B6_branch.sv"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B6_merge.sv"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B7.sv"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_bb_B7_stall_region.sv"                                                   -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_iowr_bl_return_unnamed_conv110_conv10.sv"                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B7_branch.sv"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_B7_merge.sv"                                                             -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going19_2_sr.sv"                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going24_2_sr.sv"                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going24_2_valid_fifo.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going28_1_sr.sv"                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going28_1_valid_fifo.sv"                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_i_llvm_fpga_pipeline_keep_going_5_sr.sv"                                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_loop_limiter_0.sv"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_loop_limiter_1.sv"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_loop_limiter_2.sv"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/conv1_internal.v"                                                              -work conv1_internal_inst                                                     -cdslib ./cds_libs/conv1_internal_inst.cds.lib                                                    
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_function_wrapper.sv"                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_function.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B1_start.sv"                                                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B1_start_branch.sv"                                                -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B1_start_merge.sv"                                                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B1_start_stall_region.sv"                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_iord_bl_call_unnamed_avgpooling22_avgpooling20.sv"               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_ffwd_source_s_st0000oling23_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_sfc_s_c0_in_wt_entry_s_c0_enter9_avgpooling20.sv"                -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_sfc_logic_s_c0_in_wt_entry0000_enter9_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going26_0.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notexitcond27_0.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B1_start_merge_reg.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B2_sr_1.sv"                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B3_sr_1.sv"                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B4.sv"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B4_branch.sv"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B4_merge.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B4_stall_region.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B4_merge_reg.sv"                                                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_ffwd_dest_s_stru0000oling24_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_ffwd_dest_s_stru0000oling25_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_sfc_s_c0_in_for_body6_s_c0_enter9112_avgpooling268.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0000_exit97_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0002gpooling21_data_fifo.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0002ling21_full_detector.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_sfc_logic_s_c0_in_for_body0000ter9112_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_flt_i_sfc_logic_s_c0_in_for_00003a0054c2a6344c246w65.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_mem_memdep_0.sv"                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_mem_unnamed_6_avgpooling20.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_readdata_reg_unnamed_6_avgpooling20.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_mem_unnamed_7_avgpooling20.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_readdata_reg_unnamed_7_avgpooling21.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_mem_unnamed_8_avgpooling20.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_readdata_reg_unnamed_8_avgpooling22.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_mem_unnamed_9_avgpooling20.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_readdata_reg_unnamed_9_avgpooling23.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going_0.sv"                              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going_3_reg.sv"                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_exitcond1139_pop29_0.sv"                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_exitcond1139_pop29_8_reg.sv"                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_exitcond1432_pop25_0.sv"                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_exitcond1432_pop25_12_reg.sv"                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi1_pop1542_pop32_0.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi1_pop1542_pop32_11_reg.sv"            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi2_pop1238_pop28_0.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi2_pop1238_pop28_15_reg.sv"            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi_pop22_0.sv"                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi_pop22_6_reg.sv"                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_notcmp1540_pop30_0.sv"                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_notcmp1540_pop30_9_reg.sv"                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_notcmp2034_pop26_0.sv"                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_notcmp2034_pop26_13_reg.sv"                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i2_cleanups_pop24_0.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i2_cleanups_pop24_2_reg.sv"                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i2_initerations_pop23_0.sv"                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i2_initerations_pop23_4_reg.sv"                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i32_i_026_pop1441_pop31_0.sv"                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i32_i_026_pop1441_pop31_10_reg.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i32_j_025_pop21_0.sv"                              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i32_j_025_pop21_5_reg.sv"                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i32_n_channel_027_pop1136_pop27_0.sv"              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i32_n_channe0000pop1136_pop27_14_reg.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop20_0.sv"                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop20_7_reg.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_exitcond1139_push29_0.sv"                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_exitcond1139_push29_28_reg.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_exitcond1432_push25_0.sv"                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_exitcond1432_push25_35_reg.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_lastiniteration_0.sv"                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_lastiniteration_54_reg.sv"                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_phi1_pop1542_push32_0.sv"               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_p0000op1542_push32_34_reg.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_phi2_pop1238_push28_0.sv"               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_p0000op1238_push28_39_reg.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_phi_push22_0.sv"                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_phi_push22_71_reg.sv"                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notcmp1540_push30_0.sv"                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notcmp1540_push30_29_reg.sv"                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notcmp2034_push26_0.sv"                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notcmp2034_push26_36_reg.sv"                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notexitcond_0.sv"                              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notexitcond_48_reg.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i2_cleanups_push24_0.sv"                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i2_cleanups_push24_66_reg.sv"                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i2_initerations_push23_0.sv"                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i2_initerations_push23_42_reg.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i32_i_026_pop1441_push31_0.sv"                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i32_i_026_pop1441_push31_30_reg.sv"               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i32_j_025_push21_0.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i32_j_025_push21_46_reg.sv"                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i32_n_channel_027_pop1136_push27_0.sv"            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i32_n_chann0000op1136_push27_37_reg.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i4_fpga_indvars_iv_push20_0.sv"                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i4_fpga_indvars_iv_push20_49_reg.sv"              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B4_sr_1.sv"                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B5_sr_0.sv"                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B6_sr_0.sv"                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B7_sr_0.sv"                                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B0_runOnce.sv"                                                  -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B0_runOnce_branch.sv"                                              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B0_runOnce_merge.sv"                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B0_runOnce_stall_region.sv"                                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B0_runOnce_merge_reg.sv"                                           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B2.sv"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B2_branch.sv"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B2_merge.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B2_stall_region.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B2_merge_reg.sv"                                                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_sfc_s_c0_in_for_cond1_preh0000ter7110_avgpooling21.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0000_exit73_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0000gpooling21_data_fifo.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0000ling21_full_detector.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_sfc_logic_s_c0_in_for_cond0000ter7110_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going22_0.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i32_n_channel_027_pop11_0.sv"                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i5_fpga_indvars_iv12_pop10_0.sv"                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notexitcond23_0.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i32_n_channel_027_push11_0.sv"                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i5_fpga_indvars_iv12_push10_0.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi2_pop12_0.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi2_pop12_3_reg.sv"                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B3.sv"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B3_branch.sv"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B3_merge.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B3_stall_region.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B3_merge_reg.sv"                                                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_sfc_s_c0_in_for_cond4_preh0000ter7611_avgpooling21.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0000_exit82_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0001gpooling21_data_fifo.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_sfc_exit_s_c0_ou0001ling21_full_detector.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_sfc_logic_s_c0_in_for_cond0000ter7611_avgpooling20.sv"           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going17_0.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_exitcond1431_pop16_0.sv"                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi2_pop1237_pop19_0.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_notcmp2033_pop17_0.sv"                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i32_i_026_pop14_0.sv"                              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i32_n_channel_027_pop1135_pop18_0.sv"              -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i4_fpga_indvars_iv9_pop13_0.sv"                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_exitcond1431_push16_0.sv"                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_phi2_pop1237_push19_0.sv"               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notcmp2033_push17_0.sv"                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_notexitcond18_0.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i32_i_026_push14_0.sv"                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i32_n_channel_027_pop1135_push18_0.sv"            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i4_fpga_indvars_iv9_push13_0.sv"                  -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi1_pop15_0.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pop_i1_memdep_phi1_pop15_3_reg.sv"                     -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B5.sv"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B5_branch.sv"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B5_merge.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B5_stall_region.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_phi1_push15_0.sv"                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_phi1_push15_0_reg.sv"                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B6.sv"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B6_branch.sv"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B6_merge.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B6_stall_region.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_phi2_push12_0.sv"                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_i1_memdep_phi2_push12_0_reg.sv"                   -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B7.sv"                                                          -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B7_branch.sv"                                                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_B7_merge.sv"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_bb_B7_stall_region.sv"                                             -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_iowr_bl_return_unnamed_avgpooling210_avgpooling20.sv"            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                      -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                  -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going17_2_sr.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going17_2_valid_fifo.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going22_2_sr.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going26_1_sr.sv"                         -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo.sv"                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_i_llvm_fpga_pipeline_keep_going_3_sr.sv"                           -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_loop_limiter_0.sv"                                                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_loop_limiter_1.sv"                                                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_loop_limiter_2.sv"                                                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling2_internal.v"                                                        -work avgpooling2_internal_inst                                               -cdslib ./cds_libs/avgpooling2_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/dspba_library_ver.sv"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_pkg.sv"                                                                -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_data_fifo.v"                                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo.v"                                                                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_altera_syncram_wrapped.sv"                                                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_scfifo_wrapped.sv"                                                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_decoder.sv"                                                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ecc_encoder.sv"                                                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_fifo.v"                                                                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ll_ram_fifo.v"                                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_valid_fifo_counter.v"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_valid_fifo_counter.v"                                                -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_staging_reg.v"                                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo.sv"                                                                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mid_speed_fifo.sv"                                                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_one_ram_fifo.sv"                                                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_latency_zero_ram_fifo.sv"                                                  -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_fifo_zero_width.sv"                                                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_high_speed_fifo.sv"                                                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_low_latency_fifo.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_zero_latency_fifo.sv"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fanout_pipeline.sv"                                                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_std_synchronizer_nocut.v"                                                  -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_threshold.sv"                                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_lookahead.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_handler.sv"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_lfsr.sv"                                                                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_mlab_fifo.sv"                                                              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_parameter_assert.svh"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pop.v"                                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_push.v"                                                                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_token_fifo_counter.v"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_pipeline.v"                                                                -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_dspba_buffer.v"                                                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_enable_sink.v"                                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_memory_depth_quantization_pkg.sv"                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord.sv"                                                                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_latency.sv"                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iord_stall_valid.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_shift_register_no_reset.sv"                                                -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwdsrc.v"                                                                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_full_detector.v"                                                           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_tessellated_incr_decr_decr.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ffwddst.sv"                                                                -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_top.v"                                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_permute_address.v"                                                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_pipelined.v"                                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_enabled.v"                                                                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_basic_coalescer.v"                                                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_simple.v"                                                                  -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming.v"                                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_host.v"                                                              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_bursting_load_stores.v"                                                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_non_aligned_write.v"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_read_cache.v"                                                              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_atomic.v"                                                                  -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_prefetch_block.v"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_wide_wrapper.v"                                                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_streaming_prefetch.v"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_aligned_burst_coalesced_lsu.v"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_toggle_detect.v"                                                           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_debug_mem.v"                                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_write.sv"                                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/lsu_burst_coalesced_pipelined_read.sv"                                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_fifo_stall_valid_lookahead.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_global_load_store.sv"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu.sv"                                                                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_burst_coalescer.sv"                                                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_coalescer_dynamic_timeout.sv"                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_data_aligner.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_cache.sv"                                                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_read_data_alignment.sv"                                                -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_unaligned_controller.sv"                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_word_coalescer.sv"                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_data_alignment.sv"                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_lsu_write_kernel_downstream.sv"                                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr.sv"                                                                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_latency.sv"                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_iowr_stall_valid.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_loop_profiler.sv"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_loop_limiter.v"                                                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_reset_wire.v"                                                              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_function_wrapper.sv"                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_function.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B1_start.sv"                                                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B1_start_branch.sv"                                                -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B1_start_merge.sv"                                                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B1_start_stall_region.sv"                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_iord_bl_call_unnamed_avgpooling12_avgpooling10.sv"               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_ffwd_source_s_st0000oling13_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_sfc_s_c0_in_wt_entry_s_c0_enter9_avgpooling10.sv"                -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0000c0_exit_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_sfc_logic_s_c0_in_wt_entry0000_enter9_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going26_0.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notexitcond27_0.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B1_start_merge_reg.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B2_sr_1.sv"                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B3_sr_1.sv"                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B4.sv"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B4_branch.sv"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B4_merge.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B4_stall_region.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B4_merge_reg.sv"                                                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_ffwd_dest_s_stru0000oling14_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_ffwd_dest_s_stru0000oling15_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_sfc_s_c0_in_for_body6_s_c0_enter9112_avgpooling168.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0000_exit97_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0002gpooling11_data_fifo.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0002ling11_full_detector.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_sfc_logic_s_c0_in_for_body0000ter9112_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_flt_i_sfc_logic_s_c0_in_for_00003a0054c2a6344c246w65.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_mem_memdep_0.sv"                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_mem_unnamed_6_avgpooling10.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_readdata_reg_unnamed_6_avgpooling10.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_mem_unnamed_7_avgpooling10.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_readdata_reg_unnamed_7_avgpooling11.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_mem_unnamed_8_avgpooling10.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_readdata_reg_unnamed_8_avgpooling12.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_mem_unnamed_9_avgpooling10.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_readdata_reg_unnamed_9_avgpooling13.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going_0.sv"                              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going_3_reg.sv"                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_exitcond1139_pop29_0.sv"                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_exitcond1139_pop29_8_reg.sv"                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_exitcond1432_pop25_0.sv"                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_exitcond1432_pop25_12_reg.sv"                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi1_pop1542_pop32_0.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi1_pop1542_pop32_11_reg.sv"            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi2_pop1238_pop28_0.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi2_pop1238_pop28_15_reg.sv"            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi_pop22_0.sv"                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi_pop22_6_reg.sv"                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_notcmp1540_pop30_0.sv"                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_notcmp1540_pop30_9_reg.sv"                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_notcmp2034_pop26_0.sv"                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_notcmp2034_pop26_13_reg.sv"                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i2_cleanups_pop24_0.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i2_cleanups_pop24_2_reg.sv"                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i2_initerations_pop23_0.sv"                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i2_initerations_pop23_4_reg.sv"                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i32_i_026_pop1441_pop31_0.sv"                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i32_i_026_pop1441_pop31_10_reg.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i32_j_025_pop21_0.sv"                              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i32_j_025_pop21_5_reg.sv"                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i32_n_channel_027_pop1136_pop27_0.sv"              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i32_n_channe0000pop1136_pop27_14_reg.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop20_0.sv"                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop20_7_reg.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_exitcond1139_push29_0.sv"                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_exitcond1139_push29_28_reg.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_exitcond1432_push25_0.sv"                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_exitcond1432_push25_35_reg.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_lastiniteration_0.sv"                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_lastiniteration_54_reg.sv"                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_phi1_pop1542_push32_0.sv"               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_p0000op1542_push32_34_reg.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_phi2_pop1238_push28_0.sv"               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_p0000op1238_push28_39_reg.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_phi_push22_0.sv"                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_phi_push22_71_reg.sv"                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notcmp1540_push30_0.sv"                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notcmp1540_push30_29_reg.sv"                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notcmp2034_push26_0.sv"                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notcmp2034_push26_36_reg.sv"                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notexitcond_0.sv"                              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notexitcond_48_reg.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i2_cleanups_push24_0.sv"                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i2_cleanups_push24_66_reg.sv"                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i2_initerations_push23_0.sv"                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i2_initerations_push23_42_reg.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i32_i_026_pop1441_push31_0.sv"                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i32_i_026_pop1441_push31_30_reg.sv"               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i32_j_025_push21_0.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i32_j_025_push21_46_reg.sv"                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i32_n_channel_027_pop1136_push27_0.sv"            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i32_n_chann0000op1136_push27_37_reg.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i5_fpga_indvars_iv_push20_0.sv"                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i5_fpga_indvars_iv_push20_49_reg.sv"              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B4_sr_1.sv"                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B5_sr_0.sv"                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B6_sr_0.sv"                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B7_sr_0.sv"                                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B0_runOnce.sv"                                                  -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B0_runOnce_branch.sv"                                              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B0_runOnce_merge.sv"                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B0_runOnce_stall_region.sv"                                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B0_runOnce_merge_reg.sv"                                           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"                           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B2.sv"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B2_branch.sv"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B2_merge.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B2_stall_region.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B2_merge_reg.sv"                                                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_sfc_s_c0_in_for_cond1_preh0000ter7110_avgpooling11.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0000_exit73_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0000gpooling11_data_fifo.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0000ling11_full_detector.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_sfc_logic_s_c0_in_for_cond0000ter7110_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going22_0.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i32_n_channel_027_pop11_0.sv"                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i4_fpga_indvars_iv12_pop10_0.sv"                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notexitcond23_0.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i32_n_channel_027_push11_0.sv"                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i4_fpga_indvars_iv12_push10_0.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi2_pop12_0.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi2_pop12_3_reg.sv"                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B3.sv"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B3_branch.sv"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B3_merge.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B3_stall_region.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B3_merge_reg.sv"                                                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_sfc_s_c0_in_for_cond4_preh0000ter7611_avgpooling11.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0000_exit82_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0001gpooling11_data_fifo.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_sfc_exit_s_c0_ou0001ling11_full_detector.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_sfc_logic_s_c0_in_for_cond0000ter7611_avgpooling10.sv"           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going17_0.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_exitcond1431_pop16_0.sv"                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi2_pop1237_pop19_0.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_notcmp2033_pop17_0.sv"                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i32_i_026_pop14_0.sv"                              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i32_n_channel_027_pop1135_pop18_0.sv"              -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i5_fpga_indvars_iv9_pop13_0.sv"                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_exitcond1431_push16_0.sv"                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_phi2_pop1237_push19_0.sv"               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notcmp2033_push17_0.sv"                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_notexitcond18_0.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i32_i_026_push14_0.sv"                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i32_n_channel_027_pop1135_push18_0.sv"            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i5_fpga_indvars_iv9_push13_0.sv"                  -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi1_pop15_0.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pop_i1_memdep_phi1_pop15_3_reg.sv"                     -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B5.sv"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B5_branch.sv"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B5_merge.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B5_stall_region.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_phi1_push15_0.sv"                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_phi1_push15_0_reg.sv"                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B6.sv"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B6_branch.sv"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B6_merge.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B6_stall_region.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_phi2_push12_0.sv"                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_i1_memdep_phi2_push12_0_reg.sv"                   -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B7.sv"                                                          -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B7_branch.sv"                                                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_B7_merge.sv"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_bb_B7_stall_region.sv"                                             -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_iowr_bl_return_unnamed_avgpooling110_avgpooling10.sv"            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_token_i1_throttle_push_0.sv"                      -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"                  -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going17_2_sr.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going17_2_valid_fifo.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going22_2_sr.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going22_2_valid_fifo.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going26_1_sr.sv"                         -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going26_1_valid_fifo.sv"                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_i_llvm_fpga_pipeline_keep_going_3_sr.sv"                           -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_loop_limiter_0.sv"                                                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_loop_limiter_1.sv"                                                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_loop_limiter_2.sv"                                                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_avm_to_ic.v"                                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_host_endpoint.v"                                                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb_intf.v"                                                                -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_intf.v"                                                                 -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_endpoint.v"                                                       -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_rrp.v"                                                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_agent_wrp.v"                                                            -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_arb2.v"                                                                    -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/acl_ic_to_avm.v"                                                               -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/avgpooling1_internal.v"                                                        -work avgpooling1_internal_inst                                               -cdslib ./cds_libs/avgpooling1_internal_inst.cds.lib                                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/tb_irq_mapper.sv"                                                              -work irq_mapper                                                              -cdslib ./cds_libs/irq_mapper.cds.lib                                                             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hls_sim_stream_source_dpi_bfm.sv"                                              -work stream_source_dpi_bfm_avgpooling1_in0_inst                              -cdslib ./cds_libs/stream_source_dpi_bfm_avgpooling1_in0_inst.cds.lib                             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/tb_split_component_start_inst.sv"                                              -work split_component_start_inst                                              -cdslib ./cds_libs/split_component_start_inst.cds.lib                                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_softmax_inst.v"                                                             -work softmax_inst                                                            -cdslib ./cds_libs/softmax_inst.cds.lib                                                           
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_relu4_inst.v"                                                               -work relu4_inst                                                              -cdslib ./cds_libs/relu4_inst.cds.lib                                                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_relu3_inst.v"                                                               -work relu3_inst                                                              -cdslib ./cds_libs/relu3_inst.cds.lib                                                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_relu2_inst.v"                                                               -work relu2_inst                                                              -cdslib ./cds_libs/relu2_inst.cds.lib                                                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_relu1_inst.v"                                                               -work relu1_inst                                                              -cdslib ./cds_libs/relu1_inst.cds.lib                                                             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/altera_avalon_mm_slave_bfm.sv"                                                 -work mm_agent_dpi_bfm_avgpooling1_avmm_0_rw_inst                             -cdslib ./cds_libs/mm_agent_dpi_bfm_avgpooling1_avmm_0_rw_inst.cds.lib                            
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hls_sim_mm_agent_dpi_bfm.sv"                                                   -work mm_agent_dpi_bfm_avgpooling1_avmm_0_rw_inst                             -cdslib ./cds_libs/mm_agent_dpi_bfm_avgpooling1_avmm_0_rw_inst.cds.lib                            
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hls_sim_main_dpi_controller.sv"                                                -work main_dpi_controller_inst                                                -cdslib ./cds_libs/main_dpi_controller_inst.cds.lib                                               
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_fc3_inst.v"                                                                 -work fc3_inst                                                                -cdslib ./cds_libs/fc3_inst.cds.lib                                                               
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_fc1_inst.v"                                                                 -work fc1_inst                                                                -cdslib ./cds_libs/fc1_inst.cds.lib                                                               
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_conv2_inst.v"                                                               -work conv2_inst                                                              -cdslib ./cds_libs/conv2_inst.cds.lib                                                             
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_conv1_inst.v"                                                               -work conv1_inst                                                              -cdslib ./cds_libs/conv1_inst.cds.lib                                                             
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/tb_conv1_component_dpi_controller_implicit_ready_conduit_fanout_inst.sv"       -work conv1_component_dpi_controller_implicit_ready_conduit_fanout_inst       -cdslib ./cds_libs/conv1_component_dpi_controller_implicit_ready_conduit_fanout_inst.cds.lib      
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/tb_conv1_component_dpi_controller_bind_conduit_fanout_inst.sv"                 -work conv1_component_dpi_controller_bind_conduit_fanout_inst                 -cdslib ./cds_libs/conv1_component_dpi_controller_bind_conduit_fanout_inst.cds.lib                
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/tb_concatenate_component_done_inst.sv"                                         -work concatenate_component_done_inst                                         -cdslib ./cds_libs/concatenate_component_done_inst.cds.lib                                        
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hls_sim_stream_sink_dpi_bfm.sv"                                                -work component_dpi_controller_avgpooling1_inst                               -cdslib ./cds_libs/component_dpi_controller_avgpooling1_inst.cds.lib                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hls_sim_stream_source_dpi_bfm.sv"                                              -work component_dpi_controller_avgpooling1_inst                               -cdslib ./cds_libs/component_dpi_controller_avgpooling1_inst.cds.lib                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hld_sim_latency_tracker.sv"                                                    -work component_dpi_controller_avgpooling1_inst                               -cdslib ./cds_libs/component_dpi_controller_avgpooling1_inst.cds.lib                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hls_sim_component_dpi_controller.sv"                                           -work component_dpi_controller_avgpooling1_inst                               -cdslib ./cds_libs/component_dpi_controller_avgpooling1_inst.cds.lib                              
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/hls_sim_clock_reset.sv"                                                        -work clock_reset_inst                                                        -cdslib ./cds_libs/clock_reset_inst.cds.lib                                                       
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_avgpooling2_inst.v"                                                         -work avgpooling2_inst                                                        -cdslib ./cds_libs/avgpooling2_inst.cds.lib                                                       
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/submodules/tb_avgpooling1_inst.v"                                                         -work avgpooling1_inst                                                        -cdslib ./cds_libs/avgpooling1_inst.cds.lib                                                       
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/tb_avgpooling1_component_dpi_controller_implicit_ready_conduit_fanout_inst.sv" -work avgpooling1_component_dpi_controller_implicit_ready_conduit_fanout_inst -cdslib ./cds_libs/avgpooling1_component_dpi_controller_implicit_ready_conduit_fanout_inst.cds.lib
  ncvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS "$QSYS_SIMDIR/submodules/tb_avgpooling1_component_dpi_controller_bind_conduit_fanout_inst.sv"           -work avgpooling1_component_dpi_controller_bind_conduit_fanout_inst           -cdslib ./cds_libs/avgpooling1_component_dpi_controller_bind_conduit_fanout_inst.cds.lib          
  ncvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS     "$QSYS_SIMDIR/tb.v"                                                                                                                                                                                                                                                                     
fi

# ----------------------------------------
# elaborate top level design
if [ $SKIP_ELAB -eq 0 ]; then
  export GENERIC_PARAM_COMPAT_CHECK=1
  ncelab -access +w+r+c -namemap_mixgen $ELAB_OPTIONS $USER_DEFINED_ELAB_OPTIONS $TOP_LEVEL_NAME
fi

# ----------------------------------------
# simulate
if [ $SKIP_SIM -eq 0 ]; then
  eval ncsim -licqueue $SIM_OPTIONS $USER_DEFINED_SIM_OPTIONS $TOP_LEVEL_NAME
fi
