<def f='llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc' l='161' ll='170' type='void llvm::NVPTXGenMCSubtargetInfo::NVPTXGenMCSubtargetInfo(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef TuneCPU, llvm::StringRef FS, ArrayRef&lt;llvm::SubtargetFeatureKV&gt; PF, ArrayRef&lt;llvm::SubtargetSubTypeKV&gt; PD, const llvm::MCWriteProcResEntry * WPR, const llvm::MCWriteLatencyEntry * WL, const llvm::MCReadAdvanceEntry * RA, const llvm::InstrStage * IS, const unsigned int * OC, const unsigned int * FP)'/>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc' l='180' u='c' c='_ZN4llvmL30createNVPTXMCSubtargetInfoImplERKNS_6TripleENS_9StringRefES3_S3_'/>
