csl_enum qs {
	vb = 26,
	sx = 75,
	if = 20,
	bo = 26,
	kc = 92,
	dj = 17,
	tk = 34,
	mo = 32,
	ks = 56,
	pw = 58
};
csl_enum je {
	jb = 8,
	ar = 79,
	qy = 89
};
csl_enum tj {
	us = 45,
	kn = 49,
	qt = 33,
	ur = 59,
	if = 87,
	tn = 13,
	qq = 12,
	xd = 68,
	hi = 79
};
csl_isa_instruction_format tq{
    tq( ){
     set_width( 4);
     generate_decoder( gefl);
  }
}
;
csl_isa ec{
    ec( ){
     set_decoder_name( "ni");
     set_decoder_out_name_prefix( "ij");
     set_decoder_out_name_suffix( "ql");
     generate_decoder( flet);
     print( isa.txt);
  }
}
;
csl_fifo eq{
   eq( ){
     set_dimension( 5, 7);
     add_logic( wr_credit);
  }
}
;
csl_memory_map_page sb{
    sb( ){
     set_address_increment( 5);
     get_address_increment( );
     get_next_address( );
     add_reserved_address_range( 5, 2);
     add( eq, "jf");
     get_lower_bound( );
     get_upper_bound( );
     set_data_word_width( 9);
     get_data_word_wodth( );
     set_aligment( 6);
     set_symbol_max_lenght( );
  }
}
;
csl_memory_map_page qx{
  sb gq;
  sb ix;
    qx( ){
     add_address_range( 7, 0);
     set_next_address( 7);
     get_next_address( );
     set_access_rights( none, access_read);
     get_upper_bound( );
     set_data_word_width( 3);
     get_data_word_wodth( );
     set_aligment( 6);
     get_aligment( );
     set_endianess( little_endian);
     get_symbol_lenght( );
  }
}
;
csl_memory_map_page ir{
    ir( ){
     add_address_range( 1, 2);
     get_address_increment( );
     set_next_address( 9);
     get_next_address( );
     set_access_rights( access_read, access_read_write);
     get_lower_bound( );
     set_data_word_width( 0);
     get_data_word_wodth( );
     set_aligment( 7);
     set_endianess( big_endian);
  }
}
;
csl_memory_map lm{
  ir uh;
  sb gw;
  qx ax;
  sb ht;
  qx qa;
    lm( ){
  }
}
;
csl_register qd{
    qd( ){
     set_atribute( read_write);
     add_logic( serial_input);
     add_logic( cnt_dir_signal);
  }
}
;
csl_register ri{
    ri( ){
     set_width( 3);
     get_width( );
     set_depth( 6);
     add_logic( read_valid);
     create_rtl_module( );
     set_const_value( 2);
  }
}
;
