;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* RX */
RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
RX__0__MASK EQU 0x40
RX__0__PC EQU CYREG_PRT12_PC6
RX__0__PORT EQU 12
RX__0__SHIFT EQU 6
RX__AG EQU CYREG_PRT12_AG
RX__BIE EQU CYREG_PRT12_BIE
RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX__BYP EQU CYREG_PRT12_BYP
RX__DM0 EQU CYREG_PRT12_DM0
RX__DM1 EQU CYREG_PRT12_DM1
RX__DM2 EQU CYREG_PRT12_DM2
RX__DR EQU CYREG_PRT12_DR
RX__INP_DIS EQU CYREG_PRT12_INP_DIS
RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX__MASK EQU 0x40
RX__PORT EQU 12
RX__PRT EQU CYREG_PRT12_PRT
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX__PS EQU CYREG_PRT12_PS
RX__SHIFT EQU 6
RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX__SLW EQU CYREG_PRT12_SLW

/* TX */
TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
TX__0__MASK EQU 0x80
TX__0__PC EQU CYREG_PRT12_PC7
TX__0__PORT EQU 12
TX__0__SHIFT EQU 7
TX__AG EQU CYREG_PRT12_AG
TX__BIE EQU CYREG_PRT12_BIE
TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX__BYP EQU CYREG_PRT12_BYP
TX__DM0 EQU CYREG_PRT12_DM0
TX__DM1 EQU CYREG_PRT12_DM1
TX__DM2 EQU CYREG_PRT12_DM2
TX__DR EQU CYREG_PRT12_DR
TX__INP_DIS EQU CYREG_PRT12_INP_DIS
TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX__MASK EQU 0x80
TX__PORT EQU 12
TX__PRT EQU CYREG_PRT12_PRT
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX__PS EQU CYREG_PRT12_PS
TX__SHIFT EQU 7
TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX__SLW EQU CYREG_PRT12_SLW

/* ADC */
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* LIN */
LIN__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
LIN__0__MASK EQU 0x10
LIN__0__PC EQU CYREG_PRT3_PC4
LIN__0__PORT EQU 3
LIN__0__SHIFT EQU 4
LIN__AG EQU CYREG_PRT3_AG
LIN__AMUX EQU CYREG_PRT3_AMUX
LIN__BIE EQU CYREG_PRT3_BIE
LIN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIN__BYP EQU CYREG_PRT3_BYP
LIN__CTL EQU CYREG_PRT3_CTL
LIN__DM0 EQU CYREG_PRT3_DM0
LIN__DM1 EQU CYREG_PRT3_DM1
LIN__DM2 EQU CYREG_PRT3_DM2
LIN__DR EQU CYREG_PRT3_DR
LIN__INP_DIS EQU CYREG_PRT3_INP_DIS
LIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIN__LCD_EN EQU CYREG_PRT3_LCD_EN
LIN__MASK EQU 0x10
LIN__PORT EQU 3
LIN__PRT EQU CYREG_PRT3_PRT
LIN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIN__PS EQU CYREG_PRT3_PS
LIN__SHIFT EQU 4
LIN__SLW EQU CYREG_PRT3_SLW
LIN_AMP_OUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
LIN_AMP_OUT__0__MASK EQU 0x40
LIN_AMP_OUT__0__PC EQU CYREG_PRT3_PC6
LIN_AMP_OUT__0__PORT EQU 3
LIN_AMP_OUT__0__SHIFT EQU 6
LIN_AMP_OUT__AG EQU CYREG_PRT3_AG
LIN_AMP_OUT__AMUX EQU CYREG_PRT3_AMUX
LIN_AMP_OUT__BIE EQU CYREG_PRT3_BIE
LIN_AMP_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIN_AMP_OUT__BYP EQU CYREG_PRT3_BYP
LIN_AMP_OUT__CTL EQU CYREG_PRT3_CTL
LIN_AMP_OUT__DM0 EQU CYREG_PRT3_DM0
LIN_AMP_OUT__DM1 EQU CYREG_PRT3_DM1
LIN_AMP_OUT__DM2 EQU CYREG_PRT3_DM2
LIN_AMP_OUT__DR EQU CYREG_PRT3_DR
LIN_AMP_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
LIN_AMP_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIN_AMP_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIN_AMP_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
LIN_AMP_OUT__MASK EQU 0x40
LIN_AMP_OUT__PORT EQU 3
LIN_AMP_OUT__PRT EQU CYREG_PRT3_PRT
LIN_AMP_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIN_AMP_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIN_AMP_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIN_AMP_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIN_AMP_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIN_AMP_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIN_AMP_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIN_AMP_OUT__PS EQU CYREG_PRT3_PS
LIN_AMP_OUT__SHIFT EQU 6
LIN_AMP_OUT__SLW EQU CYREG_PRT3_SLW

/* MIC */
MIC__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
MIC__0__MASK EQU 0x20
MIC__0__PC EQU CYREG_PRT0_PC5
MIC__0__PORT EQU 0
MIC__0__SHIFT EQU 5
MIC__AG EQU CYREG_PRT0_AG
MIC__AMUX EQU CYREG_PRT0_AMUX
MIC__BIE EQU CYREG_PRT0_BIE
MIC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MIC__BYP EQU CYREG_PRT0_BYP
MIC__CTL EQU CYREG_PRT0_CTL
MIC__DM0 EQU CYREG_PRT0_DM0
MIC__DM1 EQU CYREG_PRT0_DM1
MIC__DM2 EQU CYREG_PRT0_DM2
MIC__DR EQU CYREG_PRT0_DR
MIC__INP_DIS EQU CYREG_PRT0_INP_DIS
MIC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MIC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MIC__LCD_EN EQU CYREG_PRT0_LCD_EN
MIC__MASK EQU 0x20
MIC__PORT EQU 0
MIC__PRT EQU CYREG_PRT0_PRT
MIC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MIC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MIC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MIC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MIC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MIC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MIC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MIC__PS EQU CYREG_PRT0_PS
MIC__SHIFT EQU 5
MIC__SLW EQU CYREG_PRT0_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

/* PWM_B */
PWM_B_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_B_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_B_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_B_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_B_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_B_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_B_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_B_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_B_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_B_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_B_PWMHW__PM_ACT_MSK EQU 0x01
PWM_B_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_B_PWMHW__PM_STBY_MSK EQU 0x01
PWM_B_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_B_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_B_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* PWM_G */
PWM_G_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_G_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_G_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_G_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_G_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_G_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_G_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_G_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_G_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_G_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_G_PWMHW__PM_ACT_MSK EQU 0x02
PWM_G_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_G_PWMHW__PM_STBY_MSK EQU 0x02
PWM_G_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_G_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_G_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* PWM_R */
PWM_R_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
PWM_R_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
PWM_R_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
PWM_R_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
PWM_R_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
PWM_R_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
PWM_R_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
PWM_R_PWMHW__PER0 EQU CYREG_TMR2_PER0
PWM_R_PWMHW__PER1 EQU CYREG_TMR2_PER1
PWM_R_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_R_PWMHW__PM_ACT_MSK EQU 0x04
PWM_R_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_R_PWMHW__PM_STBY_MSK EQU 0x04
PWM_R_PWMHW__RT0 EQU CYREG_TMR2_RT0
PWM_R_PWMHW__RT1 EQU CYREG_TMR2_RT1
PWM_R_PWMHW__SR0 EQU CYREG_TMR2_SR0

/* Pin_B */
Pin_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_B__0__MASK EQU 0x20
Pin_B__0__PC EQU CYREG_PRT2_PC5
Pin_B__0__PORT EQU 2
Pin_B__0__SHIFT EQU 5
Pin_B__AG EQU CYREG_PRT2_AG
Pin_B__AMUX EQU CYREG_PRT2_AMUX
Pin_B__BIE EQU CYREG_PRT2_BIE
Pin_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_B__BYP EQU CYREG_PRT2_BYP
Pin_B__CTL EQU CYREG_PRT2_CTL
Pin_B__DM0 EQU CYREG_PRT2_DM0
Pin_B__DM1 EQU CYREG_PRT2_DM1
Pin_B__DM2 EQU CYREG_PRT2_DM2
Pin_B__DR EQU CYREG_PRT2_DR
Pin_B__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_B__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_B__MASK EQU 0x20
Pin_B__PORT EQU 2
Pin_B__PRT EQU CYREG_PRT2_PRT
Pin_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_B__PS EQU CYREG_PRT2_PS
Pin_B__SHIFT EQU 5
Pin_B__SLW EQU CYREG_PRT2_SLW

/* Pin_G */
Pin_G__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_G__0__MASK EQU 0x10
Pin_G__0__PC EQU CYREG_PRT12_PC4
Pin_G__0__PORT EQU 12
Pin_G__0__SHIFT EQU 4
Pin_G__AG EQU CYREG_PRT12_AG
Pin_G__BIE EQU CYREG_PRT12_BIE
Pin_G__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_G__BYP EQU CYREG_PRT12_BYP
Pin_G__DM0 EQU CYREG_PRT12_DM0
Pin_G__DM1 EQU CYREG_PRT12_DM1
Pin_G__DM2 EQU CYREG_PRT12_DM2
Pin_G__DR EQU CYREG_PRT12_DR
Pin_G__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_G__MASK EQU 0x10
Pin_G__PORT EQU 12
Pin_G__PRT EQU CYREG_PRT12_PRT
Pin_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_G__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_G__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_G__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_G__PS EQU CYREG_PRT12_PS
Pin_G__SHIFT EQU 4
Pin_G__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_G__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_G__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_G__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_G__SLW EQU CYREG_PRT12_SLW

/* Pin_R */
Pin_R__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_R__0__MASK EQU 0x01
Pin_R__0__PC EQU CYREG_PRT12_PC0
Pin_R__0__PORT EQU 12
Pin_R__0__SHIFT EQU 0
Pin_R__AG EQU CYREG_PRT12_AG
Pin_R__BIE EQU CYREG_PRT12_BIE
Pin_R__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_R__BYP EQU CYREG_PRT12_BYP
Pin_R__DM0 EQU CYREG_PRT12_DM0
Pin_R__DM1 EQU CYREG_PRT12_DM1
Pin_R__DM2 EQU CYREG_PRT12_DM2
Pin_R__DR EQU CYREG_PRT12_DR
Pin_R__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_R__MASK EQU 0x01
Pin_R__PORT EQU 12
Pin_R__PRT EQU CYREG_PRT12_PRT
Pin_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_R__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_R__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_R__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_R__PS EQU CYREG_PRT12_PS
Pin_R__SHIFT EQU 0
Pin_R__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_R__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_R__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_R__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_R__SLW EQU CYREG_PRT12_SLW

/* SW_src */
SW_src__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
SW_src__0__MASK EQU 0x02
SW_src__0__PC EQU CYREG_PRT0_PC1
SW_src__0__PORT EQU 0
SW_src__0__SHIFT EQU 1
SW_src__AG EQU CYREG_PRT0_AG
SW_src__AMUX EQU CYREG_PRT0_AMUX
SW_src__BIE EQU CYREG_PRT0_BIE
SW_src__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW_src__BYP EQU CYREG_PRT0_BYP
SW_src__CTL EQU CYREG_PRT0_CTL
SW_src__DM0 EQU CYREG_PRT0_DM0
SW_src__DM1 EQU CYREG_PRT0_DM1
SW_src__DM2 EQU CYREG_PRT0_DM2
SW_src__DR EQU CYREG_PRT0_DR
SW_src__INP_DIS EQU CYREG_PRT0_INP_DIS
SW_src__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW_src__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW_src__LCD_EN EQU CYREG_PRT0_LCD_EN
SW_src__MASK EQU 0x02
SW_src__PORT EQU 0
SW_src__PRT EQU CYREG_PRT0_PRT
SW_src__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW_src__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW_src__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW_src__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW_src__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW_src__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW_src__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW_src__PS EQU CYREG_PRT0_PS
SW_src__SHIFT EQU 1
SW_src__SLW EQU CYREG_PRT0_SLW

/* LED_MIC */
LED_MIC__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
LED_MIC__0__MASK EQU 0x20
LED_MIC__0__PC EQU CYREG_IO_PC_PRT15_PC5
LED_MIC__0__PORT EQU 15
LED_MIC__0__SHIFT EQU 5
LED_MIC__AG EQU CYREG_PRT15_AG
LED_MIC__AMUX EQU CYREG_PRT15_AMUX
LED_MIC__BIE EQU CYREG_PRT15_BIE
LED_MIC__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED_MIC__BYP EQU CYREG_PRT15_BYP
LED_MIC__CTL EQU CYREG_PRT15_CTL
LED_MIC__DM0 EQU CYREG_PRT15_DM0
LED_MIC__DM1 EQU CYREG_PRT15_DM1
LED_MIC__DM2 EQU CYREG_PRT15_DM2
LED_MIC__DR EQU CYREG_PRT15_DR
LED_MIC__INP_DIS EQU CYREG_PRT15_INP_DIS
LED_MIC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LED_MIC__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED_MIC__LCD_EN EQU CYREG_PRT15_LCD_EN
LED_MIC__MASK EQU 0x20
LED_MIC__PORT EQU 15
LED_MIC__PRT EQU CYREG_PRT15_PRT
LED_MIC__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED_MIC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED_MIC__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED_MIC__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED_MIC__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED_MIC__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED_MIC__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED_MIC__PS EQU CYREG_PRT15_PS
LED_MIC__SHIFT EQU 5
LED_MIC__SLW EQU CYREG_PRT15_SLW

/* PWM_clk */
PWM_clk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
PWM_clk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
PWM_clk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
PWM_clk__CFG2_SRC_SEL_MASK EQU 0x07
PWM_clk__INDEX EQU 0x03
PWM_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_clk__PM_ACT_MSK EQU 0x08
PWM_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_clk__PM_STBY_MSK EQU 0x08

/* SW_mode */
SW_mode__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
SW_mode__0__MASK EQU 0x01
SW_mode__0__PC EQU CYREG_IO_PC_PRT15_PC0
SW_mode__0__PORT EQU 15
SW_mode__0__SHIFT EQU 0
SW_mode__AG EQU CYREG_PRT15_AG
SW_mode__AMUX EQU CYREG_PRT15_AMUX
SW_mode__BIE EQU CYREG_PRT15_BIE
SW_mode__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SW_mode__BYP EQU CYREG_PRT15_BYP
SW_mode__CTL EQU CYREG_PRT15_CTL
SW_mode__DM0 EQU CYREG_PRT15_DM0
SW_mode__DM1 EQU CYREG_PRT15_DM1
SW_mode__DM2 EQU CYREG_PRT15_DM2
SW_mode__DR EQU CYREG_PRT15_DR
SW_mode__INP_DIS EQU CYREG_PRT15_INP_DIS
SW_mode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SW_mode__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SW_mode__LCD_EN EQU CYREG_PRT15_LCD_EN
SW_mode__MASK EQU 0x01
SW_mode__PORT EQU 15
SW_mode__PRT EQU CYREG_PRT15_PRT
SW_mode__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SW_mode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SW_mode__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SW_mode__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SW_mode__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SW_mode__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SW_mode__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SW_mode__PS EQU CYREG_PRT15_PS
SW_mode__SHIFT EQU 0
SW_mode__SLW EQU CYREG_PRT15_SLW

/* Timer_1 */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR3_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR3_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x08
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x08
Timer_1_TimerHW__RT0 EQU CYREG_TMR3_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR3_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR3_SR0

/* isr_ADC */
isr_ADC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ADC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ADC__INTC_MASK EQU 0x01
isr_ADC__INTC_NUMBER EQU 0
isr_ADC__INTC_PRIOR_NUM EQU 7
isr_ADC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_ADC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ADC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* opamp_1 */
opamp_1_ABuf__CR EQU CYREG_OPAMP1_CR
opamp_1_ABuf__MX EQU CYREG_OPAMP1_MX
opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
opamp_1_ABuf__PM_ACT_MSK EQU 0x02
opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
opamp_1_ABuf__PM_STBY_MSK EQU 0x02
opamp_1_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
opamp_1_ABuf__SW EQU CYREG_OPAMP1_SW
opamp_1_ABuf__TR0 EQU CYREG_OPAMP1_TR0
opamp_1_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* LED_JACK */
LED_JACK__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
LED_JACK__0__MASK EQU 0x04
LED_JACK__0__PC EQU CYREG_IO_PC_PRT15_PC2
LED_JACK__0__PORT EQU 15
LED_JACK__0__SHIFT EQU 2
LED_JACK__AG EQU CYREG_PRT15_AG
LED_JACK__AMUX EQU CYREG_PRT15_AMUX
LED_JACK__BIE EQU CYREG_PRT15_BIE
LED_JACK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED_JACK__BYP EQU CYREG_PRT15_BYP
LED_JACK__CTL EQU CYREG_PRT15_CTL
LED_JACK__DM0 EQU CYREG_PRT15_DM0
LED_JACK__DM1 EQU CYREG_PRT15_DM1
LED_JACK__DM2 EQU CYREG_PRT15_DM2
LED_JACK__DR EQU CYREG_PRT15_DR
LED_JACK__INP_DIS EQU CYREG_PRT15_INP_DIS
LED_JACK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LED_JACK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED_JACK__LCD_EN EQU CYREG_PRT15_LCD_EN
LED_JACK__MASK EQU 0x04
LED_JACK__PORT EQU 15
LED_JACK__PRT EQU CYREG_PRT15_PRT
LED_JACK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED_JACK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED_JACK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED_JACK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED_JACK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED_JACK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED_JACK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED_JACK__PS EQU CYREG_PRT15_PS
LED_JACK__SHIFT EQU 2
LED_JACK__SLW EQU CYREG_PRT15_SLW

/* isr_Timer */
isr_Timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer__INTC_MASK EQU 0x100000
isr_Timer__INTC_NUMBER EQU 20
isr_Timer__INTC_PRIOR_NUM EQU 7
isr_Timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_20
isr_Timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* OnboardLED */
OnboardLED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
OnboardLED__0__MASK EQU 0x02
OnboardLED__0__PC EQU CYREG_PRT2_PC1
OnboardLED__0__PORT EQU 2
OnboardLED__0__SHIFT EQU 1
OnboardLED__AG EQU CYREG_PRT2_AG
OnboardLED__AMUX EQU CYREG_PRT2_AMUX
OnboardLED__BIE EQU CYREG_PRT2_BIE
OnboardLED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OnboardLED__BYP EQU CYREG_PRT2_BYP
OnboardLED__CTL EQU CYREG_PRT2_CTL
OnboardLED__DM0 EQU CYREG_PRT2_DM0
OnboardLED__DM1 EQU CYREG_PRT2_DM1
OnboardLED__DM2 EQU CYREG_PRT2_DM2
OnboardLED__DR EQU CYREG_PRT2_DR
OnboardLED__INP_DIS EQU CYREG_PRT2_INP_DIS
OnboardLED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
OnboardLED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OnboardLED__LCD_EN EQU CYREG_PRT2_LCD_EN
OnboardLED__MASK EQU 0x02
OnboardLED__PORT EQU 2
OnboardLED__PRT EQU CYREG_PRT2_PRT
OnboardLED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OnboardLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OnboardLED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OnboardLED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OnboardLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OnboardLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OnboardLED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OnboardLED__PS EQU CYREG_PRT2_PS
OnboardLED__SHIFT EQU 1
OnboardLED__SLW EQU CYREG_PRT2_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
