(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : design3.brd                                   )
(    Software Version : 17.4S037                                      )
(    Date/Time        : Tue Aug  8 14:56:17 2023                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:\USERS\12289\DESKTOP\ESP32_SMART_WATCH_PROJECT\allegro layout'
Design Directory:            'C:/Users/12289/Desktop/ESP32_Smart_Watch_Project/OrCAD Schematic/allegro'
Old design name:             'C:/Users/12289/Desktop/ESP32_Smart_Watch_Project/OrCAD Schematic/allegro/design3.brd'
New design name:             'C:/Users/12289/Desktop/ESP32_Smart_Watch_Project/OrCAD Schematic/allegro/design3.brd'

CmdLine: netrev -i C:\USERS\12289\DESKTOP\ESP32_SMART_WATCH_PROJECT\allegro layout -y 1 -q netrev_constraint_report.xml C:/Users/12289/Desktop/ESP32_Smart_Watch_Project/OrCAD Schematic/allegro/#Taaaaio27088.tmp

------ Preparing to read pst files ------

Starting to read C:/USERS/12289/DESKTOP/ESP32_SMART_WATCH_PROJECT/allegro layout/pstchip.dat 
   Finished reading C:/USERS/12289/DESKTOP/ESP32_SMART_WATCH_PROJECT/allegro layout/pstchip.dat (00:00:00.01)
Starting to read C:/USERS/12289/DESKTOP/ESP32_SMART_WATCH_PROJECT/allegro layout/pstxprt.dat 
   Finished reading C:/USERS/12289/DESKTOP/ESP32_SMART_WATCH_PROJECT/allegro layout/pstxprt.dat (00:00:00.00)
Starting to read C:/USERS/12289/DESKTOP/ESP32_SMART_WATCH_PROJECT/allegro layout/pstxnet.dat 
   Finished reading C:/USERS/12289/DESKTOP/ESP32_SMART_WATCH_PROJECT/allegro layout/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_17.4/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.4/share/local/pcb/symbols 
           c:/cadence/spb_17.4/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.4/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/cadence/spb_17.4/share/local/pcb/padstacks 
           c:/cadence/spb_17.4/share/pcb/pcb_lib/symbols 
           c:/cadence/spb_17.4/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Aug 8 14:56:17 2023
   DESIGN NAME : 'DESIGN3'
   PACKAGING ON May 19 2023 23:44:21

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:17
elapsed time  0:00:00

