// Seed: 3124172674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  assign module_1._id_3 = 0;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd97,
    parameter id_3 = 32'd17
) (
    output uwire id_0,
    output logic id_1,
    input  tri1  _id_2,
    input  tri   _id_3
);
  wire [id_3 : id_2] id_5;
  assign id_5 = id_3;
  always id_1 = #1 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_0 = id_3;
endmodule
