[Day 2: Dff Self checking TB in Verilog and Why interface is important ?]({{site.baseurl}}/SystemVerilog-Day-2)

---------------------------------------------------------------------------------------------

[Day 1: Day 1.2: Verilog Self-Checking testbench of a 2:1 mux. (Continue)]({{site.baseurl}}/SystemVerilog-Day-1.2)

[Day 1: Verilog Self-Checking testbench of a 2:1 mux. (*Sorry for the audio)]({{site.baseurl}}/SystemVerilog-Day-1.1)

[![Day_1_code](https://github.com/Adil3495/adil3495.github.io/blob/master/images/eda_logo.png?raw=true)](https://edaplayground.com/x/vxLT)

---------------------------------------------------------------------------------------------

[System Verilog Assertions (Notes)]({{site.baseurl}}/System-Verilog-Assertions)

----------------------------------------------------------------------------------------------
