/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// dlyb_cfgr_v1: CFGR
// Used by: DELAY_Block_SDMMC1, DELAY_Block_QUADSPI, DELAY_Block_SDMMC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using dlyb_cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lngf", bool, 31, 31>,
               groov::field<"reserved2", std::uint8_t, 30, 28, common::access::ro>,
               groov::field<"lng", std::uint16_t, 27, 16>,
               groov::field<"reserved1", bool, 15, 15, common::access::ro>,
               groov::field<"unit", std::uint8_t, 14, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 4, common::access::ro>,
               groov::field<"sel", std::uint8_t, 3, 0>>;

// dlyb_cr_v1: CR
// Used by: DELAY_Block_SDMMC1, DELAY_Block_QUADSPI, DELAY_Block_SDMMC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using dlyb_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 2, common::access::ro>,
               groov::field<"sen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"den", common::bittypes::bit_enable, 0, 0>>;

} // namespace stm32::regs
