
---------- Begin Simulation Statistics ----------
final_tick                                   36378000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150362                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711340                       # Number of bytes of host memory used
host_op_rate                                   178553                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.14                       # Real time elapsed on the host
host_tick_rate                              263028312                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       20777                       # Number of instructions simulated
sim_ops                                         24691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000036                       # Number of seconds simulated
sim_ticks                                    36378000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.611027                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    1932                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4643                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               583                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3439                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 32                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             171                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              139                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5518                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     613                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       20777                       # Number of instructions committed
system.cpu.committedOps                         24691                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.003514                       # CPI: cycles per instruction
system.cpu.discardedOps                          1929                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              15453                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              3473                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             2265                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          114147                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.142785                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           145512                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   16451     66.63%     66.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                    187      0.76%     67.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                   3842     15.56%     82.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  4211     17.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    24691                       # Class of committed instruction
system.cpu.tickCycles                           31365                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                556                       # Transaction distribution
system.membus.trans_dist::WritebackClean          129                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            99                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        37504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               625                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.038400                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.192314                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     601     96.16%     96.16% # Request fanout histogram
system.membus.snoop_fanout::1                      24      3.84%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 625                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1533000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2422250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy             905000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          29248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              40000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        29248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 625                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         804002419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         295563253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1099565672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    804002419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        804002419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        804002419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        295563253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1099565672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000024254500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1327                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 90                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        120                       # Number of write requests accepted
system.mem_ctrls.readBursts                       625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4044500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15407000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6674.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25424.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      492                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      81                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  120                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.897436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.253336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.179738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           26     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     30.77%     52.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     17.95%     70.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      6.84%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      1.71%     79.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.71%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      3.42%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.56%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15     12.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             95                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.036748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.361285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2     33.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2     33.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  38784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   40000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1066.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1099.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    211.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      36295500                       # Total gap between requests
system.mem_ctrls.avgGap                      48718.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        28032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 770575622.629061460495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 295563252.515256464481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168893287.151575118303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10945250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4461750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    430166500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23950.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26558.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3584720.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               182160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1599360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              67860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         15842010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           628800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           21157170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.592446                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1525750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     33812250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               261855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2727480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             433260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         16081410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           427200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           22932405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.392133                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       964000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     34374000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        36378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         7176                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7176                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7176                       # number of overall hits
system.cpu.icache.overall_hits::total            7176                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          457                       # number of overall misses
system.cpu.icache.overall_misses::total           457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25575500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25575500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25575500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25575500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7633                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7633                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7633                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7633                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.059872                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059872                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.059872                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059872                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55963.894967                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55963.894967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55963.894967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55963.894967                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          129                       # number of writebacks
system.cpu.icache.writebacks::total               129                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25347000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25347000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.059872                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.059872                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.059872                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.059872                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55463.894967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55463.894967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55463.894967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55463.894967                       # average overall mshr miss latency
system.cpu.icache.replacements                    129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7176                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7176                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25575500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25575500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.059872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55963.894967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55963.894967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.059872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.059872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55463.894967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55463.894967                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           191.286303                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7633                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               457                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.702407                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   191.286303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.373606                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.373606                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15723                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15723                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         7923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7941                       # number of overall hits
system.cpu.dcache.overall_hits::total            7941                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          210                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            210                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          222                       # number of overall misses
system.cpu.dcache.overall_misses::total           222                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12117000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12117000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12117000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         8133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         8133                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         8163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         8163                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025821                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025821                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027196                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027196                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        57700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        57700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54581.081081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54581.081081                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9150250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9150250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9674250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9674250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020458                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020458                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57912.974684                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57912.974684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57929.640719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57929.640719                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5580000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5580000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58736.842105                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58736.842105                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5236250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5236250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58834.269663                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58834.269663                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6537000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6537000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027691                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56843.478261                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56843.478261                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56724.637681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56724.637681                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       524000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       524000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 58222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 58222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        79000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        79000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        79000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        79000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           102.814890                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.523810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   102.814890                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.100405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.100405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             16582                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            16582                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     36378000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
