<RDSL_envelope_discovery>
     <extern name="getSoftBitsData_cfunc">
          <runtime>10000</runtime>
          <elementsize>27600</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="getUserBLPInfo_cfunc">
          <runtime>1000</runtime>
          <elementsize>256</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="cbl_concat_tblkcrc_generate_cfunc">
          <runtime>50000</runtime>
          <elementsize>3264</elementsize>
          <internalsize>8448</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="putUserTBLKData_cfunc">
          <runtime>30000</runtime>
          <elementsize>0</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="descrambler_cfunc">
          <runtime>40000</runtime>
          <elementsize>137088</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="soft_bits_data_demux_cfunc">
          <runtime>30000</runtime>
          <elementsize>137088</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="ldpc_decoder_cfunc">
          <runtime>2000000</runtime>
          <elementsize>26112</elementsize>
          <internalsize>183168</internalsize>
          <patterns_available>
               <pattern>big_delay.sPE0_1.cl1.DDR0.cl0</pattern>
               <pattern>L2toL2.sPE0_1.cl1.cl0</pattern>
               <pattern>pipeline.sPE0_1.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="ldpc_decoder_pool_cfunc">
          <runtime>2000000</runtime>
          <elementsize>26112</elementsize>
          <internalsize>367360</internalsize>
          <patterns_available>
               <pattern>big_delay.sPE0_1.cl1.DDR0.cl0</pattern>
               <pattern>L2toL2.sPE0_1.cl1.cl0</pattern>
               <pattern>pipeline.sPE0_1.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="extract_data_cblk_info_cfunc">
          <runtime>2000</runtime>
          <elementsize>256</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="rate_dematch_cfunc">
          <runtime>240000</runtime>
          <elementsize>26112</elementsize>
          <internalsize>274176</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="extract_data_tblk_info_cfunc">
          <runtime>2000</runtime>
          <elementsize>256</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="tblkcrc_generate_encode_cfunc">
          <runtime>25000</runtime>
          <elementsize>3264</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="scrambling_cfunc">
          <runtime>40000</runtime>
          <elementsize>137088</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="ldpc_encoder_cfunc">
          <runtime>100000</runtime>
          <elementsize>26112</elementsize>
          <internalsize>50400</internalsize>
          <patterns_available>
               <pattern>big_delay.sPE0_1.cl1.DDR0.cl0</pattern>
               <pattern>L2toL2.sPE0_1.cl1.cl0</pattern>
               <pattern>pipeline.sPE0_1.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="rate_match_cfunc">
          <runtime>60000</runtime>
          <elementsize>137088</elementsize>
          <internalsize>26112</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="tblk_cblk_mux_cfunc">
          <runtime>50000</runtime>
          <elementsize>68544</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="cblk_tblk_demux_cfunc">
          <runtime>35000</runtime>
          <elementsize>137088</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="getUserBLPInfoTX_cfunc">
          <runtime>5000</runtime>
          <elementsize>27600</elementsize>
          <internalsize>500</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="getDlUETBlk_cfunc">
          <runtime>5000</runtime>
          <elementsize>27600</elementsize>
          <internalsize>1000</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="extract_cblk_info_cfunc">
          <runtime>2000</runtime>
          <elementsize>256</elementsize>
          <internalsize>200</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <extern name="put_User_scrambled_TBLK_Data_out_cfunc">
          <runtime>5000</runtime>
          <elementsize>27600</elementsize>
          <internalsize>0</internalsize>
          <patterns_available>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl0</pattern>
               <pattern>big_delay.pe0_0.cl0.DDR0.cl1</pattern>
               <pattern>big_delay.pe1_0.cl0.DDR0.cl1</pattern>
               <pattern>pipeline.pe0_0.cl0</pattern>
               <pattern>pipeline.pe1_0.cl0</pattern>
               <pattern>L2toL2.pe0_0.cl0.cl1</pattern>
               <pattern>L2toL2.pe1_0.cl0.cl1</pattern>
          </patterns_available>
     </extern>
     <number_of_clusters>1</number_of_clusters>
     <grid_period>1300</grid_period>
     <maximum_latency>52000000</maximum_latency>
     <modem_period>19240000</modem_period>
</RDSL_envelope_discovery>
