module mux4(input logic d0, input logic d1, input logic d2, input logic d3, input logic s0, input logic s1, output logic y); 

	mux2 m1(d0, d1, s0, y0);
	mux2 m2(d2, d3, s0, y1);
	mux2 m3(y0, y1, s1, y);

endmodule
