# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0_sim_netlist.vhdl" \
"../../../../project_1.srcs/sources_1/new/shift_right_mult.vhd" \
"../../../../project_1.srcs/sources_1/new/top_level.vhd" \
"../../../../project_1.srcs/sim_1/new/top_level_tb.vhd" \

# Do not sort compile order
nosort
