{
    "clock": 2250,
    "m_ext": true,
    "c_ext": false,
    "f_ext": false,
    "bmem_0_on_x": false,
    "dw_ip": [
        "DW_div_seq"
    ],
    "synth": {
        "compile_ultra": true,
        "ungroup": true,
        "gate_clock": true,
        "retime": true,
        "min_power": false
    }
}
