@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\DACController.vhd":24:7:24:19|Top entity is set to DACController.
@N|Running in 64-bit mode
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\Adder.v":31:7:31:11|Synthesizing module Adder
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\ControlDecoder.v":19:7:19:20|Synthesizing module ControlDecoder
@N: CG179 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\ControlDecoder.v":290:62:290:77|Removing redundant assignment
@N: CG364 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT
@N: CG364 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC
@N: CG364 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND
@N: CG364 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v":727:7:727:9|Synthesizing module CCC
@N: CG364 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v":268:7:268:11|Synthesizing module INBUF
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb\CCC_0\Core_sb_CCC_0_FCCC.v":5:7:5:24|Synthesizing module Core_sb_CCC_0_FCCC
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb_MSS\Core_sb_MSS_syn.v":5:7:5:13|Synthesizing module MSS_120
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb_MSS\Core_sb_MSS.v":9:7:9:17|Synthesizing module Core_sb_MSS
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState.
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState.
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState.
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState.
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1.
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb\FABOSC_0\Core_sb_FABOSC_0_OSC.v":5:7:5:26|Synthesizing module Core_sb_FABOSC_0_OSC
@N: CG364 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v":718:7:718:14|Synthesizing module SYSRESET
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\Core_sb\Core_sb.v":9:7:9:13|Synthesizing module Core_sb
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\FIFO.v":24:7:24:10|Synthesizing module FIFO
@N: CL134 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\FIFO.v":66:4:66:9|Found RAM fifo_ram, depth=32768, width=32
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\JTAG.v":22:7:22:10|Synthesizing module JTAG
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\ParallelPortHPTDC.v":19:7:19:23|Synthesizing module ParallelPortHPTDC
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\SerialTransmitter.v":19:7:19:23|Synthesizing module SerialTransmitter
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\USB.v":33:7:33:9|Synthesizing module USB
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\TDR\TDR.v":9:7:9:9|Synthesizing module TDR
@N: CG794 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\TDR\TDR.v":933:15:933:30|Using module BiasController from library work
@N: CG794 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\work\TDR\TDR.v":1119:14:1119:28|Using module DACController from library work
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\JTAG.v":120:4:120:9|Trying to extract state machine for register next_TAP_state
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL177 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2.
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\ControlDecoder.v":78:4:78:9|Trying to extract state machine for register instruction
@N: CD720 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\BiasController.vhd":24:7:24:20|Top entity is set to BiasController.
@N: CD630 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\DACController.vhd":24:7:24:19|Synthesizing work.daccontroller.behavioral 
@N: CD630 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\BiasController.vhd":24:7:24:20|Synthesizing work.biascontroller.behavioral 
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\BiasController.vhd":60:1:60:2|Trying to extract state machine for register sequence
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\hdl\DACController.vhd":60:1:60:2|Trying to extract state machine for register sequence
@N|Running in 64-bit mode

