INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/Data_Mem_Interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem_Interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dummy_Data_Memory
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:20]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:21]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/andre/Documents/GitHub/UofCProjectHermes/Dummy_Data_Memory.sv:22]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:23]
INFO: [VRFC 10-311] analyzing module dataMemory
WARNING: [VRFC 10-3824] variable 'file_name_new' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:48]
WARNING: [VRFC 10-3824] variable 'data' must explicitly be declared as automatic or static [C:/Users/andre/Documents/GitHub/UofCProjectHermes/dataMemory.sv:53]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andre/Documents/GitHub/UofCProjectHermes/tb_Data_Mem_Interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Data_Mem_Interface
