/*
 * Copyright (C) 2017 XRADIO TECHNOLOGY CO., LTD. All rights reserved.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *    1. Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *    2. Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the
 *       distribution.
 *    3. Neither the name of XRADIO TECHNOLOGY CO., LTD. nor the names of
 *       its contributors may be used to endorse or promote products derived
 *       from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#include "flash_chip.h"
#include "../flash_debug.h"
#include "../porting.h"

#define XT25F16B_JEDEC 0x15400B
#define XT25F32B_JEDEC 0x16400B
#define XT25F64B_JEDEC 0x17400B
#define XT25F128B_JEDEC 0x18400B
typedef enum {
	FLASH_INSTRUCTION_RDSR = 0x05,				/* read status register */
	FLASH_INSTRUCTION_WRSR = 0x01,				/* write status register */
	FLASH_INSTRUCTION_RDSR1 = 0x35,				/* read status register-1 */
} eSF_Instruction;

/* internal macros for flash chip instruction */
#define FCI_CMD(idx)    instruction[idx]
#define FCI_ADDR(idx)   instruction[idx]
#define FCI_DUMMY(idx)  instruction[idx]
#define FCI_DATA(idx)   instruction[idx]

static int XT25FXXB_WriteStatus(struct FlashChip *chip, FlashStatus reg, uint8_t *status)
{
	int ret;
	uint8_t status_buf[2];
	InstructionField instruction[2];

	PCHECK(chip);

	if (!(reg & chip->cfg.mWriteStatusSupport)) {
		FLASH_NOTSUPPORT();
		return HAL_INVALID;
	}

	/*
		memset(&instruction, 0, sizeof(instruction));
		FCI_CMD(0).data = FLASH_INSTRUCTION_SRWREN;
		FCI_CMD(0).line = 1;
		chip->driverWrite(chip, &FCI_CMD(0), NULL, NULL, NULL);
	*/

	memset(&instruction, 0, sizeof(instruction));

	if (reg == FLASH_STATUS1) {
		FCI_CMD(0).data = FLASH_INSTRUCTION_RDSR1;
		FCI_CMD(0).line = 1;

		FCI_DATA(1).pdata = (uint8_t *)&status_buf[1];
		FCI_DATA(1).len = 1;
		FCI_DATA(1).line = 1;

		chip->driverRead(chip, &FCI_CMD(0), NULL, NULL, &FCI_DATA(1));

		status_buf[0] = *status;

		FCI_CMD(0).data = FLASH_INSTRUCTION_WRSR;

		FCI_DATA(1).pdata = status_buf;
		FCI_DATA(1).len = 2;
		FCI_DATA(1).line = 1;

		//printf("FLASH_STATUS1\n");
		//printf("SR1:0x%02x\n", status_buf[0]);
		//printf("SR2:0x%02x\n", status_buf[1]);
	} else if (reg == FLASH_STATUS2) {
		FCI_CMD(0).data = FLASH_INSTRUCTION_RDSR;
		FCI_CMD(0).line = 1;

		FCI_DATA(1).pdata = (uint8_t *)status_buf;
		FCI_DATA(1).len = 1;
		FCI_DATA(1).line = 1;

		chip->driverRead(chip, &FCI_CMD(0), NULL, NULL, &FCI_DATA(1));

		status_buf[1] = *status;

		FCI_CMD(0).data = FLASH_INSTRUCTION_WRSR;

		FCI_DATA(1).pdata = status_buf;
		FCI_DATA(1).len = 2;
		FCI_DATA(1).line = 1;

		//printf("FLASH_STATUS2\n");
		//printf("SR1:0x%02x\n", status_buf[0]);
		//printf("SR2:0x%02x\n", status_buf[1]);
	} else {
		FLASH_NOWAY();
	}

	chip->writeEnable(chip);

	ret = chip->driverWrite(chip, &FCI_CMD(0), NULL, NULL, &FCI_DATA(1));

	chip->writeDisable(chip);
	/*
		while (chip->isBusy(chip)) {
			//printf("busy...\n");
		}
	*/
	return ret;
}

static int XT25FXXB_FlashInit(struct FlashChip *chip)
{
	PCHECK(chip);

	chip->continuousReadReset = defaultContinuousReadReset;
	chip->writeEnable = defaultWriteEnable;
	chip->writeDisable = defaultWriteDisable;
	chip->readStatus = defaultReadStatus;
	chip->erase = defaultErase;
	chip->jedecID = defaultGetJedecID;
	chip->pageProgram = defaultPageProgram;
	chip->read = defaultRead;

	chip->driverWrite = defaultDriverWrite;
	chip->driverRead = defaultDriverRead;
	chip->xipDriverCfg = defaultXipDriverCfg;
	chip->setFreq = defaultSetFreq;
	chip->switchReadMode = defaultSwitchReadMode;
	chip->enableXIP = defaultEnableXIP;
	chip->disableXIP = defaultDisableXIP;
	chip->isBusy = defaultIsBusy;
	chip->control = defaultControl;
	chip->minEraseSize = defaultGetMinEraseSize;
	//chip->writeStatus = defaultWriteStatus;
	chip->writeStatus = XT25FXXB_WriteStatus;
	chip->enableQPIMode = defaultEnableQPIMode;
	chip->disableQPIMode = defaultDisableQPIMode;
//	chip->enableReset = defaultEnableReset;
	chip->reset = defaultReset;

	chip->suspendErasePageprogram = defaultSuspendErasePageprogram;
	chip->resumeErasePageprogram = defaultResumeErasePageprogram;
	chip->isSuspend = defaultIsSuspend;
	chip->powerDown = NULL;
	chip->releasePowerDown = defaultReleasePowerDown;
	chip->uniqueID = NULL;
#ifdef CONFIG_FLASH_POWER_DOWN_PROTECT
	chip->initLock = defaultInitLock;
	chip->setGlobalBlockLockState = defaultSetGlobalBlockLockState;
	chip->lockBlock = defaultLockBlock;
	chip->unLockBlock = defaultUnLockBlock;
	chip->readBlockLockStatus = defaultReadBlockLockStatus;
#endif
	/*TODO: a NULL interface for showing invalid interface*/

	FLASH_DEBUG("XT25FXXB_Flash inited");

	return 0;
}

static int XT25FXXB_FlashDeinit(struct FlashChip *chip)
{
	PCHECK(chip);

//	HAL_Free(chip);

	return 0;
}

static const FlashChipCfg _XT25FXXB_FlashChipCfg = {
	.mJedec = XT25F16B_JEDEC,
	.mSize = 32 * 16 * 4096,
	.mEraseSizeSupport = FLASH_ERASE_64KB | FLASH_ERASE_32KB | FLASH_ERASE_4KB | FLASH_ERASE_CHIP,
	.mPageProgramSupport = FLASH_PAGEPROGRAM | FLASH_QUAD_PAGEPROGRAM,
	.mReadStausSupport = FLASH_STATUS1 | FLASH_STATUS2,
	.mWriteStatusSupport = FLASH_STATUS1 | FLASH_STATUS2,
	.mReadSupport = FLASH_READ_NORMAL_MODE | FLASH_READ_FAST_MODE | FLASH_READ_DUAL_O_MODE |
	                FLASH_READ_DUAL_IO_MODE | FLASH_READ_QUAD_O_MODE | FLASH_READ_QUAD_IO_MODE, //E7H,Quad I/O Word Fast Read not supported
	.mMaxFreq = 120 * 1000 * 1000,
	.mMaxReadFreq = 80 * 1000 * 1000,
	.mSuspendSupport = 1,
	.mSuspend_Latency = 30,
	.mResume_Latency = 200,
};

static struct FlashChip *XT25FXXB_FlashCtor(struct FlashChip *chip, uint32_t arg)
{
	uint32_t jedec = arg;
	uint32_t size;
	PCHECK(chip);

	if (jedec == XT25F16B_JEDEC) {
		size = 32 * 16 * 0x1000;
	} else if (jedec == XT25F32B_JEDEC) {
		size = 32 * 32 * 0x1000;
	} else if (jedec == XT25F64B_JEDEC) {
		size = 32 * 64 * 0x1000;
	} else if (jedec == XT25F128B_JEDEC) {
		size = 32 * 128 * 0x1000;
	} else {
		return NULL;
	}

	memcpy(&chip->cfg, &_XT25FXXB_FlashChipCfg, sizeof(FlashChipCfg));
	chip->cfg.mJedec = jedec;
	chip->cfg.mSize = size;
	if (jedec == XT25F128B_JEDEC)
		//chip->cfg.mContinuousReadSupport = FLASH_CONTINUOUS_READ_SUPPORT;

	chip->mPageSize = 256;
	chip->mFlashStatus = 0;
	chip->mDummyCount = 1;

	return chip;
}

FlashChipCtor XT25F16B_FlashChip = {
	.mJedecId = XT25F16B_JEDEC,
	.enumerate = XT25FXXB_FlashCtor,
	.init = XT25FXXB_FlashInit,
	.destory = XT25FXXB_FlashDeinit,
};

FlashChipCtor XT25F32B_FlashChip = {
	.mJedecId = XT25F32B_JEDEC,
	.enumerate = XT25FXXB_FlashCtor,
	.init = XT25FXXB_FlashInit,
	.destory = XT25FXXB_FlashDeinit,
};

FlashChipCtor XT25F64B_FlashChip = {
	.mJedecId = XT25F64B_JEDEC,
	.enumerate = XT25FXXB_FlashCtor,
	.init = XT25FXXB_FlashInit,
	.destory = XT25FXXB_FlashDeinit,
};

FlashChipCtor XT25F128B_FlashChip = {
	.mJedecId = XT25F128B_JEDEC,
	.enumerate = XT25FXXB_FlashCtor,
	.init = XT25FXXB_FlashInit,
	.destory = XT25FXXB_FlashDeinit,
};
