Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Sep 20 12:40:00 2017
| Host         : DESKTOP-1Q958FF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter_timing_summary_routed.rpt -rpx counter_timing_summary_routed.rpx
| Design       : counter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: manual (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.257        0.000                      0                  137        0.137        0.000                      0                  137        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.257        0.000                      0                  137        0.137        0.000                      0                  137        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.890ns (21.406%)  route 3.268ns (78.594%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.816     9.787    slow_clk/clk_enable
    SLICE_X108Y54        FDRE                                         r  slow_clk/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    15.168    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  slow_clk/count_reg[29]/C
                         clock pessimism              0.435    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X108Y54        FDRE (Setup_fdre_C_R)       -0.524    15.044    slow_clk/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.890ns (21.406%)  route 3.268ns (78.594%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.816     9.787    slow_clk/clk_enable
    SLICE_X108Y54        FDRE                                         r  slow_clk/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    15.168    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  slow_clk/count_reg[30]/C
                         clock pessimism              0.435    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X108Y54        FDRE (Setup_fdre_C_R)       -0.524    15.044    slow_clk/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.890ns (21.406%)  route 3.268ns (78.594%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.816     9.787    slow_clk/clk_enable
    SLICE_X108Y54        FDRE                                         r  slow_clk/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.686    15.168    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  slow_clk/count_reg[31]/C
                         clock pessimism              0.435    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X108Y54        FDRE (Setup_fdre_C_R)       -0.524    15.044    slow_clk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.663     9.635    slow_clk/clk_enable
    SLICE_X108Y49        FDRE                                         r  slow_clk/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.698    15.181    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  slow_clk/count_reg[10]/C
                         clock pessimism              0.280    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X108Y49        FDRE (Setup_fdre_C_R)       -0.524    14.901    slow_clk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.663     9.635    slow_clk/clk_enable
    SLICE_X108Y49        FDRE                                         r  slow_clk/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.698    15.181    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  slow_clk/count_reg[11]/C
                         clock pessimism              0.280    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X108Y49        FDRE (Setup_fdre_C_R)       -0.524    14.901    slow_clk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.663     9.635    slow_clk/clk_enable
    SLICE_X108Y49        FDRE                                         r  slow_clk/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.698    15.181    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  slow_clk/count_reg[12]/C
                         clock pessimism              0.280    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X108Y49        FDRE (Setup_fdre_C_R)       -0.524    14.901    slow_clk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.890ns (22.222%)  route 3.115ns (77.778%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.663     9.635    slow_clk/clk_enable
    SLICE_X108Y49        FDRE                                         r  slow_clk/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.698    15.181    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  slow_clk/count_reg[9]/C
                         clock pessimism              0.280    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X108Y49        FDRE (Setup_fdre_C_R)       -0.524    14.901    slow_clk/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.786%)  route 3.016ns (77.214%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.564     9.535    slow_clk/clk_enable
    SLICE_X108Y47        FDRE                                         r  slow_clk/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.698    15.181    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y47        FDRE                                         r  slow_clk/count_reg[1]/C
                         clock pessimism              0.280    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X108Y47        FDRE (Setup_fdre_C_R)       -0.524    14.901    slow_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.786%)  route 3.016ns (77.214%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.564     9.535    slow_clk/clk_enable
    SLICE_X108Y47        FDRE                                         r  slow_clk/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.698    15.181    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y47        FDRE                                         r  slow_clk/count_reg[2]/C
                         clock pessimism              0.280    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X108Y47        FDRE (Setup_fdre_C_R)       -0.524    14.901    slow_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 slow_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.786%)  route 3.016ns (77.214%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.867     5.629    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  slow_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.857     7.004    slow_clk/count[19]
    SLICE_X109Y51        LUT4 (Prop_lut4_I0_O)        0.124     7.128 f  slow_clk/count[0]_i_6/O
                         net (fo=1, routed)           0.634     7.763    slow_clk/count[0]_i_6_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  slow_clk/count[0]_i_2/O
                         net (fo=3, routed)           0.961     8.847    slow_clk/count[0]_i_2_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I3_O)        0.124     8.971 r  slow_clk/count[31]_i_1/O
                         net (fo=31, routed)          0.564     9.535    slow_clk/clk_enable
    SLICE_X108Y47        FDRE                                         r  slow_clk/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.698    15.181    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y47        FDRE                                         r  slow_clk/count_reg[3]/C
                         clock pessimism              0.280    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X108Y47        FDRE (Setup_fdre_C_R)       -0.524    14.901    slow_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  5.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.640     1.587    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  slow_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  slow_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.876    slow_clk/count[7]
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.032 r  slow_clk/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.032    slow_clk/count0_carry__0_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.072 r  slow_clk/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.073    slow_clk/count0_carry__1_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.126 r  slow_clk/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.126    slow_clk/data0[13]
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.102    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[13]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     1.989    slow_clk/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.255ns (48.586%)  route 0.270ns (51.414%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.638     1.585    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.164     1.749 f  slow_clk/count_reg[13]/Q
                         net (fo=2, routed)           0.124     1.873    slow_clk/count[13]
    SLICE_X109Y49        LUT5 (Prop_lut5_I1_O)        0.045     1.918 r  slow_clk/count[0]_i_4/O
                         net (fo=3, routed)           0.146     2.064    slow_clk/count[0]_i_4_n_0
    SLICE_X109Y49        LUT4 (Prop_lut4_I2_O)        0.046     2.110 r  slow_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.110    slow_clk/count_0[0]
    SLICE_X109Y49        FDRE                                         r  slow_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.911     2.105    slow_clk/clk_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  slow_clk/count_reg[0]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.107     1.965    slow_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.640     1.587    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  slow_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  slow_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.876    slow_clk/count[7]
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.032 r  slow_clk/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.032    slow_clk/count0_carry__0_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.072 r  slow_clk/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.073    slow_clk/count0_carry__1_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.139 r  slow_clk/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.139    slow_clk/data0[15]
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.102    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[15]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     1.989    slow_clk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/clk_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.254ns (48.487%)  route 0.270ns (51.513%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.638     1.585    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.164     1.749 f  slow_clk/count_reg[13]/Q
                         net (fo=2, routed)           0.124     1.873    slow_clk/count[13]
    SLICE_X109Y49        LUT5 (Prop_lut5_I1_O)        0.045     1.918 r  slow_clk/count[0]_i_4/O
                         net (fo=3, routed)           0.146     2.064    slow_clk/count[0]_i_4_n_0
    SLICE_X109Y49        LUT5 (Prop_lut5_I1_O)        0.045     2.109 r  slow_clk/clk_enable_i_1/O
                         net (fo=1, routed)           0.000     2.109    slow_clk/clk_enable_i_1_n_0
    SLICE_X109Y49        FDRE                                         r  slow_clk/clk_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.911     2.105    slow_clk/clk_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  slow_clk/clk_enable_reg/C
                         clock pessimism             -0.247     1.858    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.091     1.949    slow_clk/clk_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 debounce/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.641     1.588    debounce/clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  debounce/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  debounce/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.110     1.839    debounce/flipflops_reg_n_0_[0]
    SLICE_X112Y47        LUT4 (Prop_lut4_I2_O)        0.045     1.884 r  debounce/result_i_1/O
                         net (fo=1, routed)           0.000     1.884    debounce/result_i_1_n_0
    SLICE_X112Y47        FDRE                                         r  debounce/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.912     2.106    debounce/clk_IBUF_BUFG
    SLICE_X112Y47        FDRE                                         r  debounce/result_reg/C
                         clock pessimism             -0.505     1.601    
    SLICE_X112Y47        FDRE (Hold_fdre_C_D)         0.120     1.721    debounce/result_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.640     1.587    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  slow_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  slow_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.876    slow_clk/count[7]
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.032 r  slow_clk/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.032    slow_clk/count0_carry__0_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.072 r  slow_clk/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.073    slow_clk/count0_carry__1_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.162 r  slow_clk/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.162    slow_clk/data0[14]
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.102    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[14]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     1.989    slow_clk/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.640     1.587    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  slow_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  slow_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.876    slow_clk/count[7]
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.032 r  slow_clk/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.032    slow_clk/count0_carry__0_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.072 r  slow_clk/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.073    slow_clk/count0_carry__1_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.164 r  slow_clk/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.164    slow_clk/data0[16]
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.102    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  slow_clk/count_reg[16]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.134     1.989    slow_clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.640     1.587    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  slow_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  slow_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.876    slow_clk/count[7]
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.032 r  slow_clk/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.032    slow_clk/count0_carry__0_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.072 r  slow_clk/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.073    slow_clk/count0_carry__1_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.113 r  slow_clk/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.113    slow_clk/count0_carry__2_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.166 r  slow_clk/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.166    slow_clk/data0[17]
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.102    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[17]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y51        FDRE (Hold_fdre_C_D)         0.134     1.989    slow_clk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 slow_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.640     1.587    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  slow_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  slow_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.876    slow_clk/count[7]
    SLICE_X108Y48        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.032 r  slow_clk/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.032    slow_clk/count0_carry__0_n_0
    SLICE_X108Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.072 r  slow_clk/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.073    slow_clk/count0_carry__1_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.113 r  slow_clk/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.113    slow_clk/count0_carry__2_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.179 r  slow_clk/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.179    slow_clk/data0[19]
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.908     2.102    slow_clk/clk_IBUF_BUFG
    SLICE_X108Y51        FDRE                                         r  slow_clk/count_reg[19]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y51        FDRE (Hold_fdre_C_D)         0.134     1.989    slow_clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  output_reg[3]/Q
                         net (fo=2, routed)           0.117     1.846    output_d_OBUF
    SLICE_X113Y48        LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  output[3]_i_2/O
                         net (fo=1, routed)           0.000     1.891    p_0_in[3]
    SLICE_X113Y48        FDRE                                         r  output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.912     2.106    clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  output_reg[3]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.091     1.679    output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y51  debounce/counter_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y53  debounce/counter_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y53  debounce/counter_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y54  debounce/counter_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y54  debounce/counter_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y54  debounce/counter_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y54  debounce/counter_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y55  debounce/counter_out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y55  debounce/counter_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y51  debounce/counter_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y51  debounce/counter_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y51  debounce/counter_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y51  debounce/counter_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  debounce/counter_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  debounce/counter_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  debounce/counter_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  debounce/counter_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y53  slow_clk/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y53  slow_clk/count_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y50  slow_clk/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y50  slow_clk/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y50  slow_clk/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y50  slow_clk/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y51  slow_clk/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y51  slow_clk/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y51  slow_clk/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y51  slow_clk/count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y52  slow_clk/count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y52  slow_clk/count_reg[22]/C



