  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection.cpp' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection.h' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection_tb.cpp' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fast_keypoint_detection' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.977 seconds; current allocated memory: 162.172 MB.
INFO: [HLS 200-10] Analyzing design file 'fast_keypoint_detection.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.175 seconds; current allocated memory: 165.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,169 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,300 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 306 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 504 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ariqf/Kuliah/KP/Workspace/fast_keypoint_detection/fast_keypoint_detection/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'InitLoop' is marked as complete unroll implied by the pipeline pragma (fast_keypoint_detection.cpp:42:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_3' is marked as complete unroll implied by the pipeline pragma (fast_keypoint_detection.cpp:44:19)
INFO: [HLS 214-291] Loop 'ShiftWindowLoop' is marked as complete unroll implied by the pipeline pragma (fast_keypoint_detection.cpp:54:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_4' is marked as complete unroll implied by the pipeline pragma (fast_keypoint_detection.cpp:56:19)
INFO: [HLS 214-291] Loop 'UpdateLineBuffer' is marked as complete unroll implied by the pipeline pragma (fast_keypoint_detection.cpp:64:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_5' is marked as complete unroll implied by the pipeline pragma (fast_keypoint_detection.cpp:81:34)
INFO: [HLS 214-186] Unrolling loop 'InitLoop' (fast_keypoint_detection.cpp:42:27) in function 'fast_keypoint_detection' completely with a factor of 6 (fast_keypoint_detection.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftWindowLoop' (fast_keypoint_detection.cpp:54:30) in function 'fast_keypoint_detection' completely with a factor of 7 (fast_keypoint_detection.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_4' (fast_keypoint_detection.cpp:56:19) in function 'fast_keypoint_detection' completely with a factor of 6 (fast_keypoint_detection.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateLineBuffer' (fast_keypoint_detection.cpp:64:31) in function 'fast_keypoint_detection' completely with a factor of 6 (fast_keypoint_detection.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_5' (fast_keypoint_detection.cpp:81:34) in function 'fast_keypoint_detection' completely with a factor of 32 (fast_keypoint_detection.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ23fast_keypoint_detectionRN3hls6streamI7ap_uintILi8EELi0EEERNS0_I8KeypointLi0EEES1_ILi11EES8_E11line_buffer': Complete partitioning on dimension 1. (fast_keypoint_detection.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (fast_keypoint_detection.cpp:22:13)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_2> at fast_keypoint_detection.cpp:30:26 
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'keypoint_stream' (fast_keypoint_detection.cpp:9:0)
Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-142.html
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_44_3' (fast_keypoint_detection.cpp:44:19) in function 'fast_keypoint_detection' as it has a variable trip count (fast_keypoint_detection.cpp:44:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.831 seconds; current allocated memory: 167.195 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 167.195 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 171.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'fast_keypoint_detection' (fast_keypoint_detection.cpp:4) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 173.363 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 2047 to 1080 for loop 'VITIS_LOOP_44_3' (fast_keypoint_detection.cpp:44:28) in function 'fast_keypoint_detection'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2047 to 1080 for loop 'VITIS_LOOP_44_3' (fast_keypoint_detection.cpp:44:28) in function 'fast_keypoint_detection'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2047 to 1080 for loop 'VITIS_LOOP_44_3' (fast_keypoint_detection.cpp:44:28) in function 'fast_keypoint_detection'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2047 to 1080 for loop 'VITIS_LOOP_44_3' (fast_keypoint_detection.cpp:44:28) in function 'fast_keypoint_detection'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_keypoint_detection.cpp:31:26) to (fast_keypoint_detection.cpp:31:26) in function 'fast_keypoint_detection'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_keypoint_detection.cpp:31:26) to (fast_keypoint_detection.cpp:31:26) in function 'fast_keypoint_detection'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_keypoint_detection.cpp:31:26) to (fast_keypoint_detection.cpp:31:26) in function 'fast_keypoint_detection'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_keypoint_detection.cpp:31:26) to (fast_keypoint_detection.cpp:31:26) in function 'fast_keypoint_detection'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_keypoint_detection.cpp:31:26) to (fast_keypoint_detection.cpp:31:26) in function 'fast_keypoint_detection'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_keypoint_detection.cpp:31:26) to (fast_keypoint_detection.cpp:31:26) in function 'fast_keypoint_detection'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_keypoint_detection.cpp:31:26) to (fast_keypoint_detection.cpp:31:26) in function 'fast_keypoint_detection'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 195.234 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_29_1'(fast_keypoint_detection.cpp:29:19) and 'VITIS_LOOP_30_2'(fast_keypoint_detection.cpp:30:26) in function 'fast_keypoint_detection' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (fast_keypoint_detection.cpp:29:19) in function 'fast_keypoint_detection'.
INFO: [XFORM 203-541] Flattening a loop nest 'RowLoop' (fast_keypoint_detection.cpp:35:14) in function 'fast_keypoint_detection'.
WARNING: [HLS 200-1946] Dependence pragma (fast_keypoint_detection.cpp:38:9) in loop 'ColLoop' may become invalid because the loop was flattened with the outer loop 'RowLoop'.
WARNING: [HLS 200-1946] Dependence pragma (fast_keypoint_detection.cpp:38:9) in loop 'ColLoop' may become invalid because the loop was flattened with the outer loop 'RowLoop'.
WARNING: [HLS 200-1946] Dependence pragma (fast_keypoint_detection.cpp:38:9) in loop 'ColLoop' may become invalid because the loop was flattened with the outer loop 'RowLoop'.
WARNING: [HLS 200-1946] Dependence pragma (fast_keypoint_detection.cpp:38:9) in loop 'ColLoop' may become invalid because the loop was flattened with the outer loop 'RowLoop'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'fast_keypoint_detection(stream&,stream&,ap_uint<11>,ap_uint<11>)line_buffer'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'fast_keypoint_detection(stream&,stream&,ap_uint<11>,ap_uint<11>)line_buffer.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'fast_keypoint_detection(stream&,stream&,ap_uint<11>,ap_uint<11>)line_buffer.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'fast_keypoint_detection(stream&,stream&,ap_uint<11>,ap_uint<11>)line_buffer.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'fast_keypoint_detection(stream&,stream&,ap_uint<11>,ap_uint<11>)line_buffer'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'fast_keypoint_detection(stream&,stream&,ap_uint<11>,ap_uint<11>)line_buffer.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'fast_keypoint_detection(stream&,stream&,ap_uint<11>,ap_uint<11>)line_buffer.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'fast_keypoint_detection(stream&,stream&,ap_uint<11>,ap_uint<11>)line_buffer.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.718 seconds; current allocated memory: 232.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fast_keypoint_detection' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_keypoint_detection_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 235.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 236.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_keypoint_detection_Outline_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'fast_keypoint_detection_Outline_VITIS_LOOP_44_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 236.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 236.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_keypoint_detection_Outline_VITIS_LOOP_44_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'fast_keypoint_detection_Outline_VITIS_LOOP_44_31': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 236.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.835 seconds; current allocated memory: 236.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_keypoint_detection_Outline_VITIS_LOOP_44_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'fast_keypoint_detection_Outline_VITIS_LOOP_44_32': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 236.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 236.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_keypoint_detection_Outline_VITIS_LOOP_44_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'fast_keypoint_detection_Outline_VITIS_LOOP_44_33': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 236.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 236.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_keypoint_detection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'RowLoop_ColLoop': contains subfunction 'fast_keypoint_detection_Outline_VITIS_LOOP_44_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 236.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 236.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_keypoint_detection_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_keypoint_detection_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_keypoint_detection_Outline_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_keypoint_detection_Outline_VITIS_LOOP_44_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 239.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_keypoint_detection_Outline_VITIS_LOOP_44_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_keypoint_detection_Outline_VITIS_LOOP_44_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 240.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_keypoint_detection_Outline_VITIS_LOOP_44_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_keypoint_detection_Outline_VITIS_LOOP_44_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 240.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_keypoint_detection_Outline_VITIS_LOOP_44_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_keypoint_detection_Outline_VITIS_LOOP_44_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 241.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_keypoint_detection' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_keypoint_detection/input_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_keypoint_detection/keypoint_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_keypoint_detection/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_keypoint_detection/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fast_keypoint_detection' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_2_RAM_2P_BRAM_1R1W' to 'fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_2_RAMbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_1_RAM_2P_BRAM_1R1W' to 'fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_1_RAMcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_RAM_2P_BRAM_1R1W' to 'fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_RAM_2dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_3_RAM_2P_BRAM_0R0W' to 'fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_3_RAMeOg' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'height' and 'width' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'fast_keypoint_detection/keypoint_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fast_keypoint_detection/keypoint_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fast_keypoint_detection/keypoint_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_11ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_keypoint_detection'.
INFO: [RTMG 210-278] Implementing memory 'fast_keypoint_detection_fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_2_RAMbkb' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fast_keypoint_detection_fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_RAM_2dEe' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fast_keypoint_detection_fast_keypoint_detection_stream_stream_ap_uint_11_ap_uint_11_line_buffer_3_RAMeOg' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.606 seconds; current allocated memory: 243.352 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 247.195 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 250.992 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fast_keypoint_detection.
INFO: [VLOG 209-307] Generating Verilog RTL for fast_keypoint_detection.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 150.83 MHz
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 27.779 seconds; peak allocated memory: 251.668 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 32s
