$comment
	File created using the following command:
		vcd file MEF.msim.vcd -direction
$end
$date
	Fri Dec 22 09:55:58 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module mef_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " Q [1] $end
$var wire 1 # Q [0] $end
$var wire 1 $ reset $end
$var wire 1 % x $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_Q [1] $end
$var wire 1 0 ww_Q [0] $end
$var wire 1 1 ww_clock $end
$var wire 1 2 ww_reset $end
$var wire 1 3 ww_x $end
$var wire 1 4 \Q[1]~output_o\ $end
$var wire 1 5 \Q[0]~output_o\ $end
$var wire 1 6 \clock~input_o\ $end
$var wire 1 7 \reset~input_o\ $end
$var wire 1 8 \x~input_o\ $end
$var wire 1 9 \inst4~combout\ $end
$var wire 1 : \inst~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
01
12
03
04
05
06
17
08
19
0:
0"
0#
0/
00
$end
#10000
1%
13
18
09
#25000
1!
11
16
#30000
0%
03
08
19
#50000
0!
0$
01
02
07
06
09
#60000
1%
13
18
#70000
0%
03
08
#75000
1!
11
16
#80000
1%
13
18
#90000
0%
03
08
#100000
1%
0!
1$
13
01
12
17
06
18
#110000
0%
03
08
19
#120000
1%
13
18
09
#125000
1!
11
16
#140000
0%
03
08
19
#150000
1%
0!
13
01
06
18
09
#170000
0%
03
08
19
#175000
1!
11
16
1:
09
14
15
1/
10
1#
1"
#200000
0!
01
06
#210000
1%
13
18
19
#220000
0%
03
08
09
#225000
1!
11
16
0:
19
04
05
0/
00
0#
0"
#250000
0!
1%
01
13
18
06
09
#260000
0%
03
08
19
#275000
1!
11
16
1:
09
14
15
1/
10
1#
1"
#300000
0!
1%
01
13
18
06
19
#325000
1!
11
16
#330000
0%
03
08
09
#350000
0!
01
06
#375000
1!
11
16
0:
19
04
05
0/
00
0#
0"
#400000
0!
1%
01
13
18
06
09
#410000
0%
03
08
19
#420000
1%
13
18
09
#425000
1!
11
16
#430000
0%
03
08
19
#440000
1%
13
18
09
#450000
0%
0!
03
01
06
08
19
#460000
1%
13
18
09
#475000
1!
11
16
#490000
0%
03
08
19
#500000
0!
01
06
#510000
1%
13
18
09
#525000
1!
11
16
#540000
0%
03
08
19
#550000
0!
01
06
#570000
1%
13
18
09
#575000
1!
11
16
#600000
0!
0%
01
03
08
06
19
#625000
1!
11
16
1:
09
14
15
1/
10
1#
1"
#640000
1%
13
18
19
#650000
0!
01
06
#660000
0%
03
08
09
#670000
1%
13
18
19
#675000
1!
11
16
#680000
0%
03
08
09
#700000
1%
0!
13
01
06
18
19
#725000
1!
11
16
#750000
0!
01
06
#760000
0%
03
08
09
#770000
1%
13
18
19
#775000
1!
11
16
#780000
0%
03
08
09
#790000
1%
13
18
19
#800000
0%
0!
03
01
06
08
09
#810000
1%
13
18
19
#820000
0%
03
08
09
#825000
1!
11
16
0:
19
04
05
0/
00
0#
0"
#830000
1%
13
18
09
#840000
0%
03
08
19
#850000
1%
0!
13
01
06
18
09
#870000
0%
03
08
19
#875000
1!
11
16
1:
09
14
15
1/
10
1#
1"
#900000
0!
01
06
#920000
1%
13
18
19
#925000
1!
11
16
#950000
0!
01
06
#975000
1!
11
16
#980000
0%
03
08
09
#990000
1%
13
18
19
#1000000
