{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606777649815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606777649838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 17:07:29 2020 " "Processing started: Mon Nov 30 17:07:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606777649838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777649838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777649838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606777651597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606777651598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/ir_counter/ir_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/ir_counter/ir_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_Counter-behavior " "Found design unit 1: IR_Counter-behavior" {  } { { "../IR_Counter/IR_Counter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/IR_Counter/IR_Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678068 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_Counter " "Found entity 1: IR_Counter" {  } { { "../IR_Counter/IR_Counter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/IR_Counter/IR_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/memorybank/memorybank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/memorybank/memorybank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryBank-behavior " "Found design unit 1: MemoryBank-behavior" {  } { { "../MemoryBank/MemoryBank.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/MemoryBank/MemoryBank.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678081 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryBank " "Found entity 1: MemoryBank" {  } { { "../MemoryBank/MemoryBank.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/MemoryBank/MemoryBank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/datamemory/datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/datamemory/datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-behaivour " "Found design unit 1: DataMemory-behaivour" {  } { { "../DataMemory/DataMemory.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/DataMemory/DataMemory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678100 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory/DataMemory.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/DataMemory/DataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678100 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"others\";  expecting \")\", or \",\" InstructionQueue.vhd(85) " "VHDL syntax error at InstructionQueue.vhd(85) near text \"others\";  expecting \")\", or \",\"" {  } { { "../InstructionQueue/InstructionQueue.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/InstructionQueue/InstructionQueue.vhd" 85 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/instructionqueue/instructionqueue.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/instructionqueue/instructionqueue.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/programcounter/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ifons/documents/circuitoslógicos/proyectofinal/pruebas/pf/proyecto-final-circuitos/programcounter/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behaivour " "Found design unit 1: ProgramCounter-behaivour" {  } { { "../ProgramCounter/ProgramCounter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/ProgramCounter/ProgramCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678130 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../ProgramCounter/ProgramCounter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/ProgramCounter/ProgramCounter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/practica4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/practica4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica4-bdf_type " "Found design unit 1: Practica4-bdf_type" {  } { { "Practica4/Practica4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678141 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4/Practica4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Practica4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/mux4a1/mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/mux4a1/mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-behavior " "Found design unit 1: mux4a1-behavior" {  } { { "Protoboard/Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/mux4a1/mux4a1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678153 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "Protoboard/Practica2/mux4a1/mux4a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/mux4a1/mux4a1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/div_freq/div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/div_freq/div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "Protoboard/Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/div_freq/div_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678172 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "Protoboard/Practica2/div_freq/div_freq.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/div_freq/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/decobcda7/decobcda7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/decobcda7/decobcda7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoBCDa7-behavior " "Found design unit 1: decoBCDa7-behavior" {  } { { "Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678186 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoBCDa7 " "Found entity 1: decoBCDa7" {  } { { "Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/decoBCDa7/decoBCDa7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/deco2a4/deco2a4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/deco2a4/deco2a4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco2a4-behavior " "Found design unit 1: deco2a4-behavior" {  } { { "Protoboard/Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/deco2a4/deco2a4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678196 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco2a4 " "Found entity 1: deco2a4" {  } { { "Protoboard/Practica2/deco2a4/deco2a4.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/deco2a4/deco2a4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/cont2/cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/cont2/cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "Protoboard/Practica2/cont2/cont2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/cont2/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678206 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "Protoboard/Practica2/cont2/cont2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/cont2/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/practica2/practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/practica2/practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-bdf_type " "Found design unit 1: Practica2-bdf_type" {  } { { "Protoboard/Practica2/Practica2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Protoboard/Practica2/Practica2.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Practica2/Practica2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/inversor16todownto/inversor16todownto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/inversor16todownto/inversor16todownto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16todownto-behavior " "Found design unit 1: inversor16todownto-behavior" {  } { { "Protoboard/inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor16todownto/inversor16todownto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678225 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16todownto " "Found entity 1: inversor16todownto" {  } { { "Protoboard/inversor16todownto/inversor16todownto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor16todownto/inversor16todownto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/inversor4downtoto/inversor4downtoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/inversor4downtoto/inversor4downtoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor4downtoto-behavior " "Found design unit 1: inversor4downtoto-behavior" {  } { { "Protoboard/inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678237 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor4downtoto " "Found entity 1: inversor4downtoto" {  } { { "Protoboard/inversor4downtoto/inversor4downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/inversor4downtoto/inversor4downtoto.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/binarioabcd/binarioabcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/binarioabcd/binarioabcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinarioaBCD-behavior " "Found design unit 1: BinarioaBCD-behavior" {  } { { "Protoboard/BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678251 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinarioaBCD " "Found entity 1: BinarioaBCD" {  } { { "Protoboard/BinarioaBCD/BinarioaBCD.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/BinarioaBCD/BinarioaBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protoboard/protoboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file protoboard/protoboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Protoboard-bdf_type " "Found design unit 1: Protoboard-bdf_type" {  } { { "Protoboard/Protoboard.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Protoboard " "Found entity 1: Protoboard" {  } { { "Protoboard/Protoboard.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Protoboard/Protoboard.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5/practica5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica5/practica5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica5-behavior " "Found design unit 1: Practica5-behavior" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica5/Practica5.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678275 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica5 " "Found entity 1: Practica5" {  } { { "Practica5/Practica5.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica5/Practica5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/zerodetect/zerodetect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/zerodetect/zerodetect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroDetect-behavior " "Found design unit 1: ZeroDetect-behavior" {  } { { "Practica4/ZeroDetect/ZeroDetect.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/ZeroDetect/ZeroDetect.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678285 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroDetect " "Found entity 1: ZeroDetect" {  } { { "Practica4/ZeroDetect/ZeroDetect.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/ZeroDetect/ZeroDetect.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/shifter/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/shifter/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavior " "Found design unit 1: Shifter-behavior" {  } { { "Practica4/Shifter/Shifter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Shifter/Shifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678294 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Practica4/Shifter/Shifter.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/Shifter/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/sdivider/sdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/sdivider/sdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDivider-behavior " "Found design unit 1: SDivider-behavior" {  } { { "Practica4/SDivider/SDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/SDivider/SDivider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678307 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDivider " "Found entity 1: SDivider" {  } { { "Practica4/SDivider/SDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/SDivider/SDivider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/mux2a1/mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/mux2a1/mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2a1-behavior " "Found design unit 1: mux2a1-behavior" {  } { { "Practica4/mux2a1/mux2a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/mux2a1/mux2a1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678320 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "Practica4/mux2a1/mux2a1.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/mux2a1/mux2a1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/firstbit/firstbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/firstbit/firstbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FirstBit-behavior " "Found design unit 1: FirstBit-behavior" {  } { { "Practica4/FirstBit/FirstBit.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/FirstBit/FirstBit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678334 ""} { "Info" "ISGN_ENTITY_NAME" "1 FirstBit " "Found entity 1: FirstBit" {  } { { "Practica4/FirstBit/FirstBit.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/FirstBit/FirstBit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/circuitologico/circuitologico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/circuitologico/circuitologico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoLogico-behavior " "Found design unit 1: CircuitoLogico-behavior" {  } { { "Practica4/CircuitoLogico/CircuitoLogico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoLogico/CircuitoLogico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678347 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoLogico " "Found entity 1: CircuitoLogico" {  } { { "Practica4/CircuitoLogico/CircuitoLogico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoLogico/CircuitoLogico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4/circuitoaritmetico/circuitoaritmetico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4/circuitoaritmetico/circuitoaritmetico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoAritmetico-behavior " "Found design unit 1: CircuitoAritmetico-behavior" {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678357 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoAritmetico " "Found entity 1: CircuitoAritmetico" {  } { { "Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/Practica4/CircuitoAritmetico/CircuitoAritmetico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitocompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitocompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoCompleto " "Found entity 1: CircuitoCompleto" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/CircuitoCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor16downtoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor16downtoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16downtoto-behavior " "Found design unit 1: inversor16downtoto-behavior" {  } { { "inversor16downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/inversor16downtoto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678383 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16downtoto " "Found entity 1: inversor16downtoto" {  } { { "inversor16downtoto.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/inversor16downtoto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_in-behavior " "Found design unit 1: constant_in-behavior" {  } { { "constant_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678395 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_in " "Found entity 1: constant_in" {  } { { "constant_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_in-behavior " "Found design unit 1: data_in-behavior" {  } { { "data_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/data_in.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678405 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_in " "Found entity 1: data_in" {  } { { "data_in.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/data_in.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busDivider-behavior " "Found design unit 1: busDivider-behavior" {  } { { "busDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/busDivider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678414 ""} { "Info" "ISGN_ENTITY_NAME" "1 busDivider " "Found entity 1: busDivider" {  } { { "busDivider.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/busDivider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palabracontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file palabracontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PalabraControl-behavior " "Found design unit 1: PalabraControl-behavior" {  } { { "PalabraControl.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/PalabraControl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678423 ""} { "Info" "ISGN_ENTITY_NAME" "1 PalabraControl " "Found entity 1: PalabraControl" {  } { { "PalabraControl.vhd" "" { Text "C:/Users/ifons/Documents/CircuitosLógicos/ProyectoFinal/Pruebas/PF/Proyecto-Final-Circuitos/CircuitoCompleto/PalabraControl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606777678423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606777678689 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 30 17:07:58 2020 " "Processing ended: Mon Nov 30 17:07:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606777678689 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606777678689 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606777678689 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777678689 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606777679368 ""}
