+ SOURCE=blinky_int_osc_pll
+ '[' x == xblinky_int_osc_pll ']'
+ '[' '!' -f blinky_int_osc_pll.v ']'
+ OUTDIR=build-blinky_int_osc_pll
+ '[' '!' -d build-blinky_int_osc_pll ']'
+ yosys -p 'tcl synth/synth_generic.tcl 4 build-blinky_int_osc_pll/blinky_int_osc_pll.json build-blinky_int_osc_pll/blinky_int_osc_pll-pre.v' blinky_int_osc_pll.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3710 (git sha1 2116c585, clang 12.0.0 -fPIC -Os)


-- Parsing `blinky_int_osc_pll.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: blinky_int_osc_pll.v
Parsing Verilog input from `blinky_int_osc_pll.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Running command `tcl synth/synth_generic.tcl 4 build-blinky_int_osc_pll/blinky_int_osc_pll.json build-blinky_int_osc_pll/blinky_int_osc_pll-pre.v' --

2. Executing Verilog-2005 frontend: /Users/swhite/Projects/rodinia/nextpnr/synth/prims.v
Parsing Verilog input from `/Users/swhite/Projects/rodinia/nextpnr/synth/prims.v' to AST representation.
Generating RTLIL representation for module `\LUT'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\GENERIC_SLICE'.
Generating RTLIL representation for module `\GENERIC_IOB'.
Generating RTLIL representation for module `\GENERIC_BRAM'.
Generating RTLIL representation for module `\GENERIC_PLL'.
Generating RTLIL representation for module `\alta_boot'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Finding top of design hierarchy..
root of   1 design levels: top                 
Automatically selected top as design top module.

3.2. Analyzing design hierarchy..
Top module:  \top

3.3. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$blinky_int_osc_pll.v:33$1'.

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\ctr' using process `\top.$proc$blinky_int_osc_pll.v:33$1'.
  created $dff cell `$procdff$3' with positive edge clock.

4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$blinky_int_osc_pll.v:33$1'.
Cleaned up 0 empty switches.

5. Executing FLATTEN pass (flatten design).

6. Executing TRIBUF pass.

7. Executing DEMINOUT pass (demote inout ports to input or output).

8. Executing SYNTH pass.

8.1. Executing PROC pass (convert processes to netlists).

8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.1.4. Executing PROC_INIT pass (extract init attributes).

8.1.5. Executing PROC_ARST pass (detect async resets in processes).

8.1.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

8.1.7. Executing PROC_DLATCH pass (convert process syncs to latches).

8.1.8. Executing PROC_DFF pass (convert process syncs to FFs).

8.1.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.4. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

8.5. Executing OPT pass (performing simple optimizations).

8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.5.6. Executing OPT_DFF pass (perform DFF optimizations).

8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.5.9. Finished OPT passes. (There is nothing left to do.)

8.6. Executing FSM pass (extract and optimize FSM).

8.6.1. Executing FSM_DETECT pass (finding FSMs in design).

8.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.7.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.7.9. Finished OPT passes. (There is nothing left to do.)

8.8. Executing WREDUCE pass (reducing word size of cells).

8.9. Executing PEEPOPT pass (run peephole optimizers).

8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$blinky_int_osc_pll.v:34$2 ($add).
  creating $alu model for $macc $add$blinky_int_osc_pll.v:34$2.
  creating $alu cell for $add$blinky_int_osc_pll.v:34$2: $auto$alumacc.cc:485:replace_alu$4
  created 1 $alu and 0 $macc cells.

8.12. Executing SHARE pass (SAT-based resource sharing).

8.13. Executing OPT pass (performing simple optimizations).

8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13.6. Executing OPT_DFF pass (perform DFF optimizations).

8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.13.9. Finished OPT passes. (There is nothing left to do.)

8.14. Executing MEMORY pass.

8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.14.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.14.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.14.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.14.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

9. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.6. Executing OPT_SHARE pass.

10.7. Executing OPT_DFF pass (perform DFF optimizations).

10.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.10. Finished OPT passes. (There is nothing left to do.)

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~361 debug messages>

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~183 debug messages>

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.3. Executing OPT_DFF pass (perform DFF optimizations).

12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 36 unused cells and 114 unused wires.
<suppressed ~37 debug messages>

12.5. Finished fast OPT passes.

13. Executing ABC pass (technology mapping using ABC).

13.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 84 gates and 116 wires to a netlist network with 32 inputs and 32 outputs.

13.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      43.
ABC: Participating nodes from both networks       =      84.
ABC: Participating nodes from the first network   =      42. (  97.67 % of nodes)
ABC: Participating nodes from the second network  =      42. (  97.67 % of nodes)
ABC: Node pairs (any polarity)                    =      42. (  97.67 % of names can be moved)
ABC: Node pairs (same polarity)                   =      42. (  97.67 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       42
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.
Removed 0 unused cells and 87 unused wires.

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: /Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v
Parsing Verilog input from `/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\$_DFF_P_'.
Successfully finished Verilog frontend.

14.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
No more expansions possible.
<suppressed ~143 debug messages>
Removed 0 unused cells and 180 unused wires.

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \top

15.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

16. Printing statistics.

=== top ===

   Number of wires:                 15
   Number of wire bits:            115
   Number of public wires:           3
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 83
     DFF                            32
     GENERIC_IOB                     8
     GENERIC_PLL                     1
     LUT                            42

17. Executing JSON backend.

18. Executing Verilog backend.
Dumping module `\top'.

End of script. Logfile hash: 355db8fdb7, CPU: user 0.16s system 0.01s
Yosys 0.9+3710 (git sha1 2116c585, clang 12.0.0 -fPIC -Os)
Time spent: 49% 1x abc (0 sec), 13% 2x techmap (0 sec), ...
+ nextpnr-generic --pre-pack simple.py --post-route bitstream.py --json build-blinky_int_osc_pll/blinky_int_osc_pll.json --write build-blinky_int_osc_pll/pnrblinky_int_osc_pll.json --debug --router router2
Creating Basic Elements
Creating wires and PIPs


Info: Packing constants..
Info: $abc$661$auto$blifparse.cc:498:parse_blif$662.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$662
Info: $abc$661$auto$blifparse.cc:498:parse_blif$662.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$662
Info: $abc$661$auto$blifparse.cc:498:parse_blif$663.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$663
Info: $abc$661$auto$blifparse.cc:498:parse_blif$665.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$665
Info: $abc$661$auto$blifparse.cc:498:parse_blif$665.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$665
Info: $abc$661$auto$blifparse.cc:498:parse_blif$667.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$667
Info: $abc$661$auto$blifparse.cc:498:parse_blif$669.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$669
Info: $abc$661$auto$blifparse.cc:498:parse_blif$669.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$669
Info: $abc$661$auto$blifparse.cc:498:parse_blif$671.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$671
Info: $abc$661$auto$blifparse.cc:498:parse_blif$673.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$673
Info: $abc$661$auto$blifparse.cc:498:parse_blif$673.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$673
Info: $abc$661$auto$blifparse.cc:498:parse_blif$675.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$675
Info: $abc$661$auto$blifparse.cc:498:parse_blif$677.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$677
Info: $abc$661$auto$blifparse.cc:498:parse_blif$677.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$677
Info: $abc$661$auto$blifparse.cc:498:parse_blif$679.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$679
Info: $abc$661$auto$blifparse.cc:498:parse_blif$681.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$681
Info: $abc$661$auto$blifparse.cc:498:parse_blif$681.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$681
Info: $abc$661$auto$blifparse.cc:498:parse_blif$683.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$683
Info: $abc$661$auto$blifparse.cc:498:parse_blif$685.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$685
Info: $abc$661$auto$blifparse.cc:498:parse_blif$685.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$685
Info: $abc$661$auto$blifparse.cc:498:parse_blif$687.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$687
Info: $abc$661$auto$blifparse.cc:498:parse_blif$689.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$689
Info: $abc$661$auto$blifparse.cc:498:parse_blif$689.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$689
Info: $abc$661$auto$blifparse.cc:498:parse_blif$691.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$691
Info: $abc$661$auto$blifparse.cc:498:parse_blif$693.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$693
Info: $abc$661$auto$blifparse.cc:498:parse_blif$693.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$693
Info: $abc$661$auto$blifparse.cc:498:parse_blif$695.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$695
Info: $abc$661$auto$blifparse.cc:498:parse_blif$697.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$697
Info: $abc$661$auto$blifparse.cc:498:parse_blif$697.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$697
Info: $abc$661$auto$blifparse.cc:498:parse_blif$699.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$699
Info: $abc$661$auto$blifparse.cc:498:parse_blif$701.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$701
Info: $abc$661$auto$blifparse.cc:498:parse_blif$701.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$701
Info: $abc$661$auto$blifparse.cc:498:parse_blif$703.I[1]$const user $abc$661$auto$blifparse.cc:498:parse_blif$703
Info: $abc$661$auto$blifparse.cc:498:parse_blif$703.I[2]$const user $abc$661$auto$blifparse.cc:498:parse_blif$703
Info: $abc$661$auto$blifparse.cc:498:parse_blif$703.I[3]$const user $abc$661$auto$blifparse.cc:498:parse_blif$703
Info: pll.clkout0en$const user pll
Info: pll.pllen$const user pll
Info: pll.resetn$const user pll
Info: Packing IOs..
Info: Packing LUT-FFs..
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$662' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$662 into $abc$661$auto$blifparse.cc:498:parse_blif$662_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$84
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$84 into $abc$661$auto$blifparse.cc:498:parse_blif$662_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$663' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$663 into $abc$661$auto$blifparse.cc:498:parse_blif$663_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$85
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$85 into $abc$661$auto$blifparse.cc:498:parse_blif$663_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$664' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$664 into $abc$661$auto$blifparse.cc:498:parse_blif$664_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$86
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$86 into $abc$661$auto$blifparse.cc:498:parse_blif$664_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$665' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$665 into $abc$661$auto$blifparse.cc:498:parse_blif$665_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$87
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$87 into $abc$661$auto$blifparse.cc:498:parse_blif$665_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$666' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$666 into $abc$661$auto$blifparse.cc:498:parse_blif$666_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$667' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$667 into $abc$661$auto$blifparse.cc:498:parse_blif$667_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$88
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$88 into $abc$661$auto$blifparse.cc:498:parse_blif$667_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$668' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$668 into $abc$661$auto$blifparse.cc:498:parse_blif$668_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$89
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$89 into $abc$661$auto$blifparse.cc:498:parse_blif$668_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$669' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$669 into $abc$661$auto$blifparse.cc:498:parse_blif$669_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$90
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$90 into $abc$661$auto$blifparse.cc:498:parse_blif$669_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$670' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$670 into $abc$661$auto$blifparse.cc:498:parse_blif$670_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$671' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$671 into $abc$661$auto$blifparse.cc:498:parse_blif$671_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$91
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$91 into $abc$661$auto$blifparse.cc:498:parse_blif$671_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$672' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$672 into $abc$661$auto$blifparse.cc:498:parse_blif$672_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$92
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$92 into $abc$661$auto$blifparse.cc:498:parse_blif$672_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$673' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$673 into $abc$661$auto$blifparse.cc:498:parse_blif$673_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$93
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$93 into $abc$661$auto$blifparse.cc:498:parse_blif$673_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$674' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$674 into $abc$661$auto$blifparse.cc:498:parse_blif$674_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$675' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$675 into $abc$661$auto$blifparse.cc:498:parse_blif$675_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$94
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$94 into $abc$661$auto$blifparse.cc:498:parse_blif$675_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$676' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$676 into $abc$661$auto$blifparse.cc:498:parse_blif$676_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$95
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$95 into $abc$661$auto$blifparse.cc:498:parse_blif$676_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$677' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$677 into $abc$661$auto$blifparse.cc:498:parse_blif$677_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$96
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$96 into $abc$661$auto$blifparse.cc:498:parse_blif$677_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$678' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$678 into $abc$661$auto$blifparse.cc:498:parse_blif$678_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$679' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$679 into $abc$661$auto$blifparse.cc:498:parse_blif$679_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$97
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$97 into $abc$661$auto$blifparse.cc:498:parse_blif$679_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$680' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$680 into $abc$661$auto$blifparse.cc:498:parse_blif$680_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$98
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$98 into $abc$661$auto$blifparse.cc:498:parse_blif$680_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$681' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$681 into $abc$661$auto$blifparse.cc:498:parse_blif$681_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$99
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$99 into $abc$661$auto$blifparse.cc:498:parse_blif$681_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$682' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$682 into $abc$661$auto$blifparse.cc:498:parse_blif$682_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$683' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$683 into $abc$661$auto$blifparse.cc:498:parse_blif$683_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$100
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$100 into $abc$661$auto$blifparse.cc:498:parse_blif$683_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$684' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$684 into $abc$661$auto$blifparse.cc:498:parse_blif$684_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$101
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$101 into $abc$661$auto$blifparse.cc:498:parse_blif$684_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$685' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$685 into $abc$661$auto$blifparse.cc:498:parse_blif$685_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$102
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$102 into $abc$661$auto$blifparse.cc:498:parse_blif$685_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$686' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$686 into $abc$661$auto$blifparse.cc:498:parse_blif$686_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$687' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$687 into $abc$661$auto$blifparse.cc:498:parse_blif$687_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$103
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$103 into $abc$661$auto$blifparse.cc:498:parse_blif$687_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$688' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$688 into $abc$661$auto$blifparse.cc:498:parse_blif$688_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$104
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$104 into $abc$661$auto$blifparse.cc:498:parse_blif$688_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$689' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$689 into $abc$661$auto$blifparse.cc:498:parse_blif$689_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$105
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$105 into $abc$661$auto$blifparse.cc:498:parse_blif$689_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$690' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$690 into $abc$661$auto$blifparse.cc:498:parse_blif$690_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$691' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$691 into $abc$661$auto$blifparse.cc:498:parse_blif$691_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$106
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$106 into $abc$661$auto$blifparse.cc:498:parse_blif$691_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$692' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$692 into $abc$661$auto$blifparse.cc:498:parse_blif$692_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$107
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$107 into $abc$661$auto$blifparse.cc:498:parse_blif$692_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$693' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$693 into $abc$661$auto$blifparse.cc:498:parse_blif$693_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$108
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$108 into $abc$661$auto$blifparse.cc:498:parse_blif$693_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$694' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$694 into $abc$661$auto$blifparse.cc:498:parse_blif$694_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$695' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$695 into $abc$661$auto$blifparse.cc:498:parse_blif$695_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$109
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$109 into $abc$661$auto$blifparse.cc:498:parse_blif$695_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$696' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$696 into $abc$661$auto$blifparse.cc:498:parse_blif$696_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$110
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$110 into $abc$661$auto$blifparse.cc:498:parse_blif$696_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$697' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$697 into $abc$661$auto$blifparse.cc:498:parse_blif$697_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$111
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$111 into $abc$661$auto$blifparse.cc:498:parse_blif$697_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$698' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$698 into $abc$661$auto$blifparse.cc:498:parse_blif$698_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$699' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$699 into $abc$661$auto$blifparse.cc:498:parse_blif$699_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$112
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$112 into $abc$661$auto$blifparse.cc:498:parse_blif$699_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$700' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$700 into $abc$661$auto$blifparse.cc:498:parse_blif$700_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$113
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$113 into $abc$661$auto$blifparse.cc:498:parse_blif$700_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$701' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$701 into $abc$661$auto$blifparse.cc:498:parse_blif$701_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$114
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$114 into $abc$661$auto$blifparse.cc:498:parse_blif$701_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$702' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$702 into $abc$661$auto$blifparse.cc:498:parse_blif$702_LC
Info: cell '$abc$661$auto$blifparse.cc:498:parse_blif$703' is of type 'LUT'
Info: packed cell $abc$661$auto$blifparse.cc:498:parse_blif$703 into $abc$661$auto$blifparse.cc:498:parse_blif$703_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$83
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$83 into $abc$661$auto$blifparse.cc:498:parse_blif$703_LC
Info: cell '$auto$simplemap.cc:420:simplemap_dff$100' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$101' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$102' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$103' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$104' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$105' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$106' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$107' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$108' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$109' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$110' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$111' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$112' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$113' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$114' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$83' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$84' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$85' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$86' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$87' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$88' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$89' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$90' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$91' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$92' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$93' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$94' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$95' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$96' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$97' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$98' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$99' is of type 'DFF'
Info: cell 'led0_obuf' is of type 'GENERIC_IOB'
Info: cell 'led1_obuf' is of type 'GENERIC_IOB'
Info: cell 'led2_obuf' is of type 'GENERIC_IOB'
Info: cell 'led3_obuf' is of type 'GENERIC_IOB'
Info: cell 'led4_obuf' is of type 'GENERIC_IOB'
Info: cell 'led5_obuf' is of type 'GENERIC_IOB'
Info: cell 'led6_obuf' is of type 'GENERIC_IOB'
Info: cell 'led7_obuf' is of type 'GENERIC_IOB'
Info: cell 'pll' is of type 'GENERIC_PLL'
Info: cell '$PACKER_VCC' is of type 'GENERIC_SLICE'
Info: Packing non-LUT FFs..
Info: Checksum: 0xe5a53100

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$701_LC.I[1], connected to net 'ctr[31]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led7_obuf.I, connected to net 'ctr[31]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$662_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$663_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$664_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$666_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$703_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$697_LC.I[1], connected to net 'ctr[28]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$699_LC.I[1], connected to net 'ctr[28]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$700_LC.I[1], connected to net 'ctr[28]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$702_LC.I[1], connected to net 'ctr[28]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led4_obuf.I, connected to net 'ctr[28]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$696_LC.I[3], connected to net 'ctr[27]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$698_LC.I[3], connected to net 'ctr[27]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led3_obuf.I, connected to net 'ctr[27]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$695_LC.I[2], connected to net 'ctr[26]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$696_LC.I[2], connected to net 'ctr[26]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$698_LC.I[2], connected to net 'ctr[26]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led2_obuf.I, connected to net 'ctr[26]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$693_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$695_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$696_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$698_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$692_LC.I[3], connected to net 'ctr[24]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$694_LC.I[3], connected to net 'ctr[24]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led0_obuf.I, connected to net 'ctr[24]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$691_LC.I[2], connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$692_LC.I[2], connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$694_LC.I[2], connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$689_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$691_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$692_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$694_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$688_LC.I[3], connected to net 'ctr[21]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$690_LC.I[3], connected to net 'ctr[21]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$687_LC.I[2], connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$688_LC.I[2], connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$690_LC.I[2], connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$685_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$687_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$688_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$690_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$684_LC.I[3], connected to net 'ctr[18]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$686_LC.I[3], connected to net 'ctr[18]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$683_LC.I[2], connected to net 'ctr[17]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$684_LC.I[2], connected to net 'ctr[17]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$686_LC.I[2], connected to net 'ctr[17]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$681_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$683_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$684_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$686_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$699_LC.I[2], connected to net 'ctr[29]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$700_LC.I[2], connected to net 'ctr[29]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$702_LC.I[2], connected to net 'ctr[29]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led5_obuf.I, connected to net 'ctr[29]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$680_LC.I[3], connected to net 'ctr[15]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$682_LC.I[3], connected to net 'ctr[15]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$677_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$679_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$680_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$682_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$676_LC.I[3], connected to net 'ctr[12]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$678_LC.I[3], connected to net 'ctr[12]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$673_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$675_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$676_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$678_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$672_LC.I[3], connected to net 'ctr[9]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$674_LC.I[3], connected to net 'ctr[9]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$697_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$699_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$700_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$702_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$679_LC.I[2], connected to net 'ctr[14]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$680_LC.I[2], connected to net 'ctr[14]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$682_LC.I[2], connected to net 'ctr[14]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$669_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$671_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$672_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$674_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$662_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$662_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$663_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$665_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$665_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$667_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$669_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$669_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$671_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$673_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$673_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$675_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$677_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$677_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$679_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$681_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$681_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$683_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$685_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$685_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$687_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$689_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$689_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$691_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$693_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$693_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$695_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$697_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$697_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$699_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$701_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$701_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$703_LC.I[1], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$703_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$703_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port pll.clkout0en, connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port pll.pllen, connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port pll.resetn, connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$668_LC.I[3], connected to net 'ctr[6]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$670_LC.I[3], connected to net 'ctr[6]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$677_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$679_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$680_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$682_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$683_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$684_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$685_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$687_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$688_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$689_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$691_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$692_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$693_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$695_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$696_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$697_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$699_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$700_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$701_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$703_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$662_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$663_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$664_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$665_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$667_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$668_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$669_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$671_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$672_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$673_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$675_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$676_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$677_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$679_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$680_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$681_LC.CLK, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port pll.clkfb, connected to net 'clk_pll', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$667_LC.I[2], connected to net 'ctr[5]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$668_LC.I[2], connected to net 'ctr[5]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$670_LC.I[2], connected to net 'ctr[5]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$675_LC.I[2], connected to net 'ctr[11]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$676_LC.I[2], connected to net 'ctr[11]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$678_LC.I[2], connected to net 'ctr[11]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$685_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$687_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$688_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$690_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$669_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$671_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$672_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$674_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$662_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$663_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$664_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$666_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$693_LC.I[1], connected to net 'ctr[25]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$695_LC.I[1], connected to net 'ctr[25]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$696_LC.I[1], connected to net 'ctr[25]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$698_LC.I[1], connected to net 'ctr[25]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led1_obuf.I, connected to net 'ctr[25]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$701_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[30]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$663_LC.I[2], connected to net 'ctr[2]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$664_LC.I[2], connected to net 'ctr[2]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$666_LC.I[2], connected to net 'ctr[2]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$664_LC.I[3], connected to net 'ctr[3]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$666_LC.I[3], connected to net 'ctr[3]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$700_LC.I[3], connected to net 'ctr[30]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$702_LC.I[3], connected to net 'ctr[30]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led6_obuf.I, connected to net 'ctr[30]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$673_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$675_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$676_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$678_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$671_LC.I[2], connected to net 'ctr[8]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$672_LC.I[2], connected to net 'ctr[8]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$674_LC.I[2], connected to net 'ctr[8]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$681_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$683_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$684_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$686_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$689_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$691_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$692_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$694_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$665_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$667_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$668_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$670_LC.I[0], connected to net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$665_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$667_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$668_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$661$auto$blifparse.cc:498:parse_blif$670_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: Checksum: 0xe5a53100

Info: Device utilisation:
Info: 	        GENERIC_BRAM:     0/   15     0%
Info: 	         GENERIC_IOB:     8/   40    20%
Info: 	         GENERIC_PLL:     1/    1   100%
Info: 	       GENERIC_SLICE:    43/ 1280     3%
Info: 	           alta_boot:     0/    1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 44 cells, random placement wirelen = 486.
Info:     at initial placer iter 0, wirelen = 45
Info:     at initial placer iter 1, wirelen = 40
Info:     at initial placer iter 2, wirelen = 45
Info:     at initial placer iter 3, wirelen = 40
Info: Running main analytical placer.
Info:     at iteration #1, type GENERIC_PLL: wirelen solved = 40, spread = 40, legal = 54; time = 0.00s
Info:     at iteration #1, type GENERIC_SLICE: wirelen solved = 65, spread = 77, legal = 77; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 41, spread = 68, legal = 80; time = 0.00s
Info:     at iteration #2, type GENERIC_PLL: wirelen solved = 68, spread = 68, legal = 80; time = 0.00s
Info:     at iteration #2, type GENERIC_SLICE: wirelen solved = 64, spread = 82, legal = 82; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 51, spread = 72, legal = 84; time = 0.00s
Info:     at iteration #3, type GENERIC_PLL: wirelen solved = 72, spread = 72, legal = 84; time = 0.00s
Info:     at iteration #3, type GENERIC_SLICE: wirelen solved = 69, spread = 83, legal = 83; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 56, spread = 71, legal = 81; time = 0.00s
Info:     at iteration #4, type GENERIC_PLL: wirelen solved = 71, spread = 71, legal = 81; time = 0.00s
Info:     at iteration #4, type GENERIC_SLICE: wirelen solved = 66, spread = 81, legal = 81; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 60, spread = 80, legal = 88; time = 0.00s
Info:     at iteration #5, type GENERIC_PLL: wirelen solved = 80, spread = 80, legal = 88; time = 0.00s
Info:     at iteration #5, type GENERIC_SLICE: wirelen solved = 65, spread = 83, legal = 83; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 58, spread = 82, legal = 88; time = 0.00s
Info:     at iteration #6, type GENERIC_PLL: wirelen solved = 82, spread = 82, legal = 88; time = 0.00s
Info:     at iteration #6, type GENERIC_SLICE: wirelen solved = 72, spread = 89, legal = 89; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 69, spread = 84, legal = 88; time = 0.00s
Info: AP soln: led0_obuf -> IOTILE(02,09):alta_rio00
Info: AP soln: led1_obuf -> IOTILE(01,09):alta_rio03
Info: AP soln: led2_obuf -> IOTILE(00,09):alta_rio02
Info: AP soln: led3_obuf -> IOTILE(00,09):alta_rio00
Info: AP soln: led4_obuf -> IOTILE(01,09):alta_rio01
Info: AP soln: led5_obuf -> IOTILE(06,09):alta_rio02
Info: AP soln: led6_obuf -> IOTILE(07,01):alta_rio00
Info: AP soln: led7_obuf -> IOTILE(02,01):alta_rio02
Info: AP soln: pll -> PLLTILE(01,00)
Info: AP soln: $PACKER_VCC -> LogicTILE(02,07):alta_slice06
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$662_LC -> LogicTILE(02,07):alta_slice05
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$663_LC -> LogicTILE(01,07):alta_slice06
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$664_LC -> LogicTILE(01,07):alta_slice05
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$665_LC -> LogicTILE(01,07):alta_slice04
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$666_LC -> LogicTILE(01,07):alta_slice03
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$667_LC -> LogicTILE(01,07):alta_slice02
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$668_LC -> LogicTILE(01,07):alta_slice01
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$669_LC -> LogicTILE(02,08):alta_slice06
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$670_LC -> LogicTILE(01,07):alta_slice00
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$671_LC -> LogicTILE(02,08):alta_slice05
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$672_LC -> LogicTILE(02,08):alta_slice04
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$673_LC -> LogicTILE(02,08):alta_slice03
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$674_LC -> LogicTILE(02,08):alta_slice02
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$675_LC -> LogicTILE(02,08):alta_slice01
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$676_LC -> LogicTILE(01,08):alta_slice06
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$677_LC -> LogicTILE(01,08):alta_slice05
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$678_LC -> LogicTILE(01,08):alta_slice04
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$679_LC -> LogicTILE(01,08):alta_slice03
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$680_LC -> LogicTILE(01,08):alta_slice02
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$681_LC -> LogicTILE(01,08):alta_slice01
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$682_LC -> LogicTILE(01,08):alta_slice00
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$683_LC -> LogicTILE(00,07):alta_slice06
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$684_LC -> LogicTILE(00,07):alta_slice05
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$685_LC -> LogicTILE(00,07):alta_slice04
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$686_LC -> LogicTILE(00,07):alta_slice03
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$687_LC -> LogicTILE(00,07):alta_slice02
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$688_LC -> LogicTILE(00,07):alta_slice01
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$689_LC -> LogicTILE(00,08):alta_slice06
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$690_LC -> LogicTILE(00,08):alta_slice05
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$691_LC -> LogicTILE(00,08):alta_slice04
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$692_LC -> LogicTILE(02,08):alta_slice00
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$693_LC -> LogicTILE(00,08):alta_slice03
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$694_LC -> LogicTILE(00,08):alta_slice02
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$695_LC -> LogicTILE(00,08):alta_slice01
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$696_LC -> LogicTILE(00,08):alta_slice00
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$697_LC -> LogicTILE(02,07):alta_slice04
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$698_LC -> LogicTILE(00,07):alta_slice00
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$699_LC -> LogicTILE(02,07):alta_slice03
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$700_LC -> LogicTILE(02,07):alta_slice02
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$701_LC -> LogicTILE(02,06):alta_slice00
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$702_LC -> LogicTILE(02,07):alta_slice01
Info: AP soln: $abc$661$auto$blifparse.cc:498:parse_blif$703_LC -> LogicTILE(02,07):alta_slice00
Info: HeAP Placer Time: 0.02s
Info:   of which solving equations: 0.02s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 80
iter #1: temp = 0.000000, timing cost = 0, wirelen = 77, dia = 3, Ra = 0.06 
iter #2: temp = 0.000000, timing cost = 0, wirelen = 68, dia = 2, Ra = 0.14 
iter #3: temp = 0.000000, timing cost = 0, wirelen = 67, dia = 2, Ra = 0.08 
iter #4: temp = 0.000000, timing cost = 0, wirelen = 65, dia = 2, Ra = 0.08 
Info:   at iteration #5: temp = 0.000000, timing cost = 0, wirelen = 65
Info:   at iteration #5: temp = 0.000000, timing cost = 0, wirelen = 65 
Info: SA placement time 0.01s
Warning: No clocks found in design

Info: Checksum: 0xdb9dc8b9
Info: Running router2...
Info: Setting up routing resources...
Info: ctr[0]: bb=(1, 7)->(1, 8) c=(1, 7) hpwl=1
Info: ctr[1]: bb=(1, 7)->(1, 7) c=(1, 7) hpwl=1
Info: ctr[2]: bb=(1, 7)->(1, 7) c=(1, 7) hpwl=1
Info: ctr[3]: bb=(1, 7)->(1, 7) c=(1, 7) hpwl=1
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_: bb=(1, 7)->(1, 7) c=(1, 7) hpwl=1
Info: ctr[4]: bb=(1, 7)->(1, 7) c=(1, 7) hpwl=1
Info: ctr[5]: bb=(1, 7)->(1, 7) c=(1, 7) hpwl=1
Info: ctr[6]: bb=(1, 7)->(1, 7) c=(1, 7) hpwl=1
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_: bb=(1, 7)->(2, 8) c=(1, 7) hpwl=2
Info: ctr[7]: bb=(2, 8)->(2, 8) c=(2, 8) hpwl=1
Info: ctr[8]: bb=(2, 8)->(2, 8) c=(2, 8) hpwl=1
Info: ctr[9]: bb=(2, 8)->(2, 8) c=(2, 8) hpwl=1
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_: bb=(1, 8)->(2, 8) c=(1, 8) hpwl=1
Info: ctr[10]: bb=(1, 8)->(1, 8) c=(1, 8) hpwl=1
Info: ctr[11]: bb=(1, 8)->(1, 8) c=(1, 8) hpwl=1
Info: ctr[12]: bb=(1, 8)->(1, 8) c=(1, 8) hpwl=1
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_: bb=(1, 8)->(1, 8) c=(1, 8) hpwl=1
Info: ctr[13]: bb=(1, 8)->(1, 8) c=(1, 8) hpwl=1
Info: ctr[14]: bb=(1, 8)->(1, 8) c=(1, 8) hpwl=1
Info: ctr[15]: bb=(1, 8)->(1, 8) c=(1, 8) hpwl=1
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_: bb=(0, 7)->(1, 8) c=(0, 7) hpwl=2
Info: ctr[16]: bb=(0, 7)->(0, 7) c=(0, 7) hpwl=1
Info: ctr[17]: bb=(0, 7)->(0, 7) c=(0, 7) hpwl=1
Info: ctr[18]: bb=(0, 7)->(0, 7) c=(0, 7) hpwl=1
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_: bb=(0, 7)->(0, 8) c=(0, 7) hpwl=1
Info: ctr[19]: bb=(0, 8)->(0, 8) c=(0, 8) hpwl=1
Info: ctr[20]: bb=(0, 8)->(0, 8) c=(0, 8) hpwl=1
Info: ctr[21]: bb=(0, 8)->(0, 8) c=(0, 8) hpwl=1
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_: bb=(0, 8)->(2, 8) c=(1, 8) hpwl=2
Info: ctr[22]: bb=(2, 8)->(2, 8) c=(2, 8) hpwl=1
Info: ctr[23]: bb=(2, 8)->(2, 8) c=(2, 8) hpwl=1
Info: ctr[24]: bb=(2, 8)->(2, 9) c=(2, 8) hpwl=1
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_: bb=(0, 8)->(2, 8) c=(0, 8) hpwl=2
Info: ctr[25]: bb=(0, 8)->(1, 9) c=(0, 8) hpwl=2
Info: ctr[26]: bb=(0, 8)->(0, 9) c=(0, 8) hpwl=1
Info: ctr[27]: bb=(0, 8)->(0, 9) c=(0, 8) hpwl=1
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_: bb=(0, 7)->(2, 8) c=(1, 7) hpwl=3
Info: ctr[28]: bb=(1, 7)->(2, 9) c=(1, 7) hpwl=3
Info: ctr[29]: bb=(2, 7)->(6, 9) c=(2, 7) hpwl=6
Info: ctr[30]: bb=(2, 1)->(7, 7) c=(3, 5) hpwl=11
Info: $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[30]_new_: bb=(2, 4)->(2, 7) c=(2, 5) hpwl=3
Info: ctr[31]: bb=(2, 1)->(2, 4) c=(2, 3) hpwl=3
Info: clk_pll: bb=(0, 0)->(2, 8) c=(1, 7) hpwl=10
Info: $PACKER_VCC_NET: bb=(0, 0)->(2, 8) c=(0, 6) hpwl=10
resevering wires for arc 0 of net ctr[0]
      LogicTILE(01,07):alta_slice07:A
      LogicTILE(01,07):IMUX28
resevering wires for arc 1 of net ctr[0]
      LogicTILE(01,07):alta_slice12:A
      LogicTILE(01,07):IMUX48
resevering wires for arc 2 of net ctr[0]
      LogicTILE(01,07):alta_slice11:A
      LogicTILE(01,07):IMUX44
resevering wires for arc 3 of net ctr[0]
      LogicTILE(01,07):alta_slice09:A
      LogicTILE(01,07):IMUX36
resevering wires for arc 4 of net ctr[0]
      LogicTILE(01,08):alta_slice04:A
      LogicTILE(01,08):IMUX16
resevering wires for arc 0 of net ctr[1]
      LogicTILE(01,07):alta_slice07:B
      LogicTILE(01,07):IMUX29
resevering wires for arc 1 of net ctr[1]
      LogicTILE(01,07):alta_slice12:B
      LogicTILE(01,07):IMUX49
resevering wires for arc 2 of net ctr[1]
      LogicTILE(01,07):alta_slice11:B
      LogicTILE(01,07):IMUX45
resevering wires for arc 3 of net ctr[1]
      LogicTILE(01,07):alta_slice09:B
      LogicTILE(01,07):IMUX37
resevering wires for arc 0 of net ctr[2]
      LogicTILE(01,07):alta_slice12:C
      LogicTILE(01,07):IMUX50
resevering wires for arc 1 of net ctr[2]
      LogicTILE(01,07):alta_slice11:C
      LogicTILE(01,07):IMUX46
resevering wires for arc 2 of net ctr[2]
      LogicTILE(01,07):alta_slice09:C
      LogicTILE(01,07):IMUX38
resevering wires for arc 0 of net ctr[3]
      LogicTILE(01,07):alta_slice11:D
      LogicTILE(01,07):IMUX47
resevering wires for arc 1 of net ctr[3]
      LogicTILE(01,07):alta_slice09:D
      LogicTILE(01,07):IMUX39
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
      LogicTILE(01,07):alta_slice06:A
      LogicTILE(01,07):IMUX24
resevering wires for arc 1 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
      LogicTILE(01,07):alta_slice03:A
      LogicTILE(01,07):IMUX12
resevering wires for arc 2 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
      LogicTILE(01,07):alta_slice10:A
      LogicTILE(01,07):IMUX40
resevering wires for arc 3 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
      LogicTILE(01,07):alta_slice00:A
      LogicTILE(01,07):IMUX00
resevering wires for arc 0 of net ctr[4]
      LogicTILE(01,07):alta_slice06:B
      LogicTILE(01,07):IMUX25
resevering wires for arc 1 of net ctr[4]
      LogicTILE(01,07):alta_slice03:B
      LogicTILE(01,07):IMUX13
resevering wires for arc 2 of net ctr[4]
      LogicTILE(01,07):alta_slice10:B
      LogicTILE(01,07):IMUX41
resevering wires for arc 3 of net ctr[4]
      LogicTILE(01,07):alta_slice00:B
      LogicTILE(01,07):IMUX01
resevering wires for arc 0 of net ctr[5]
      LogicTILE(01,07):alta_slice03:C
      LogicTILE(01,07):IMUX14
resevering wires for arc 1 of net ctr[5]
      LogicTILE(01,07):alta_slice10:C
      LogicTILE(01,07):IMUX42
resevering wires for arc 2 of net ctr[5]
      LogicTILE(01,07):alta_slice00:C
      LogicTILE(01,07):IMUX02
resevering wires for arc 0 of net ctr[6]
      LogicTILE(01,07):alta_slice10:D
      LogicTILE(01,07):IMUX43
resevering wires for arc 1 of net ctr[6]
      LogicTILE(01,07):alta_slice00:D
      LogicTILE(01,07):IMUX03
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
      LogicTILE(02,08):alta_slice03:A
      LogicTILE(02,08):IMUX12
resevering wires for arc 1 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
      LogicTILE(02,08):alta_slice08:A
      LogicTILE(02,08):IMUX32
resevering wires for arc 2 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
      LogicTILE(02,08):alta_slice07:A
      LogicTILE(02,08):IMUX28
resevering wires for arc 3 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
      LogicTILE(02,08):alta_slice05:A
      LogicTILE(02,08):IMUX20
resevering wires for arc 0 of net ctr[7]
      LogicTILE(02,08):alta_slice03:B
      LogicTILE(02,08):IMUX13
resevering wires for arc 1 of net ctr[7]
      LogicTILE(02,08):alta_slice08:B
      LogicTILE(02,08):IMUX33
resevering wires for arc 2 of net ctr[7]
      LogicTILE(02,08):alta_slice07:B
      LogicTILE(02,08):IMUX29
resevering wires for arc 3 of net ctr[7]
      LogicTILE(02,08):alta_slice05:B
      LogicTILE(02,08):IMUX21
resevering wires for arc 0 of net ctr[8]
      LogicTILE(02,08):alta_slice08:C
      LogicTILE(02,08):IMUX34
resevering wires for arc 1 of net ctr[8]
      LogicTILE(02,08):alta_slice07:C
      LogicTILE(02,08):IMUX30
resevering wires for arc 2 of net ctr[8]
      LogicTILE(02,08):alta_slice05:C
      LogicTILE(02,08):IMUX22
resevering wires for arc 0 of net ctr[9]
      LogicTILE(02,08):alta_slice07:D
      LogicTILE(02,08):IMUX31
resevering wires for arc 1 of net ctr[9]
      LogicTILE(02,08):alta_slice05:D
      LogicTILE(02,08):IMUX23
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
      LogicTILE(01,08):alta_slice08:A
      LogicTILE(01,08):IMUX32
resevering wires for arc 1 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
      LogicTILE(01,08):alta_slice14:A
      LogicTILE(01,08):IMUX56
resevering wires for arc 2 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
      LogicTILE(01,08):alta_slice12:A
      LogicTILE(01,08):IMUX48
resevering wires for arc 3 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
      LogicTILE(01,08):alta_slice02:A
      LogicTILE(01,08):IMUX08
resevering wires for arc 0 of net ctr[10]
      LogicTILE(01,08):alta_slice08:B
      LogicTILE(01,08):IMUX33
resevering wires for arc 1 of net ctr[10]
      LogicTILE(01,08):alta_slice14:B
      LogicTILE(01,08):IMUX57
resevering wires for arc 2 of net ctr[10]
      LogicTILE(01,08):alta_slice12:B
      LogicTILE(01,08):IMUX49
resevering wires for arc 3 of net ctr[10]
      LogicTILE(01,08):alta_slice02:B
      LogicTILE(01,08):IMUX09
resevering wires for arc 0 of net ctr[11]
      LogicTILE(01,08):alta_slice14:C
      LogicTILE(01,08):IMUX58
resevering wires for arc 1 of net ctr[11]
      LogicTILE(01,08):alta_slice12:C
      LogicTILE(01,08):IMUX50
resevering wires for arc 2 of net ctr[11]
      LogicTILE(01,08):alta_slice02:C
      LogicTILE(01,08):IMUX10
resevering wires for arc 0 of net ctr[12]
      LogicTILE(01,08):alta_slice12:D
      LogicTILE(01,08):IMUX51
resevering wires for arc 1 of net ctr[12]
      LogicTILE(01,08):alta_slice02:D
      LogicTILE(01,08):IMUX11
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_
      LogicTILE(01,08):alta_slice15:A
      LogicTILE(01,08):IMUX60
resevering wires for arc 1 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_
      LogicTILE(01,08):alta_slice11:A
      LogicTILE(01,08):IMUX44
resevering wires for arc 2 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_
      LogicTILE(01,08):alta_slice00:A
      LogicTILE(01,08):IMUX00
resevering wires for arc 3 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_
      LogicTILE(01,08):alta_slice09:A
      LogicTILE(01,08):IMUX36
resevering wires for arc 0 of net ctr[13]
      LogicTILE(01,08):alta_slice15:B
      LogicTILE(01,08):IMUX61
resevering wires for arc 1 of net ctr[13]
      LogicTILE(01,08):alta_slice11:B
      LogicTILE(01,08):IMUX45
resevering wires for arc 2 of net ctr[13]
      LogicTILE(01,08):alta_slice00:B
      LogicTILE(01,08):IMUX01
resevering wires for arc 3 of net ctr[13]
      LogicTILE(01,08):alta_slice09:B
      LogicTILE(01,08):IMUX37
resevering wires for arc 0 of net ctr[14]
      LogicTILE(01,08):alta_slice11:C
      LogicTILE(01,08):IMUX46
resevering wires for arc 1 of net ctr[14]
      LogicTILE(01,08):alta_slice00:C
      LogicTILE(01,08):IMUX02
resevering wires for arc 2 of net ctr[14]
      LogicTILE(01,08):alta_slice09:C
      LogicTILE(01,08):IMUX38
resevering wires for arc 0 of net ctr[15]
      LogicTILE(01,08):alta_slice00:D
      LogicTILE(01,08):IMUX03
resevering wires for arc 1 of net ctr[15]
      LogicTILE(01,08):alta_slice09:D
      LogicTILE(01,08):IMUX39
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_
      LogicTILE(00,07):alta_slice11:A
      LogicTILE(00,07):IMUX44
resevering wires for arc 1 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_
      LogicTILE(00,07):alta_slice09:A
      LogicTILE(00,07):IMUX36
resevering wires for arc 2 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_
      LogicTILE(00,07):alta_slice03:A
      LogicTILE(00,07):IMUX12
resevering wires for arc 3 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_
      LogicTILE(00,07):alta_slice07:A
      LogicTILE(00,07):IMUX28
resevering wires for arc 0 of net ctr[16]
      LogicTILE(00,07):alta_slice11:B
      LogicTILE(00,07):IMUX45
resevering wires for arc 1 of net ctr[16]
      LogicTILE(00,07):alta_slice09:B
      LogicTILE(00,07):IMUX37
resevering wires for arc 2 of net ctr[16]
      LogicTILE(00,07):alta_slice03:B
      LogicTILE(00,07):IMUX13
resevering wires for arc 3 of net ctr[16]
      LogicTILE(00,07):alta_slice07:B
      LogicTILE(00,07):IMUX29
resevering wires for arc 0 of net ctr[17]
      LogicTILE(00,07):alta_slice09:C
      LogicTILE(00,07):IMUX38
resevering wires for arc 1 of net ctr[17]
      LogicTILE(00,07):alta_slice03:C
      LogicTILE(00,07):IMUX14
resevering wires for arc 2 of net ctr[17]
      LogicTILE(00,07):alta_slice07:C
      LogicTILE(00,07):IMUX30
resevering wires for arc 0 of net ctr[18]
      LogicTILE(00,07):alta_slice03:D
      LogicTILE(00,07):IMUX15
resevering wires for arc 1 of net ctr[18]
      LogicTILE(00,07):alta_slice07:D
      LogicTILE(00,07):IMUX31
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
      LogicTILE(00,08):alta_slice13:A
      LogicTILE(00,08):IMUX52
resevering wires for arc 1 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
      LogicTILE(00,08):alta_slice15:A
      LogicTILE(00,08):IMUX60
resevering wires for arc 2 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
      LogicTILE(00,08):alta_slice08:A
      LogicTILE(00,08):IMUX32
resevering wires for arc 3 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
      LogicTILE(00,08):alta_slice06:A
      LogicTILE(00,08):IMUX24
resevering wires for arc 0 of net ctr[19]
      LogicTILE(00,08):alta_slice13:B
      LogicTILE(00,08):IMUX53
resevering wires for arc 1 of net ctr[19]
      LogicTILE(00,08):alta_slice15:B
      LogicTILE(00,08):IMUX61
resevering wires for arc 2 of net ctr[19]
      LogicTILE(00,08):alta_slice08:B
      LogicTILE(00,08):IMUX33
resevering wires for arc 3 of net ctr[19]
      LogicTILE(00,08):alta_slice06:B
      LogicTILE(00,08):IMUX25
resevering wires for arc 0 of net ctr[20]
      LogicTILE(00,08):alta_slice15:C
      LogicTILE(00,08):IMUX62
resevering wires for arc 1 of net ctr[20]
      LogicTILE(00,08):alta_slice08:C
      LogicTILE(00,08):IMUX34
resevering wires for arc 2 of net ctr[20]
      LogicTILE(00,08):alta_slice06:C
      LogicTILE(00,08):IMUX26
resevering wires for arc 0 of net ctr[21]
      LogicTILE(00,08):alta_slice08:D
      LogicTILE(00,08):IMUX35
resevering wires for arc 1 of net ctr[21]
      LogicTILE(00,08):alta_slice06:D
      LogicTILE(00,08):IMUX27
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
      LogicTILE(02,08):alta_slice11:A
      LogicTILE(02,08):IMUX44
resevering wires for arc 1 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
      LogicTILE(02,08):alta_slice04:A
      LogicTILE(02,08):IMUX16
resevering wires for arc 2 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
      LogicTILE(02,08):alta_slice14:A
      LogicTILE(02,08):IMUX56
resevering wires for arc 3 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
      LogicTILE(02,08):alta_slice15:A
      LogicTILE(02,08):IMUX60
resevering wires for arc 0 of net ctr[22]
      LogicTILE(02,08):alta_slice11:B
      LogicTILE(02,08):IMUX45
resevering wires for arc 1 of net ctr[22]
      LogicTILE(02,08):alta_slice04:B
      LogicTILE(02,08):IMUX17
resevering wires for arc 2 of net ctr[22]
      LogicTILE(02,08):alta_slice14:B
      LogicTILE(02,08):IMUX57
resevering wires for arc 3 of net ctr[22]
      LogicTILE(02,08):alta_slice15:B
      LogicTILE(02,08):IMUX61
resevering wires for arc 0 of net ctr[23]
      LogicTILE(02,08):alta_slice04:C
      LogicTILE(02,08):IMUX18
resevering wires for arc 1 of net ctr[23]
      LogicTILE(02,08):alta_slice14:C
      LogicTILE(02,08):IMUX58
resevering wires for arc 2 of net ctr[23]
      LogicTILE(02,08):alta_slice15:C
      LogicTILE(02,08):IMUX62
resevering wires for arc 0 of net ctr[24]
      LogicTILE(02,08):alta_slice14:D
      LogicTILE(02,08):IMUX59
resevering wires for arc 1 of net ctr[24]
      LogicTILE(02,08):alta_slice15:D
      LogicTILE(02,08):IMUX63
resevering wires for arc 2 of net ctr[24]
      IOTILE(02,09):IOMUX00
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_
      LogicTILE(00,08):alta_slice11:A
      LogicTILE(00,08):IMUX44
resevering wires for arc 1 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_
      LogicTILE(00,08):alta_slice01:A
      LogicTILE(00,08):IMUX04
resevering wires for arc 2 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_
      LogicTILE(00,08):alta_slice14:A
      LogicTILE(00,08):IMUX56
resevering wires for arc 3 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_
      LogicTILE(00,08):alta_slice09:A
      LogicTILE(00,08):IMUX36
resevering wires for arc 0 of net ctr[25]
      LogicTILE(00,08):alta_slice11:B
      LogicTILE(00,08):IMUX45
resevering wires for arc 1 of net ctr[25]
      LogicTILE(00,08):alta_slice01:B
      LogicTILE(00,08):IMUX05
resevering wires for arc 2 of net ctr[25]
      LogicTILE(00,08):alta_slice14:B
      LogicTILE(00,08):IMUX57
resevering wires for arc 3 of net ctr[25]
      LogicTILE(00,08):alta_slice09:B
      LogicTILE(00,08):IMUX37
resevering wires for arc 4 of net ctr[25]
      IOTILE(01,09):IOMUX03
resevering wires for arc 0 of net ctr[26]
      LogicTILE(00,08):alta_slice01:C
      LogicTILE(00,08):IMUX06
resevering wires for arc 1 of net ctr[26]
      LogicTILE(00,08):alta_slice14:C
      LogicTILE(00,08):IMUX58
resevering wires for arc 2 of net ctr[26]
      LogicTILE(00,08):alta_slice09:C
      LogicTILE(00,08):IMUX38
resevering wires for arc 3 of net ctr[26]
      IOTILE(00,09):IOMUX02
resevering wires for arc 0 of net ctr[27]
      LogicTILE(00,08):alta_slice14:D
      LogicTILE(00,08):IMUX59
resevering wires for arc 1 of net ctr[27]
      LogicTILE(00,08):alta_slice09:D
      LogicTILE(00,08):IMUX39
resevering wires for arc 2 of net ctr[27]
      IOTILE(00,09):IOMUX00
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_
      LogicTILE(01,07):alta_slice01:A
      LogicTILE(01,07):IMUX04
resevering wires for arc 1 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_
      LogicTILE(02,07):alta_slice13:A
      LogicTILE(02,07):IMUX52
resevering wires for arc 2 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_
      LogicTILE(02,07):alta_slice04:A
      LogicTILE(02,07):IMUX16
resevering wires for arc 3 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_
      LogicTILE(02,07):alta_slice08:A
      LogicTILE(02,07):IMUX32
resevering wires for arc 0 of net ctr[28]
      LogicTILE(01,07):alta_slice01:B
      LogicTILE(01,07):IMUX05
resevering wires for arc 1 of net ctr[28]
      LogicTILE(02,07):alta_slice13:B
      LogicTILE(02,07):IMUX53
resevering wires for arc 2 of net ctr[28]
      LogicTILE(02,07):alta_slice04:B
      LogicTILE(02,07):IMUX17
resevering wires for arc 3 of net ctr[28]
      LogicTILE(02,07):alta_slice08:B
      LogicTILE(02,07):IMUX33
resevering wires for arc 4 of net ctr[28]
      IOTILE(01,09):IOMUX01
resevering wires for arc 0 of net ctr[29]
      LogicTILE(02,07):alta_slice13:C
      LogicTILE(02,07):IMUX54
resevering wires for arc 1 of net ctr[29]
      LogicTILE(02,07):alta_slice04:C
      LogicTILE(02,07):IMUX18
resevering wires for arc 2 of net ctr[29]
      LogicTILE(02,07):alta_slice08:C
      LogicTILE(02,07):IMUX34
resevering wires for arc 3 of net ctr[29]
      IOTILE(06,09):IOMUX02
resevering wires for arc 0 of net ctr[30]
      LogicTILE(02,07):alta_slice04:D
      LogicTILE(02,07):IMUX19
resevering wires for arc 1 of net ctr[30]
      LogicTILE(02,07):alta_slice08:D
      LogicTILE(02,07):IMUX35
resevering wires for arc 2 of net ctr[30]
      IOTILE(07,01):IOMUX00
resevering wires for arc 0 of net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[30]_new_
      LogicTILE(02,04):alta_slice04:A
      LogicTILE(02,04):IMUX16
resevering wires for arc 0 of net ctr[31]
      LogicTILE(02,04):alta_slice04:B
      LogicTILE(02,04):IMUX17
resevering wires for arc 1 of net ctr[31]
      IOTILE(02,01):IOMUX02
resevering wires for arc 0 of net clk_pll
      LogicTILE(00,07):ClkMUX09
resevering wires for arc 1 of net clk_pll
      LogicTILE(00,07):ClkMUX03
resevering wires for arc 2 of net clk_pll
      LogicTILE(00,08):ClkMUX13
resevering wires for arc 3 of net clk_pll
      LogicTILE(00,08):ClkMUX15
resevering wires for arc 4 of net clk_pll
      LogicTILE(00,08):ClkMUX08
resevering wires for arc 5 of net clk_pll
      LogicTILE(02,08):ClkMUX11
resevering wires for arc 6 of net clk_pll
      LogicTILE(02,08):ClkMUX04
resevering wires for arc 7 of net clk_pll
      LogicTILE(02,08):ClkMUX14
resevering wires for arc 8 of net clk_pll
      LogicTILE(00,08):ClkMUX11
resevering wires for arc 9 of net clk_pll
      LogicTILE(00,08):ClkMUX01
resevering wires for arc 10 of net clk_pll
      LogicTILE(00,08):ClkMUX14
resevering wires for arc 11 of net clk_pll
      LogicTILE(01,07):ClkMUX01
resevering wires for arc 12 of net clk_pll
      LogicTILE(02,07):ClkMUX13
resevering wires for arc 13 of net clk_pll
      LogicTILE(02,07):ClkMUX04
resevering wires for arc 14 of net clk_pll
      LogicTILE(02,04):ClkMUX04
resevering wires for arc 15 of net clk_pll
      LogicTILE(01,08):ClkMUX04
resevering wires for arc 16 of net clk_pll
      LogicTILE(01,07):ClkMUX07
resevering wires for arc 17 of net clk_pll
      LogicTILE(01,07):ClkMUX12
resevering wires for arc 18 of net clk_pll
      LogicTILE(01,07):ClkMUX11
resevering wires for arc 19 of net clk_pll
      LogicTILE(01,07):ClkMUX06
resevering wires for arc 20 of net clk_pll
      LogicTILE(01,07):ClkMUX03
resevering wires for arc 21 of net clk_pll
      LogicTILE(01,07):ClkMUX10
resevering wires for arc 22 of net clk_pll
      LogicTILE(02,08):ClkMUX03
resevering wires for arc 23 of net clk_pll
      LogicTILE(02,08):ClkMUX08
resevering wires for arc 24 of net clk_pll
      LogicTILE(02,08):ClkMUX07
resevering wires for arc 25 of net clk_pll
      LogicTILE(01,08):ClkMUX08
resevering wires for arc 26 of net clk_pll
      LogicTILE(01,08):ClkMUX14
resevering wires for arc 27 of net clk_pll
      LogicTILE(01,08):ClkMUX12
resevering wires for arc 28 of net clk_pll
      LogicTILE(01,08):ClkMUX15
resevering wires for arc 29 of net clk_pll
      LogicTILE(01,08):ClkMUX11
resevering wires for arc 30 of net clk_pll
      LogicTILE(01,08):ClkMUX00
resevering wires for arc 31 of net clk_pll
      LogicTILE(00,07):ClkMUX11
resevering wires for arc 32 of net clk_pll
      PLLTILE(01,00):alta_pllx00:clkfb
      PLLTILE(01,00):PllClkFbMUX00
resevering wires for arc 0 of net $PACKER_VCC_NET
      LogicTILE(01,07):alta_slice07:C
      LogicTILE(01,07):IMUX30
resevering wires for arc 1 of net $PACKER_VCC_NET
      LogicTILE(01,07):alta_slice07:D
      LogicTILE(01,07):IMUX31
resevering wires for arc 2 of net $PACKER_VCC_NET
      LogicTILE(01,07):alta_slice12:D
      LogicTILE(01,07):IMUX51
resevering wires for arc 3 of net $PACKER_VCC_NET
      LogicTILE(01,07):alta_slice06:C
      LogicTILE(01,07):IMUX26
resevering wires for arc 4 of net $PACKER_VCC_NET
      LogicTILE(01,07):alta_slice06:D
      LogicTILE(01,07):IMUX27
resevering wires for arc 5 of net $PACKER_VCC_NET
      LogicTILE(01,07):alta_slice03:D
      LogicTILE(01,07):IMUX15
resevering wires for arc 6 of net $PACKER_VCC_NET
      LogicTILE(02,08):alta_slice03:C
      LogicTILE(02,08):IMUX14
resevering wires for arc 7 of net $PACKER_VCC_NET
      LogicTILE(02,08):alta_slice03:D
      LogicTILE(02,08):IMUX15
resevering wires for arc 8 of net $PACKER_VCC_NET
      LogicTILE(02,08):alta_slice08:D
      LogicTILE(02,08):IMUX35
resevering wires for arc 9 of net $PACKER_VCC_NET
      LogicTILE(01,08):alta_slice08:C
      LogicTILE(01,08):IMUX34
resevering wires for arc 10 of net $PACKER_VCC_NET
      LogicTILE(01,08):alta_slice08:D
      LogicTILE(01,08):IMUX35
resevering wires for arc 11 of net $PACKER_VCC_NET
      LogicTILE(01,08):alta_slice14:D
      LogicTILE(01,08):IMUX59
resevering wires for arc 12 of net $PACKER_VCC_NET
      LogicTILE(01,08):alta_slice15:C
      LogicTILE(01,08):IMUX62
resevering wires for arc 13 of net $PACKER_VCC_NET
      LogicTILE(01,08):alta_slice15:D
      LogicTILE(01,08):IMUX63
resevering wires for arc 14 of net $PACKER_VCC_NET
      LogicTILE(01,08):alta_slice11:D
      LogicTILE(01,08):IMUX47
resevering wires for arc 15 of net $PACKER_VCC_NET
      LogicTILE(00,07):alta_slice11:C
      LogicTILE(00,07):IMUX46
resevering wires for arc 16 of net $PACKER_VCC_NET
      LogicTILE(00,07):alta_slice11:D
      LogicTILE(00,07):IMUX47
resevering wires for arc 17 of net $PACKER_VCC_NET
      LogicTILE(00,07):alta_slice09:D
      LogicTILE(00,07):IMUX39
resevering wires for arc 18 of net $PACKER_VCC_NET
      LogicTILE(00,08):alta_slice13:C
      LogicTILE(00,08):IMUX54
resevering wires for arc 19 of net $PACKER_VCC_NET
      LogicTILE(00,08):alta_slice13:D
      LogicTILE(00,08):IMUX55
resevering wires for arc 20 of net $PACKER_VCC_NET
      LogicTILE(00,08):alta_slice15:D
      LogicTILE(00,08):IMUX63
resevering wires for arc 21 of net $PACKER_VCC_NET
      LogicTILE(02,08):alta_slice11:C
      LogicTILE(02,08):IMUX46
resevering wires for arc 22 of net $PACKER_VCC_NET
      LogicTILE(02,08):alta_slice11:D
      LogicTILE(02,08):IMUX47
resevering wires for arc 23 of net $PACKER_VCC_NET
      LogicTILE(02,08):alta_slice04:D
      LogicTILE(02,08):IMUX19
resevering wires for arc 24 of net $PACKER_VCC_NET
      LogicTILE(00,08):alta_slice11:C
      LogicTILE(00,08):IMUX46
resevering wires for arc 25 of net $PACKER_VCC_NET
      LogicTILE(00,08):alta_slice11:D
      LogicTILE(00,08):IMUX47
resevering wires for arc 26 of net $PACKER_VCC_NET
      LogicTILE(00,08):alta_slice01:D
      LogicTILE(00,08):IMUX07
resevering wires for arc 27 of net $PACKER_VCC_NET
      LogicTILE(01,07):alta_slice01:C
      LogicTILE(01,07):IMUX06
resevering wires for arc 28 of net $PACKER_VCC_NET
      LogicTILE(01,07):alta_slice01:D
      LogicTILE(01,07):IMUX07
resevering wires for arc 29 of net $PACKER_VCC_NET
      LogicTILE(02,07):alta_slice13:D
      LogicTILE(02,07):IMUX55
resevering wires for arc 30 of net $PACKER_VCC_NET
      LogicTILE(02,04):alta_slice04:C
      LogicTILE(02,04):IMUX18
resevering wires for arc 31 of net $PACKER_VCC_NET
      LogicTILE(02,04):alta_slice04:D
      LogicTILE(02,04):IMUX19
resevering wires for arc 32 of net $PACKER_VCC_NET
      LogicTILE(01,08):alta_slice04:B
      LogicTILE(01,08):IMUX17
resevering wires for arc 33 of net $PACKER_VCC_NET
      LogicTILE(01,08):alta_slice04:C
      LogicTILE(01,08):IMUX18
resevering wires for arc 34 of net $PACKER_VCC_NET
      LogicTILE(01,08):alta_slice04:D
      LogicTILE(01,08):IMUX19
resevering wires for arc 35 of net $PACKER_VCC_NET
      PLLTILE(01,00):alta_pllx00:clkout0en
      PLLTILE(01,00):SinkMUXPseudo02
      UFMTILE(08,01):alta_ufm_gddd04:out
      UFMTILE(08,01):alta_ufm_gddd04:in
      UFMTILE(08,01):BBMUXE02
resevering wires for arc 36 of net $PACKER_VCC_NET
      PLLTILE(01,00):alta_pllx00:pllen
      PLLTILE(01,00):SinkMUXPseudo00
      UFMTILE(08,01):alta_ufm_gddd02:out
      UFMTILE(08,01):alta_ufm_gddd02:in
      UFMTILE(08,01):BBMUXE00
resevering wires for arc 37 of net $PACKER_VCC_NET
      PLLTILE(01,00):alta_pllx00:resetn
      PLLTILE(01,00):SinkMUXPseudo01
      UFMTILE(08,01):alta_ufm_gddd03:out
      UFMTILE(08,01):alta_ufm_gddd03:in
      UFMTILE(08,01):BBMUXE01
Info:     x splitpoint: 1
Info:     y splitpoint: 7
Info:         bin 0 N=0
Info:         bin 1 N=1
Info:         bin 2 N=9
Info:         bin 3 N=25
Info:         bin 4 N=9
Info: Running main router loop...
Routing net 'ctr[18]'...
Routing arc 0 of net 'ctr[18]' (0, 7) -> (0, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):IMUX15 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_slice03:D (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[18]' (0, 7) -> (0, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):IMUX31 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_slice07:D (curr 0 hist 1.000000)
Routing net 'ctr[4]'...
Routing arc 0 of net 'ctr[4]' (1, 7) -> (1, 7)
   Routed (explored 1192 wires):       wire: LogicTILE(01,07):alta_slice06:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice06:B <= LogicTILE(01,07):IMUX25:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX25:I3 <= LogicTILE(01,07):OMUX19:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX19 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX19:I1 <= LogicTILE(01,07):alta_slice06:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice06:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[4]' (1, 7) -> (1, 7)
   Routed (explored 2086 wires):       wire: LogicTILE(01,07):alta_slice03:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice03:B <= LogicTILE(01,07):IMUX13:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX13 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX13:I16 <= LogicTILE(01,07):RMUX35:O0 (1, 7)
      wire: LogicTILE(01,07):RMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX35:I2 <= LogicTILE(01,07):OMUX20:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX20 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX20:I1 <= LogicTILE(01,07):alta_slice06:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice06:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[4]' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX41 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice10:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[4]' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice00:B (curr 0 hist 1.000000)
Routing net 'ctr[8]'...
Routing arc 0 of net 'ctr[8]' (2, 8) -> (2, 8)
   Routed (explored 472 wires):       wire: LogicTILE(02,08):alta_slice08:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice08:C <= LogicTILE(02,08):IMUX34:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX34:I4 <= LogicTILE(02,08):OMUX25:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):OMUX25:I1 <= LogicTILE(02,08):alta_slice08:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice08:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[8]' (2, 8) -> (2, 8)
   Routed (explored 476 wires):       wire: LogicTILE(02,08):alta_slice07:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice07:C <= LogicTILE(02,08):IMUX30:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX30 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX30:I5 <= LogicTILE(02,08):OMUX25:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX25 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(02,08):OMUX25:I1 <= LogicTILE(02,08):alta_slice08:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice08:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[8]' (2, 8) -> (2, 8)
   Routed (explored 482 wires):       wire: LogicTILE(02,08):alta_slice05:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice05:C <= LogicTILE(02,08):IMUX22:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX22 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX22:I5 <= LogicTILE(02,08):OMUX25:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX25 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(02,08):OMUX25:I1 <= LogicTILE(02,08):alta_slice08:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice08:Q (curr 0 hist 1.000000 share 3)
Routing net 'ctr[20]'...
Routing arc 0 of net 'ctr[20]' (0, 8) -> (0, 8)
   Routed (explored 649 wires):       wire: LogicTILE(00,08):alta_slice15:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice15:C <= LogicTILE(00,08):IMUX62:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX62 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX62:I8 <= LogicTILE(00,08):OMUX46:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX46 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX46:I1 <= LogicTILE(00,08):alta_slice15:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice15:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[20]' (0, 8) -> (0, 8)
   Routed (explored 1442 wires):       wire: LogicTILE(00,08):alta_slice08:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice08:C <= LogicTILE(00,08):IMUX34:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX34:I26 <= LogicTILE(00,08):RMUX94:O0 (0, 8)
      wire: LogicTILE(00,08):RMUX94 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX94:I3 <= LogicTILE(00,08):OMUX47:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX47:I1 <= LogicTILE(00,08):alta_slice15:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice15:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[20]' (0, 8) -> (0, 8)
   Routed (explored 1144 wires):       wire: LogicTILE(00,08):alta_slice06:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice06:C <= LogicTILE(00,08):IMUX26:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX26 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX26:I26 <= LogicTILE(00,08):RMUX94:O0 (0, 8)
      wire: LogicTILE(00,08):RMUX94 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,08):RMUX94:I3 <= LogicTILE(00,08):OMUX47:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX47 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,08):OMUX47:I1 <= LogicTILE(00,08):alta_slice15:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice15:Q (curr 0 hist 1.000000 share 3)
Routing net 'ctr[5]'...
Routing arc 0 of net 'ctr[5]' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice03:C (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[5]' (1, 7) -> (1, 7)
   Routed (explored 1925 wires):       wire: LogicTILE(01,07):alta_slice10:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice10:C <= LogicTILE(01,07):IMUX42:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX42 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX42:I13 <= LogicTILE(01,07):RMUX16:O0 (1, 7)
      wire: LogicTILE(01,07):RMUX16 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX16:I3 <= LogicTILE(01,07):OMUX11:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX11:I1 <= LogicTILE(01,07):alta_slice03:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice03:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[5]' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX16 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX02 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice00:C (curr 0 hist 1.000000)
Routing net 'ctr[26]'...
Routing arc 0 of net 'ctr[26]' (0, 8) -> (0, 8)
   Routed (backwards):       wire: LogicTILE(00,08):OMUX04 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice01:C (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[26]' (0, 8) -> (0, 8)
   Routed (explored 1425 wires):       wire: LogicTILE(00,08):alta_slice14:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice14:C <= LogicTILE(00,08):IMUX58:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX58 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX58:I12 <= LogicTILE(00,08):RMUX10:O0 (0, 8)
      wire: LogicTILE(00,08):RMUX10 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX10:I1 <= LogicTILE(00,08):OMUX05:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX05 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX05:I1 <= LogicTILE(00,08):alta_slice01:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice01:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[26]' (0, 8) -> (0, 8)
   Routed (backwards):       wire: LogicTILE(00,08):OMUX05 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX38 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice09:C (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[26]' (0, 8) -> (0, 9)
   Routed (explored 387 wires):       wire: IOTILE(00,09):IOMUX02 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(00,09):IOMUX02:I6 <= IOTILE(00,09):RMUX24:O0 (0, 9)
      wire: IOTILE(00,09):RMUX24 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(00,09):RMUX24:I0 <= LogicTILE(00,08):RMUX19:O0 (0, 9)
      wire: LogicTILE(00,08):RMUX19 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX19:I1 <= LogicTILE(00,08):OMUX05:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX05 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(00,08):OMUX05:I1 <= LogicTILE(00,08):alta_slice01:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice01:Q (curr 0 hist 1.000000 share 4)
Routing net 'ctr[30]'...
Routing arc 0 of net 'ctr[30]' (2, 7) -> (2, 7)
   Routed (backwards):       wire: LogicTILE(02,07):OMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):IMUX19 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_slice04:D (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[30]' (2, 7) -> (2, 7)
   Routed (explored 862 wires):       wire: LogicTILE(02,07):alta_slice08:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):alta_slice08:D <= LogicTILE(02,07):IMUX35:O0 (2, 7)
      wire: LogicTILE(02,07):IMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):IMUX35:I18 <= LogicTILE(02,07):RMUX47:O0 (2, 7)
      wire: LogicTILE(02,07):RMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):RMUX47:I0 <= LogicTILE(02,07):OMUX14:O0 (2, 7)
      wire: LogicTILE(02,07):OMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):OMUX14:I1 <= LogicTILE(02,07):alta_slice04:Q (2, 7)
      wire: LogicTILE(02,07):alta_slice04:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[30]' (2, 1) -> (7, 7)
   Routed (explored 1750 wires):       wire: IOTILE(07,01):IOMUX00 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(07,01):IOMUX00:I0 <= IOTILE(07,01):RMUX00:O0 (7, 1)
      wire: IOTILE(07,01):RMUX00 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(07,01):RMUX00:I1 <= LogicTILE(07,03):RMUX73:O0 (7, 1)
      wire: LogicTILE(07,03):RMUX73 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(07,03):RMUX73:I12 <= BramTILE(03,03):RMUX91:O0 (7, 3)
      wire: BramTILE(03,03):RMUX91 (curr 0 hist 1.000000 share 1)
         pip: BramTILE(03,03):RMUX91:I20 <= BramTILE(03,07):RMUX44:O0 (3, 3)
      wire: BramTILE(03,07):RMUX44 (curr 0 hist 1.000000 share 1)
         pip: BramTILE(03,07):RMUX44:I0 <= LogicTILE(02,07):OMUX12:O0 (3, 7)
      wire: LogicTILE(02,07):OMUX12 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):OMUX12:I1 <= LogicTILE(02,07):alta_slice04:Q (2, 7)
      wire: LogicTILE(02,07):alta_slice04:Q (curr 0 hist 1.000000 share 3)
Routing net 'ctr[24]'...
Routing arc 0 of net 'ctr[24]' (2, 8) -> (2, 8)
   Routed (explored 394 wires):       wire: LogicTILE(02,08):alta_slice14:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice14:D <= LogicTILE(02,08):IMUX59:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX59 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX59:I7 <= LogicTILE(02,08):OMUX43:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX43 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):OMUX43:I1 <= LogicTILE(02,08):alta_slice14:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice14:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[24]' (2, 8) -> (2, 8)
   Routed (explored 394 wires):       wire: LogicTILE(02,08):alta_slice15:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice15:D <= LogicTILE(02,08):IMUX63:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX63 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX63:I7 <= LogicTILE(02,08):OMUX43:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX43 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(02,08):OMUX43:I1 <= LogicTILE(02,08):alta_slice14:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice14:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[24]' (2, 8) -> (2, 9)
   Routed (explored 418 wires):       wire: IOTILE(02,09):IOMUX00 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(02,09):IOMUX00:I6 <= IOTILE(02,09):RMUX24:O0 (2, 9)
      wire: IOTILE(02,09):RMUX24 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(02,09):RMUX24:I4 <= LogicTILE(02,08):RMUX92:O0 (2, 9)
      wire: LogicTILE(02,08):RMUX92 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):RMUX92:I2 <= LogicTILE(02,08):OMUX44:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX44 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):OMUX44:I1 <= LogicTILE(02,08):alta_slice14:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice14:Q (curr 0 hist 1.000000 share 3)
Routing net 'ctr[29]'...
Routing arc 0 of net 'ctr[29]' (2, 7) -> (2, 7)
   Routed (explored 984 wires):       wire: LogicTILE(02,07):alta_slice13:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):alta_slice13:C <= LogicTILE(02,07):IMUX54:O0 (2, 7)
      wire: LogicTILE(02,07):IMUX54 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):IMUX54:I7 <= LogicTILE(02,07):OMUX40:O0 (2, 7)
      wire: LogicTILE(02,07):OMUX40 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):OMUX40:I1 <= LogicTILE(02,07):alta_slice13:Q (2, 7)
      wire: LogicTILE(02,07):alta_slice13:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[29]' (2, 7) -> (2, 7)
   Routed (explored 2322 wires):       wire: LogicTILE(02,07):alta_slice04:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):alta_slice04:C <= LogicTILE(02,07):IMUX18:O0 (2, 7)
      wire: LogicTILE(02,07):IMUX18 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):IMUX18:I24 <= LogicTILE(02,07):RMUX82:O0 (2, 7)
      wire: LogicTILE(02,07):RMUX82 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):RMUX82:I1 <= LogicTILE(02,07):OMUX41:O0 (2, 7)
      wire: LogicTILE(02,07):OMUX41 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):OMUX41:I1 <= LogicTILE(02,07):alta_slice13:Q (2, 7)
      wire: LogicTILE(02,07):alta_slice13:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[29]' (2, 7) -> (2, 7)
   Routed (backwards):       wire: LogicTILE(02,07):OMUX41 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX82 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):IMUX34 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_slice08:C (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[29]' (2, 7) -> (6, 9)
   Routed (explored 1170 wires):       wire: IOTILE(06,09):IOMUX02 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(06,09):IOMUX02:I5 <= IOTILE(06,09):RMUX20:O0 (6, 9)
      wire: IOTILE(06,09):RMUX20 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(06,09):RMUX20:I3 <= LogicTILE(06,07):RMUX39:O0 (6, 9)
      wire: LogicTILE(06,07):RMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(06,07):RMUX39:I11 <= BramTILE(03,07):RMUX81:O0 (6, 7)
      wire: BramTILE(03,07):RMUX81 (curr 0 hist 1.000000 share 1)
         pip: BramTILE(03,07):RMUX81:I1 <= LogicTILE(02,07):OMUX39:O0 (3, 7)
      wire: LogicTILE(02,07):OMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):OMUX39:I1 <= LogicTILE(02,07):alta_slice13:Q (2, 7)
      wire: LogicTILE(02,07):alta_slice13:Q (curr 0 hist 1.000000 share 4)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_' (0, 7) -> (1, 8)
   Routed (explored 3674 wires):       wire: LogicTILE(00,07):alta_slice11:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice11:A <= LogicTILE(00,07):IMUX44:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX44 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX44:I10 <= LogicTILE(01,07):RMUX72:O0 (0, 7)
      wire: LogicTILE(01,07):RMUX72 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX72:I17 <= LogicTILE(01,08):RMUX67:O0 (1, 7)
      wire: LogicTILE(01,08):RMUX67 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX67:I1 <= LogicTILE(01,08):OMUX29:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX29 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX29:I0 <= LogicTILE(01,08):alta_slice09:LutOut (1, 8)
      wire: LogicTILE(01,08):alta_slice09:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX67 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):IMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_slice09:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX67 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):IMUX12 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_slice03:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX67 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX72 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):IMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_slice07:A (curr 0 hist 1.000000)
Routing net 'clk_pll'...
Routing arc 0 of net 'clk_pll' (0, 0) -> (1, 7)
   Routed (explored 3058 wires):       wire: LogicTILE(00,07):ClkMUX09 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):ClkMUX09:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut (0, 7)
      wire: LogicTILE(00,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):alta_clkenctrl00:ClkOut (0, 7)
      wire: LogicTILE(00,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):TileClkMUX00:O0 (0, 7)
      wire: LogicTILE(00,07):TileClkMUX00 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):TileClkMUX00:I0 <= LogicTILE(00,07):SeamMUX00:O0 (0, 7)
      wire: LogicTILE(00,07):SeamMUX00 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk (0, 7)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000 share 1)
         pip: IOTILE(04,09):alta_io_gclk00:inclk <= IOTILE(04,09):alta_io_gclk00:outclk (4, 9)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000 share 1)
         pip: IOTILE(04,09):alta_io_gclk00:inclk <= IOTILE(04,09):GclkDMUX00:O0 (4, 9)
      wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(04,09):GclkDMUX00:I10 <= PLLTILE(01,00):alta_pllx00:clkout0 (4, 9)
      wire: PLLTILE(01,00):alta_pllx00:clkout0 (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'clk_pll' (0, 0) -> (1, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):ClkMUX03 (curr 0 hist 1.000000)
Routing arc 2 of net 'clk_pll' (0, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):ClkMUX13 (curr 0 hist 1.000000)
Routing arc 3 of net 'clk_pll' (0, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):ClkMUX15 (curr 0 hist 1.000000)
Routing arc 4 of net 'clk_pll' (0, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):ClkMUX08 (curr 0 hist 1.000000)
Routing arc 5 of net 'clk_pll' (1, 0) -> (2, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):ClkMUX11 (curr 0 hist 1.000000)
Routing arc 6 of net 'clk_pll' (1, 0) -> (2, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):ClkMUX04 (curr 0 hist 1.000000)
Routing arc 7 of net 'clk_pll' (1, 0) -> (2, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):ClkMUX14 (curr 0 hist 1.000000)
Routing arc 8 of net 'clk_pll' (0, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):ClkMUX11 (curr 0 hist 1.000000)
Routing arc 9 of net 'clk_pll' (0, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):ClkMUX01 (curr 0 hist 1.000000)
Routing arc 10 of net 'clk_pll' (0, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):ClkMUX14 (curr 0 hist 1.000000)
Routing arc 11 of net 'clk_pll' (1, 0) -> (1, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):ClkMUX01 (curr 0 hist 1.000000)
Routing arc 12 of net 'clk_pll' (1, 0) -> (2, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):ClkMUX13 (curr 0 hist 1.000000)
Routing arc 13 of net 'clk_pll' (1, 0) -> (2, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):ClkMUX04 (curr 0 hist 1.000000)
Routing arc 14 of net 'clk_pll' (1, 0) -> (2, 4)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(02,04):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,04):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,04):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(02,04):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(02,04):ClkMUX04 (curr 0 hist 1.000000)
Routing arc 15 of net 'clk_pll' (1, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):ClkMUX04 (curr 0 hist 1.000000)
Routing arc 16 of net 'clk_pll' (1, 0) -> (1, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):ClkMUX07 (curr 0 hist 1.000000)
Routing arc 17 of net 'clk_pll' (1, 0) -> (1, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):ClkMUX12 (curr 0 hist 1.000000)
Routing arc 18 of net 'clk_pll' (1, 0) -> (1, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):ClkMUX11 (curr 0 hist 1.000000)
Routing arc 19 of net 'clk_pll' (1, 0) -> (1, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):ClkMUX06 (curr 0 hist 1.000000)
Routing arc 20 of net 'clk_pll' (1, 0) -> (1, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):ClkMUX03 (curr 0 hist 1.000000)
Routing arc 21 of net 'clk_pll' (1, 0) -> (1, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):ClkMUX10 (curr 0 hist 1.000000)
Routing arc 22 of net 'clk_pll' (1, 0) -> (2, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):ClkMUX03 (curr 0 hist 1.000000)
Routing arc 23 of net 'clk_pll' (1, 0) -> (2, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):ClkMUX08 (curr 0 hist 1.000000)
Routing arc 24 of net 'clk_pll' (1, 0) -> (2, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):ClkMUX07 (curr 0 hist 1.000000)
Routing arc 25 of net 'clk_pll' (1, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):ClkMUX08 (curr 0 hist 1.000000)
Routing arc 26 of net 'clk_pll' (1, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):ClkMUX14 (curr 0 hist 1.000000)
Routing arc 27 of net 'clk_pll' (1, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):ClkMUX12 (curr 0 hist 1.000000)
Routing arc 28 of net 'clk_pll' (1, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):ClkMUX15 (curr 0 hist 1.000000)
Routing arc 29 of net 'clk_pll' (1, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):ClkMUX11 (curr 0 hist 1.000000)
Routing arc 30 of net 'clk_pll' (1, 0) -> (1, 8)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):ClkMUX00 (curr 0 hist 1.000000)
Routing arc 31 of net 'clk_pll' (0, 0) -> (1, 7)
   Routed (backwards):       wire: IOTILE(04,09):GclkDMUX00 (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:inclk (curr 0 hist 1.000000)
      wire: IOTILE(04,09):alta_io_gclk00:outclk (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):SeamMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):TileClkMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_clkenctrl00:ClkIn (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_clkenctrl00:ClkOut (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):ClkMUX11 (curr 0 hist 1.000000)
Routing arc 32 of net 'clk_pll' (1, 0) -> (1, 0)
   Routed (backwards):       wire: PLLTILE(01,00):PllIntFbMUX00 (curr 0 hist 1.000000)
      wire: PLLTILE(01,00):PllClkFbMUX00 (curr 0 hist 1.000000)
      wire: PLLTILE(01,00):alta_pllx00:clkfb (curr 0 hist 1.000000)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_' (1, 8) -> (2, 8)
   Routed (explored 3185 wires):       wire: LogicTILE(01,08):alta_slice08:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice08:A <= LogicTILE(01,08):IMUX32:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX32 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX32:I26 <= LogicTILE(01,08):RMUX94:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX94 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX94:I12 <= LogicTILE(02,08):RMUX43:O0 (1, 8)
      wire: LogicTILE(02,08):RMUX43 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):RMUX43:I1 <= LogicTILE(02,08):OMUX17:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX17 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):OMUX17:I0 <= LogicTILE(02,08):alta_slice05:LutOut (2, 8)
      wire: LogicTILE(02,08):alta_slice05:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_' (1, 8) -> (2, 8)
   Routed (explored 2351 wires):       wire: LogicTILE(01,08):alta_slice14:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice14:A <= LogicTILE(01,08):IMUX56:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX56 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX56:I26 <= LogicTILE(01,08):RMUX94:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX94 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,08):RMUX94:I12 <= LogicTILE(02,08):RMUX43:O0 (1, 8)
      wire: LogicTILE(02,08):RMUX43 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(02,08):RMUX43:I1 <= LogicTILE(02,08):OMUX17:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX17 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(02,08):OMUX17:I0 <= LogicTILE(02,08):alta_slice05:LutOut (2, 8)
      wire: LogicTILE(02,08):alta_slice05:LutOut (curr 0 hist 1.000000 share 2)
Routing arc 2 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_' (1, 8) -> (2, 8)
   Routed (explored 1979 wires):       wire: LogicTILE(01,08):alta_slice12:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice12:A <= LogicTILE(01,08):IMUX48:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX48 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX48:I26 <= LogicTILE(01,08):RMUX94:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX94 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(01,08):RMUX94:I12 <= LogicTILE(02,08):RMUX43:O0 (1, 8)
      wire: LogicTILE(02,08):RMUX43 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(02,08):RMUX43:I1 <= LogicTILE(02,08):OMUX17:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX17 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(02,08):OMUX17:I0 <= LogicTILE(02,08):alta_slice05:LutOut (2, 8)
      wire: LogicTILE(02,08):alta_slice05:LutOut (curr 0 hist 1.000000 share 3)
Routing arc 3 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_' (1, 8) -> (2, 8)
   Routed (explored 1644 wires):       wire: LogicTILE(01,08):alta_slice02:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice02:A <= LogicTILE(01,08):IMUX08:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX08 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX08:I26 <= LogicTILE(01,08):RMUX94:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX94 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(01,08):RMUX94:I12 <= LogicTILE(02,08):RMUX43:O0 (1, 8)
      wire: LogicTILE(02,08):RMUX43 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(02,08):RMUX43:I1 <= LogicTILE(02,08):OMUX17:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX17 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(02,08):OMUX17:I0 <= LogicTILE(02,08):alta_slice05:LutOut (2, 8)
      wire: LogicTILE(02,08):alta_slice05:LutOut (curr 0 hist 1.000000 share 4)
Routing net 'ctr[7]'...
Routing arc 0 of net 'ctr[7]' (2, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice03:B (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[7]' (2, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice08:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[7]' (2, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice07:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[7]' (2, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX21 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice05:B (curr 0 hist 1.000000)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[30]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[30]_new_' (2, 4) -> (2, 7)
   Routed (explored 5993 wires):       wire: LogicTILE(02,04):alta_slice04:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):alta_slice04:A <= LogicTILE(02,04):IMUX16:O0 (2, 4)
      wire: LogicTILE(02,04):IMUX16 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):IMUX16:I26 <= LogicTILE(02,04):RMUX94:O0 (2, 4)
      wire: LogicTILE(02,04):RMUX94 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):RMUX94:I19 <= LogicTILE(02,07):RMUX67:O0 (2, 4)
      wire: LogicTILE(02,07):RMUX67 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):RMUX67:I0 <= LogicTILE(02,07):OMUX26:O0 (2, 7)
      wire: LogicTILE(02,07):OMUX26 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):OMUX26:I0 <= LogicTILE(02,07):alta_slice08:LutOut (2, 7)
      wire: LogicTILE(02,07):alta_slice08:LutOut (curr 0 hist 1.000000 share 1)
Routing net 'ctr[10]'...
Routing arc 0 of net 'ctr[10]' (1, 8) -> (1, 8)
   Routed (explored 835 wires):       wire: LogicTILE(01,08):alta_slice08:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice08:B <= LogicTILE(01,08):IMUX33:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX33 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX33:I4 <= LogicTILE(01,08):OMUX25:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX25:I1 <= LogicTILE(01,08):alta_slice08:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice08:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[10]' (1, 8) -> (1, 8)
   Routed (explored 1737 wires):       wire: LogicTILE(01,08):alta_slice14:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice14:B <= LogicTILE(01,08):IMUX57:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX57 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX57:I22 <= LogicTILE(01,08):RMUX71:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX71 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX71:I0 <= LogicTILE(01,08):OMUX26:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX26 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX26:I1 <= LogicTILE(01,08):alta_slice08:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice08:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[10]' (1, 8) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX26 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX71 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX49 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice12:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[10]' (1, 8) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX26 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX71 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX09 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice02:B (curr 0 hist 1.000000)
Routing net 'ctr[0]'...
Routing arc 0 of net 'ctr[0]' (1, 7) -> (1, 8)
   Routed (explored 3899 wires):       wire: LogicTILE(01,07):alta_slice07:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice07:A <= LogicTILE(01,07):IMUX28:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX28:I21 <= LogicTILE(01,07):RMUX64:O0 (1, 7)
      wire: LogicTILE(01,07):RMUX64 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX64:I17 <= LogicTILE(01,08):RMUX37:O0 (1, 7)
      wire: LogicTILE(01,08):RMUX37 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX37:I0 <= LogicTILE(01,08):OMUX14:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX14:I1 <= LogicTILE(01,08):alta_slice04:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice04:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[0]' (1, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX37 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX64 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX48 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice12:A (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[0]' (1, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX37 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX64 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX44 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice11:A (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[0]' (1, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX14 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX37 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX64 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice09:A (curr 0 hist 1.000000)
Routing arc 4 of net 'ctr[0]' (1, 8) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX16 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice04:A (curr 0 hist 1.000000)
Routing net 'ctr[13]'...
Routing arc 0 of net 'ctr[13]' (1, 8) -> (1, 8)
   Routed (explored 988 wires):       wire: LogicTILE(01,08):alta_slice15:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice15:B <= LogicTILE(01,08):IMUX61:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX61 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX61:I8 <= LogicTILE(01,08):OMUX46:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX46 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX46:I1 <= LogicTILE(01,08):alta_slice15:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice15:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[13]' (1, 8) -> (1, 8)
   Routed (explored 1039 wires):       wire: LogicTILE(01,08):alta_slice11:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice11:B <= LogicTILE(01,08):IMUX45:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX45 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX45:I8 <= LogicTILE(01,08):OMUX46:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX46 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,08):OMUX46:I1 <= LogicTILE(01,08):alta_slice15:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice15:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[13]' (1, 8) -> (1, 8)
   Routed (explored 1071 wires):       wire: LogicTILE(01,08):alta_slice00:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice00:B <= LogicTILE(01,08):IMUX01:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX01 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX01:I8 <= LogicTILE(01,08):OMUX46:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX46 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(01,08):OMUX46:I1 <= LogicTILE(01,08):alta_slice15:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice15:Q (curr 0 hist 1.000000 share 3)
Routing arc 3 of net 'ctr[13]' (1, 8) -> (1, 8)
   Routed (explored 1057 wires):       wire: LogicTILE(01,08):alta_slice09:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice09:B <= LogicTILE(01,08):IMUX37:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX37 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX37:I8 <= LogicTILE(01,08):OMUX46:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX46 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(01,08):OMUX46:I1 <= LogicTILE(01,08):alta_slice15:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice15:Q (curr 0 hist 1.000000 share 4)
Routing net 'ctr[31]'...
Routing arc 0 of net 'ctr[31]' (2, 4) -> (2, 4)
   Routed (backwards):       wire: LogicTILE(02,04):OMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(02,04):IMUX17 (curr 0 hist 1.000000)
      wire: LogicTILE(02,04):alta_slice04:B (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[31]' (2, 1) -> (2, 4)
   Routed (explored 364 wires):       wire: IOTILE(02,01):IOMUX02 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(02,01):IOMUX02:I4 <= IOTILE(02,01):RMUX16:O0 (2, 1)
      wire: IOTILE(02,01):RMUX16 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(02,01):RMUX16:I2 <= LogicTILE(02,04):RMUX37:O0 (2, 1)
      wire: LogicTILE(02,04):RMUX37 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):RMUX37:I0 <= LogicTILE(02,04):OMUX14:O0 (2, 4)
      wire: LogicTILE(02,04):OMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):OMUX14:I1 <= LogicTILE(02,04):alta_slice04:Q (2, 4)
      wire: LogicTILE(02,04):alta_slice04:Q (curr 0 hist 1.000000 share 2)
Routing net '$PACKER_VCC_NET'...
Routing arc 0 of net '$PACKER_VCC_NET' (0, 7) -> (1, 7)
   Routed (explored 2259 wires):       wire: LogicTILE(01,07):alta_slice07:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice07:C <= LogicTILE(01,07):IMUX30:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX30 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX30:I25 <= LogicTILE(01,07):RMUX88:O0 (1, 7)
      wire: LogicTILE(01,07):RMUX88 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX88:I0 <= LogicTILE(00,07):OMUX36:O0 (1, 7)
      wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$PACKER_VCC_NET' (0, 7) -> (1, 7)
   Routed (explored 1116 wires):       wire: LogicTILE(01,07):alta_slice07:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice07:D <= LogicTILE(01,07):IMUX31:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX31:I23 <= LogicTILE(01,07):RMUX77:O0 (1, 7)
      wire: LogicTILE(01,07):RMUX77 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX77:I0 <= LogicTILE(00,07):OMUX36:O0 (1, 7)
      wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 2)
Routing arc 2 of net '$PACKER_VCC_NET' (0, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX77 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX51 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice12:D (curr 0 hist 1.000000)
Routing arc 3 of net '$PACKER_VCC_NET' (0, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX88 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX26 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice06:C (curr 0 hist 1.000000)
Routing arc 4 of net '$PACKER_VCC_NET' (0, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX77 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX27 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice06:D (curr 0 hist 1.000000)
Routing arc 5 of net '$PACKER_VCC_NET' (0, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX77 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX15 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice03:D (curr 0 hist 1.000000)
Routing arc 6 of net '$PACKER_VCC_NET' (0, 7) -> (2, 8)
   Routed (explored 5455 wires):       wire: LogicTILE(02,08):alta_slice03:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice03:C <= LogicTILE(02,08):IMUX14:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX14:I20 <= LogicTILE(02,08):RMUX58:O0 (2, 8)
      wire: LogicTILE(02,08):RMUX58 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):RMUX58:I13 <= LogicTILE(02,07):RMUX39:O0 (2, 8)
      wire: LogicTILE(02,07):RMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):RMUX39:I9 <= LogicTILE(01,07):RMUX81:O0 (2, 7)
      wire: LogicTILE(01,07):RMUX81 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX81:I0 <= LogicTILE(00,07):OMUX36:O0 (1, 7)
      wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000 share 7)
         pip: LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 7)
Routing arc 7 of net '$PACKER_VCC_NET' (0, 7) -> (2, 8)
   Routed (explored 3479 wires):       wire: LogicTILE(02,08):alta_slice03:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice03:D <= LogicTILE(02,08):IMUX15:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX15 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX15:I19 <= LogicTILE(02,08):RMUX53:O0 (2, 8)
      wire: LogicTILE(02,08):RMUX53 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):RMUX53:I13 <= LogicTILE(02,07):RMUX39:O0 (2, 8)
      wire: LogicTILE(02,07):RMUX39 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(02,07):RMUX39:I9 <= LogicTILE(01,07):RMUX81:O0 (2, 7)
      wire: LogicTILE(01,07):RMUX81 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,07):RMUX81:I0 <= LogicTILE(00,07):OMUX36:O0 (1, 7)
      wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000 share 8)
         pip: LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 8)
Routing arc 8 of net '$PACKER_VCC_NET' (0, 7) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX81 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX39 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX53 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice08:D (curr 0 hist 1.000000)
Routing arc 9 of net '$PACKER_VCC_NET' (0, 7) -> (1, 8)
   Routed (explored 3874 wires):       wire: LogicTILE(01,08):alta_slice08:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice08:C <= LogicTILE(01,08):IMUX34:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX34:I12 <= LogicTILE(01,08):RMUX10:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX10 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX10:I13 <= LogicTILE(01,07):RMUX75:O0 (1, 8)
      wire: LogicTILE(01,07):RMUX75 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX75:I0 <= LogicTILE(00,07):OMUX36:O0 (1, 7)
      wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000 share 10)
         pip: LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 10)
Routing arc 10 of net '$PACKER_VCC_NET' (0, 7) -> (1, 8)
   Routed (explored 2591 wires):       wire: LogicTILE(01,08):alta_slice08:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice08:D <= LogicTILE(01,08):IMUX35:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX35:I12 <= LogicTILE(01,08):RMUX11:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX11:I13 <= LogicTILE(01,07):RMUX75:O0 (1, 8)
      wire: LogicTILE(01,07):RMUX75 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,07):RMUX75:I0 <= LogicTILE(00,07):OMUX36:O0 (1, 7)
      wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000 share 11)
         pip: LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 11)
Routing arc 11 of net '$PACKER_VCC_NET' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX75 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX59 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice14:D (curr 0 hist 1.000000)
Routing arc 12 of net '$PACKER_VCC_NET' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX75 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX62 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice15:C (curr 0 hist 1.000000)
Routing arc 13 of net '$PACKER_VCC_NET' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX75 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX63 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice15:D (curr 0 hist 1.000000)
Routing arc 14 of net '$PACKER_VCC_NET' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX75 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice11:D (curr 0 hist 1.000000)
Routing arc 15 of net '$PACKER_VCC_NET' (0, 7) -> (0, 7)
   Routed (explored 1002 wires):       wire: LogicTILE(00,07):alta_slice11:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice11:C <= LogicTILE(00,07):IMUX46:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX46 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX46:I7 <= LogicTILE(00,07):OMUX37:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX37 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):OMUX37:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 16)
Routing arc 16 of net '$PACKER_VCC_NET' (0, 7) -> (0, 7)
   Routed (explored 1006 wires):       wire: LogicTILE(00,07):alta_slice11:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice11:D <= LogicTILE(00,07):IMUX47:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX47:I26 <= LogicTILE(00,07):RMUX95:O0 (0, 7)
      wire: LogicTILE(00,07):RMUX95 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):RMUX95:I0 <= LogicTILE(00,07):OMUX38:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):OMUX38:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 17)
Routing arc 17 of net '$PACKER_VCC_NET' (0, 7) -> (0, 7)
   Routed (explored 752 wires):       wire: LogicTILE(00,07):alta_slice09:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice09:D <= LogicTILE(00,07):IMUX39:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX39:I26 <= LogicTILE(00,07):RMUX95:O0 (0, 7)
      wire: LogicTILE(00,07):RMUX95 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,07):RMUX95:I0 <= LogicTILE(00,07):OMUX38:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,07):OMUX38:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 18)
Routing arc 18 of net '$PACKER_VCC_NET' (0, 7) -> (0, 8)
   Routed (explored 3204 wires):       wire: LogicTILE(00,08):alta_slice13:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice13:C <= LogicTILE(00,08):IMUX54:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX54 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX54:I21 <= LogicTILE(00,08):RMUX64:O0 (0, 8)
      wire: LogicTILE(00,08):RMUX64 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX64:I13 <= LogicTILE(00,07):RMUX85:O0 (0, 8)
      wire: LogicTILE(00,07):RMUX85 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):RMUX85:I0 <= LogicTILE(00,07):OMUX38:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(00,07):OMUX38:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 19)
Routing arc 19 of net '$PACKER_VCC_NET' (0, 7) -> (0, 8)
   Routed (explored 2282 wires):       wire: LogicTILE(00,08):alta_slice13:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice13:D <= LogicTILE(00,08):IMUX55:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX55 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX55:I21 <= LogicTILE(00,08):RMUX65:O0 (0, 8)
      wire: LogicTILE(00,08):RMUX65 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX65:I13 <= LogicTILE(00,07):RMUX85:O0 (0, 8)
      wire: LogicTILE(00,07):RMUX85 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,07):RMUX85:I0 <= LogicTILE(00,07):OMUX38:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(00,07):OMUX38:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 20)
Routing arc 20 of net '$PACKER_VCC_NET' (0, 7) -> (0, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX85 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX65 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX63 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice15:D (curr 0 hist 1.000000)
Routing arc 21 of net '$PACKER_VCC_NET' (0, 7) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX81 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX39 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX58 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX46 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice11:C (curr 0 hist 1.000000)
Routing arc 22 of net '$PACKER_VCC_NET' (0, 7) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX81 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX39 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX53 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice11:D (curr 0 hist 1.000000)
Routing arc 23 of net '$PACKER_VCC_NET' (0, 7) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX81 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX39 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX53 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX19 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice04:D (curr 0 hist 1.000000)
Routing arc 24 of net '$PACKER_VCC_NET' (0, 7) -> (0, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX85 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX64 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX46 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice11:C (curr 0 hist 1.000000)
Routing arc 25 of net '$PACKER_VCC_NET' (0, 7) -> (0, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX85 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX65 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice11:D (curr 0 hist 1.000000)
Routing arc 26 of net '$PACKER_VCC_NET' (0, 7) -> (0, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX85 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX65 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX07 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice01:D (curr 0 hist 1.000000)
Routing arc 27 of net '$PACKER_VCC_NET' (0, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX88 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX06 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice01:C (curr 0 hist 1.000000)
Routing arc 28 of net '$PACKER_VCC_NET' (0, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX77 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX07 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice01:D (curr 0 hist 1.000000)
Routing arc 29 of net '$PACKER_VCC_NET' (0, 7) -> (2, 7)
   Routed (explored 2459 wires):       wire: LogicTILE(02,07):alta_slice13:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):alta_slice13:D <= LogicTILE(02,07):IMUX55:O0 (2, 7)
      wire: LogicTILE(02,07):IMUX55 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):IMUX55:I15 <= LogicTILE(02,07):RMUX29:O0 (2, 7)
      wire: LogicTILE(02,07):RMUX29 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):RMUX29:I9 <= LogicTILE(01,07):RMUX81:O0 (2, 7)
      wire: LogicTILE(01,07):RMUX81 (curr 0 hist 1.000000 share 7)
         pip: LogicTILE(01,07):RMUX81:I0 <= LogicTILE(00,07):OMUX36:O0 (1, 7)
      wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000 share 21)
         pip: LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 30)
Routing arc 30 of net '$PACKER_VCC_NET' (0, 4) -> (2, 7)
   Routed (explored 7800 wires):       wire: LogicTILE(02,04):alta_slice04:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):alta_slice04:C <= LogicTILE(02,04):IMUX18:O0 (2, 4)
      wire: LogicTILE(02,04):IMUX18 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):IMUX18:I13 <= LogicTILE(02,04):RMUX16:O0 (2, 4)
      wire: LogicTILE(02,04):RMUX16 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):RMUX16:I9 <= LogicTILE(01,04):RMUX01:O0 (2, 4)
      wire: LogicTILE(01,04):RMUX01 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,04):RMUX01:I19 <= LogicTILE(01,07):RMUX73:O0 (1, 4)
      wire: LogicTILE(01,07):RMUX73 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX73:I0 <= LogicTILE(00,07):OMUX36:O0 (1, 7)
      wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000 share 22)
         pip: LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 31)
Routing arc 31 of net '$PACKER_VCC_NET' (0, 4) -> (2, 7)
   Routed (explored 4685 wires):       wire: LogicTILE(02,04):alta_slice04:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):alta_slice04:D <= LogicTILE(02,04):IMUX19:O0 (2, 4)
      wire: LogicTILE(02,04):IMUX19 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):IMUX19:I14 <= LogicTILE(02,04):RMUX23:O0 (2, 4)
      wire: LogicTILE(02,04):RMUX23 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,04):RMUX23:I9 <= LogicTILE(01,04):RMUX01:O0 (2, 4)
      wire: LogicTILE(01,04):RMUX01 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,04):RMUX01:I19 <= LogicTILE(01,07):RMUX73:O0 (1, 4)
      wire: LogicTILE(01,07):RMUX73 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,07):RMUX73:I0 <= LogicTILE(00,07):OMUX36:O0 (1, 7)
      wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000 share 23)
         pip: LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 32)
Routing arc 32 of net '$PACKER_VCC_NET' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX75 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX17 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice04:B (curr 0 hist 1.000000)
Routing arc 33 of net '$PACKER_VCC_NET' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX75 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX10 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX18 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice04:C (curr 0 hist 1.000000)
Routing arc 34 of net '$PACKER_VCC_NET' (0, 7) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX75 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX19 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice04:D (curr 0 hist 1.000000)
Routing arc 35 of net '$PACKER_VCC_NET' (0, 0) -> (1, 7)
Rerouting arc 35 of net '$PACKER_VCC_NET' without bounding box, possible tricky routing...
Routing arc 35 of net '$PACKER_VCC_NET' (0, 0) -> (1, 7)
   Routed (explored 27162 wires):       wire: PLLTILE(01,00):alta_pllx00:clkout0en (curr 0 hist 1.000000 share 1)
         pip: PLLTILE(01,00):alta_pllx00:clkout0en <= PLLTILE(01,00):SinkMUXPseudo02:O0 (1, 0)
      wire: PLLTILE(01,00):SinkMUXPseudo02 (curr 0 hist 1.000000 share 1)
         pip: PLLTILE(01,00):SinkMUXPseudo02:I0 <= UFMTILE(08,01):alta_ufm_gddd04:out (1, 0)
      wire: UFMTILE(08,01):alta_ufm_gddd04:out (curr 0 hist 1.000000 share 1)
         pip: UFMTILE(08,01):alta_ufm_gddd04:in <= UFMTILE(08,01):alta_ufm_gddd04:out (8, 1)
      wire: UFMTILE(08,01):alta_ufm_gddd04:in (curr 0 hist 1.000000 share 1)
         pip: UFMTILE(08,01):alta_ufm_gddd04:in <= UFMTILE(08,01):BBMUXE02:O0 (8, 1)
      wire: UFMTILE(08,01):BBMUXE02 (curr 0 hist 1.000000 share 1)
         pip: UFMTILE(08,01):BBMUXE02:I0 <= LogicTILE(09,01):RMUX49:O0 (8, 1)
      wire: LogicTILE(09,01):RMUX49 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(09,01):RMUX49:I18 <= LogicTILE(09,03):RMUX37:O0 (9, 1)
      wire: LogicTILE(09,03):RMUX37 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(09,03):RMUX37:I12 <= LogicTILE(05,03):RMUX08:O0 (9, 3)
      wire: LogicTILE(05,03):RMUX08 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(05,03):RMUX08:I12 <= LogicTILE(01,03):RMUX74:O0 (5, 3)
      wire: LogicTILE(01,03):RMUX74 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,03):RMUX74:I9 <= LogicTILE(00,03):RMUX68:O0 (1, 3)
      wire: LogicTILE(00,03):RMUX68 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,03):RMUX68:I20 <= LogicTILE(00,07):RMUX87:O0 (0, 3)
      wire: LogicTILE(00,07):RMUX87 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):RMUX87:I0 <= LogicTILE(00,07):OMUX38:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000 share 9)
         pip: LogicTILE(00,07):OMUX38:I0 <= LogicTILE(00,07):alta_slice12:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice12:LutOut (curr 0 hist 1.000000 share 36)
Routing arc 36 of net '$PACKER_VCC_NET' (0, 0) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX87 (curr 0 hist 1.000000)
      wire: LogicTILE(00,03):RMUX68 (curr 0 hist 1.000000)
      wire: LogicTILE(01,03):RMUX74 (curr 0 hist 1.000000)
      wire: LogicTILE(05,03):RMUX08 (curr 0 hist 1.000000)
      wire: LogicTILE(09,03):RMUX37 (curr 0 hist 1.000000)
      wire: LogicTILE(09,01):RMUX49 (curr 0 hist 1.000000)
      wire: UFMTILE(08,01):BBMUXE00 (curr 0 hist 1.000000)
      wire: UFMTILE(08,01):alta_ufm_gddd02:in (curr 0 hist 1.000000)
      wire: UFMTILE(08,01):alta_ufm_gddd02:out (curr 0 hist 1.000000)
      wire: PLLTILE(01,00):SinkMUXPseudo00 (curr 0 hist 1.000000)
      wire: PLLTILE(01,00):alta_pllx00:pllen (curr 0 hist 1.000000)
Routing arc 37 of net '$PACKER_VCC_NET' (0, 0) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX38 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX87 (curr 0 hist 1.000000)
      wire: LogicTILE(00,03):RMUX68 (curr 0 hist 1.000000)
      wire: LogicTILE(01,03):RMUX74 (curr 0 hist 1.000000)
      wire: LogicTILE(05,03):RMUX08 (curr 0 hist 1.000000)
      wire: LogicTILE(09,03):RMUX37 (curr 0 hist 1.000000)
      wire: LogicTILE(09,01):RMUX49 (curr 0 hist 1.000000)
      wire: UFMTILE(08,01):BBMUXE01 (curr 0 hist 1.000000)
      wire: UFMTILE(08,01):alta_ufm_gddd03:in (curr 0 hist 1.000000)
      wire: UFMTILE(08,01):alta_ufm_gddd03:out (curr 0 hist 1.000000)
      wire: PLLTILE(01,00):SinkMUXPseudo01 (curr 0 hist 1.000000)
      wire: PLLTILE(01,00):alta_pllx00:resetn (curr 0 hist 1.000000)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_' (0, 8) -> (2, 8)
   Routed (explored 3165 wires):       wire: LogicTILE(00,08):alta_slice11:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice11:A <= LogicTILE(00,08):IMUX44:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX44 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX44:I18 <= LogicTILE(00,08):RMUX46:O0 (0, 8)
      wire: LogicTILE(00,08):RMUX46 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX46:I11 <= LogicTILE(02,08):RMUX79:O0 (0, 8)
      wire: LogicTILE(02,08):RMUX79 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):RMUX79:I3 <= LogicTILE(02,08):OMUX47:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):OMUX47:I0 <= LogicTILE(02,08):alta_slice15:LutOut (2, 8)
      wire: LogicTILE(02,08):alta_slice15:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_' (0, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX79 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX46 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX04 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice01:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_' (0, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX79 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX46 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX56 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice14:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_' (0, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX47 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX79 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX46 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice09:A (curr 0 hist 1.000000)
Routing net 'ctr[1]'...
Routing arc 0 of net 'ctr[1]' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice07:B (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[1]' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX49 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice12:B (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[1]' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX45 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice11:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[1]' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX22 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX37 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice09:B (curr 0 hist 1.000000)
Routing net 'ctr[11]'...
Routing arc 0 of net 'ctr[11]' (1, 8) -> (1, 8)
   Routed (explored 598 wires):       wire: LogicTILE(01,08):alta_slice14:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice14:C <= LogicTILE(01,08):IMUX58:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX58 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX58:I7 <= LogicTILE(01,08):OMUX43:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX43 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX43:I1 <= LogicTILE(01,08):alta_slice14:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice14:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[11]' (1, 8) -> (1, 8)
   Routed (explored 602 wires):       wire: LogicTILE(01,08):alta_slice12:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice12:C <= LogicTILE(01,08):IMUX50:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX50 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX50:I8 <= LogicTILE(01,08):OMUX43:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX43 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,08):OMUX43:I1 <= LogicTILE(01,08):alta_slice14:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice14:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[11]' (1, 8) -> (1, 8)
   Routed (explored 595 wires):       wire: LogicTILE(01,08):alta_slice02:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice02:C <= LogicTILE(01,08):IMUX10:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX10 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX10:I8 <= LogicTILE(01,08):OMUX43:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX43 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(01,08):OMUX43:I1 <= LogicTILE(01,08):alta_slice14:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice14:Q (curr 0 hist 1.000000 share 3)
Routing net 'ctr[3]'...
Routing arc 0 of net 'ctr[3]' (1, 7) -> (1, 7)
   Routed (explored 380 wires):       wire: LogicTILE(01,07):alta_slice11:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice11:D <= LogicTILE(01,07):IMUX47:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX47 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX47:I6 <= LogicTILE(01,07):OMUX34:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX34:I1 <= LogicTILE(01,07):alta_slice11:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice11:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[3]' (1, 7) -> (1, 7)
   Routed (explored 391 wires):       wire: LogicTILE(01,07):alta_slice09:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice09:D <= LogicTILE(01,07):IMUX39:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX39:I6 <= LogicTILE(01,07):OMUX34:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX34 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,07):OMUX34:I1 <= LogicTILE(01,07):alta_slice11:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice11:Q (curr 0 hist 1.000000 share 2)
Routing net 'ctr[16]'...
Routing arc 0 of net 'ctr[16]' (0, 7) -> (0, 7)
   Routed (explored 1123 wires):       wire: LogicTILE(00,07):alta_slice11:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice11:B <= LogicTILE(00,07):IMUX45:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX45 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX45:I6 <= LogicTILE(00,07):OMUX34:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):OMUX34:I1 <= LogicTILE(00,07):alta_slice11:Q (0, 7)
      wire: LogicTILE(00,07):alta_slice11:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[16]' (0, 7) -> (0, 7)
   Routed (explored 1114 wires):       wire: LogicTILE(00,07):alta_slice09:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice09:B <= LogicTILE(00,07):IMUX37:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX37 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX37:I6 <= LogicTILE(00,07):OMUX34:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX34 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,07):OMUX34:I1 <= LogicTILE(00,07):alta_slice11:Q (0, 7)
      wire: LogicTILE(00,07):alta_slice11:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[16]' (0, 7) -> (0, 7)
   Routed (explored 1123 wires):       wire: LogicTILE(00,07):alta_slice03:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice03:B <= LogicTILE(00,07):IMUX13:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX13 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX13:I6 <= LogicTILE(00,07):OMUX34:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX34 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(00,07):OMUX34:I1 <= LogicTILE(00,07):alta_slice11:Q (0, 7)
      wire: LogicTILE(00,07):alta_slice11:Q (curr 0 hist 1.000000 share 3)
Routing arc 3 of net 'ctr[16]' (0, 7) -> (0, 7)
   Routed (explored 1135 wires):       wire: LogicTILE(00,07):alta_slice07:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice07:B <= LogicTILE(00,07):IMUX29:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX29 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX29:I6 <= LogicTILE(00,07):OMUX34:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX34 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(00,07):OMUX34:I1 <= LogicTILE(00,07):alta_slice11:Q (0, 7)
      wire: LogicTILE(00,07):alta_slice11:Q (curr 0 hist 1.000000 share 4)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_' (0, 7) -> (1, 8)
   Routed (explored 3994 wires):       wire: LogicTILE(01,07):alta_slice01:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice01:A <= LogicTILE(01,07):IMUX04:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX04 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX04:I16 <= LogicTILE(01,07):RMUX34:O0 (1, 7)
      wire: LogicTILE(01,07):RMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX34:I17 <= LogicTILE(01,08):RMUX57:O0 (1, 7)
      wire: LogicTILE(01,08):RMUX57 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX57:I1 <= LogicTILE(00,08):OMUX27:O0 (1, 8)
      wire: LogicTILE(00,08):OMUX27 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX27:I0 <= LogicTILE(00,08):alta_slice09:LutOut (0, 8)
      wire: LogicTILE(00,08):alta_slice09:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_' (0, 7) -> (2, 8)
   Routed (explored 5583 wires):       wire: LogicTILE(02,07):alta_slice13:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):alta_slice13:A <= LogicTILE(02,07):IMUX52:O0 (2, 7)
      wire: LogicTILE(02,07):IMUX52 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):IMUX52:I23 <= LogicTILE(02,07):RMUX76:O0 (2, 7)
      wire: LogicTILE(02,07):RMUX76 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):RMUX76:I9 <= LogicTILE(01,07):RMUX45:O0 (2, 7)
      wire: LogicTILE(01,07):RMUX45 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX45:I17 <= LogicTILE(01,08):RMUX57:O0 (1, 7)
      wire: LogicTILE(01,08):RMUX57 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,08):RMUX57:I1 <= LogicTILE(00,08):OMUX27:O0 (1, 8)
      wire: LogicTILE(00,08):OMUX27 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,08):OMUX27:I0 <= LogicTILE(00,08):alta_slice09:LutOut (0, 8)
      wire: LogicTILE(00,08):alta_slice09:LutOut (curr 0 hist 1.000000 share 2)
Routing arc 2 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_' (0, 7) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(00,08):OMUX27 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX57 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX45 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX76 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):IMUX16 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_slice04:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_' (0, 7) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(00,08):OMUX27 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX57 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX45 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX76 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):IMUX32 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_slice08:A (curr 0 hist 1.000000)
Routing net 'ctr[15]'...
Routing arc 0 of net 'ctr[15]' (1, 8) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX01 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice00:D (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[15]' (1, 8) -> (1, 8)
   Routed (explored 647 wires):       wire: LogicTILE(01,08):alta_slice09:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice09:D <= LogicTILE(01,08):IMUX39:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX39:I13 <= LogicTILE(01,08):RMUX17:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX17 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX17:I0 <= LogicTILE(01,08):OMUX02:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX02:I1 <= LogicTILE(01,08):alta_slice00:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice00:Q (curr 0 hist 1.000000 share 2)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_' (1, 7) -> (2, 8)
   Routed (explored 4602 wires):       wire: LogicTILE(02,08):alta_slice03:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice03:A <= LogicTILE(02,08):IMUX12:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX12 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX12:I15 <= LogicTILE(02,08):RMUX28:O0 (2, 8)
      wire: LogicTILE(02,08):RMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):RMUX28:I13 <= LogicTILE(02,07):RMUX09:O0 (2, 8)
      wire: LogicTILE(02,07):RMUX09 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):RMUX09:I0 <= LogicTILE(01,07):OMUX00:O0 (2, 7)
      wire: LogicTILE(01,07):OMUX00 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX00:I0 <= LogicTILE(01,07):alta_slice00:LutOut (1, 7)
      wire: LogicTILE(01,07):alta_slice00:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_' (1, 7) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX09 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX32 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice08:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_' (1, 7) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX09 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice07:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_' (1, 7) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX09 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX28 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX20 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice05:A (curr 0 hist 1.000000)
Routing net 'ctr[21]'...
Routing arc 0 of net 'ctr[21]' (0, 8) -> (0, 8)
   Routed (explored 355 wires):       wire: LogicTILE(00,08):alta_slice08:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice08:D <= LogicTILE(00,08):IMUX35:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX35:I4 <= LogicTILE(00,08):OMUX25:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX25:I1 <= LogicTILE(00,08):alta_slice08:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice08:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[21]' (0, 8) -> (0, 8)
   Routed (explored 586 wires):       wire: LogicTILE(00,08):alta_slice06:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice06:D <= LogicTILE(00,08):IMUX27:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX27 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX27:I22 <= LogicTILE(00,08):RMUX71:O0 (0, 8)
      wire: LogicTILE(00,08):RMUX71 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX71:I0 <= LogicTILE(00,08):OMUX26:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX26 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX26:I1 <= LogicTILE(00,08):alta_slice08:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice08:Q (curr 0 hist 1.000000 share 2)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_' (0, 8) -> (2, 8)
   Routed (explored 3525 wires):       wire: LogicTILE(02,08):alta_slice11:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice11:A <= LogicTILE(02,08):IMUX44:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX44 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX44:I24 <= LogicTILE(02,08):RMUX82:O0 (2, 8)
      wire: LogicTILE(02,08):RMUX82 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):RMUX82:I9 <= LogicTILE(01,08):RMUX45:O0 (2, 8)
      wire: LogicTILE(01,08):RMUX45 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX45:I2 <= LogicTILE(00,08):OMUX18:O0 (1, 8)
      wire: LogicTILE(00,08):OMUX18 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX18:I0 <= LogicTILE(00,08):alta_slice06:LutOut (0, 8)
      wire: LogicTILE(00,08):alta_slice06:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_' (0, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(00,08):OMUX18 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX45 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX82 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX16 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice04:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_' (0, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(00,08):OMUX18 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX45 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX82 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX56 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice14:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_' (0, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(00,08):OMUX18 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX45 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):RMUX82 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX60 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice15:A (curr 0 hist 1.000000)
Routing net 'ctr[14]'...
Routing arc 0 of net 'ctr[14]' (1, 8) -> (1, 8)
   Routed (explored 710 wires):       wire: LogicTILE(01,08):alta_slice11:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice11:C <= LogicTILE(01,08):IMUX46:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX46 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX46:I6 <= LogicTILE(01,08):OMUX34:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX34:I1 <= LogicTILE(01,08):alta_slice11:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice11:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[14]' (1, 8) -> (1, 8)
   Routed (explored 1450 wires):       wire: LogicTILE(01,08):alta_slice00:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice00:C <= LogicTILE(01,08):IMUX02:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX02:I22 <= LogicTILE(01,08):RMUX70:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX70 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX70:I3 <= LogicTILE(01,08):OMUX35:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX35 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX35:I1 <= LogicTILE(01,08):alta_slice11:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice11:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[14]' (1, 8) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX35 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):RMUX70 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX38 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice09:C (curr 0 hist 1.000000)
Routing net 'ctr[19]'...
Routing arc 0 of net 'ctr[19]' (0, 8) -> (0, 8)
   Routed (explored 891 wires):       wire: LogicTILE(00,08):alta_slice13:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice13:B <= LogicTILE(00,08):IMUX53:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX53 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX53:I7 <= LogicTILE(00,08):OMUX40:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX40 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX40:I1 <= LogicTILE(00,08):alta_slice13:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice13:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[19]' (0, 8) -> (0, 8)
   Routed (explored 890 wires):       wire: LogicTILE(00,08):alta_slice15:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice15:B <= LogicTILE(00,08):IMUX61:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX61 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX61:I6 <= LogicTILE(00,08):OMUX40:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX40 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,08):OMUX40:I1 <= LogicTILE(00,08):alta_slice13:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice13:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[19]' (0, 8) -> (0, 8)
   Routed (explored 910 wires):       wire: LogicTILE(00,08):alta_slice08:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice08:B <= LogicTILE(00,08):IMUX33:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX33 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX33:I7 <= LogicTILE(00,08):OMUX40:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX40 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(00,08):OMUX40:I1 <= LogicTILE(00,08):alta_slice13:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice13:Q (curr 0 hist 1.000000 share 3)
Routing arc 3 of net 'ctr[19]' (0, 8) -> (0, 8)
   Routed (explored 891 wires):       wire: LogicTILE(00,08):alta_slice06:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice06:B <= LogicTILE(00,08):IMUX25:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX25:I7 <= LogicTILE(00,08):OMUX40:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX40 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(00,08):OMUX40:I1 <= LogicTILE(00,08):alta_slice13:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice13:Q (curr 0 hist 1.000000 share 4)
Routing net 'ctr[27]'...
Routing arc 0 of net 'ctr[27]' (0, 8) -> (0, 8)
   Routed (explored 345 wires):       wire: LogicTILE(00,08):alta_slice14:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice14:D <= LogicTILE(00,08):IMUX59:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX59 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX59:I7 <= LogicTILE(00,08):OMUX43:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX43 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX43:I1 <= LogicTILE(00,08):alta_slice14:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice14:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[27]' (0, 8) -> (0, 8)
   Routed (explored 632 wires):       wire: LogicTILE(00,08):alta_slice09:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice09:D <= LogicTILE(00,08):IMUX39:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX39 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX39:I24 <= LogicTILE(00,08):RMUX83:O0 (0, 8)
      wire: LogicTILE(00,08):RMUX83 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX83:I2 <= LogicTILE(00,08):OMUX44:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX44 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX44:I1 <= LogicTILE(00,08):alta_slice14:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice14:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[27]' (0, 8) -> (0, 9)
   Routed (explored 474 wires):       wire: IOTILE(00,09):IOMUX00 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(00,09):IOMUX00:I1 <= IOTILE(00,09):RMUX04:O0 (0, 9)
      wire: IOTILE(00,09):RMUX04 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(00,09):RMUX04:I2 <= LogicTILE(00,08):RMUX75:O0 (0, 9)
      wire: LogicTILE(00,08):RMUX75 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX75:I2 <= LogicTILE(00,08):OMUX44:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX44 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,08):OMUX44:I1 <= LogicTILE(00,08):alta_slice14:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice14:Q (curr 0 hist 1.000000 share 3)
Routing net 'ctr[9]'...
Routing arc 0 of net 'ctr[9]' (2, 8) -> (2, 8)
   Routed (explored 432 wires):       wire: LogicTILE(02,08):alta_slice07:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice07:D <= LogicTILE(02,08):IMUX31:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX31:I4 <= LogicTILE(02,08):OMUX22:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX22 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):OMUX22:I1 <= LogicTILE(02,08):alta_slice07:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice07:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[9]' (2, 8) -> (2, 8)
   Routed (explored 442 wires):       wire: LogicTILE(02,08):alta_slice05:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice05:D <= LogicTILE(02,08):IMUX23:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX23 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX23:I4 <= LogicTILE(02,08):OMUX22:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX22 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(02,08):OMUX22:I1 <= LogicTILE(02,08):alta_slice07:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice07:Q (curr 0 hist 1.000000 share 2)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_' (1, 8) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX07 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX60 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice15:A (curr 0 hist 1.000000)
Routing arc 1 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_' (1, 8) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX07 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX44 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice11:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_' (1, 8) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX07 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice00:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_' (1, 8) -> (1, 8)
   Routed (backwards):       wire: LogicTILE(01,08):OMUX07 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):IMUX36 (curr 0 hist 1.000000)
      wire: LogicTILE(01,08):alta_slice09:A (curr 0 hist 1.000000)
Routing net 'ctr[22]'...
Routing arc 0 of net 'ctr[22]' (2, 8) -> (2, 8)
   Routed (explored 1107 wires):       wire: LogicTILE(02,08):alta_slice11:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice11:B <= LogicTILE(02,08):IMUX45:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX45 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX45:I6 <= LogicTILE(02,08):OMUX34:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):OMUX34:I1 <= LogicTILE(02,08):alta_slice11:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice11:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[22]' (2, 8) -> (2, 8)
   Routed (explored 1113 wires):       wire: LogicTILE(02,08):alta_slice04:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice04:B <= LogicTILE(02,08):IMUX17:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX17 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX17:I6 <= LogicTILE(02,08):OMUX34:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX34 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(02,08):OMUX34:I1 <= LogicTILE(02,08):alta_slice11:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice11:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[22]' (2, 8) -> (2, 8)
   Routed (explored 1113 wires):       wire: LogicTILE(02,08):alta_slice14:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice14:B <= LogicTILE(02,08):IMUX57:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX57 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX57:I5 <= LogicTILE(02,08):OMUX34:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX34 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(02,08):OMUX34:I1 <= LogicTILE(02,08):alta_slice11:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice11:Q (curr 0 hist 1.000000 share 3)
Routing arc 3 of net 'ctr[22]' (2, 8) -> (2, 8)
   Routed (explored 1113 wires):       wire: LogicTILE(02,08):alta_slice15:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):alta_slice15:B <= LogicTILE(02,08):IMUX61:O0 (2, 8)
      wire: LogicTILE(02,08):IMUX61 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,08):IMUX61:I5 <= LogicTILE(02,08):OMUX34:O0 (2, 8)
      wire: LogicTILE(02,08):OMUX34 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(02,08):OMUX34:I1 <= LogicTILE(02,08):alta_slice11:Q (2, 8)
      wire: LogicTILE(02,08):alta_slice11:Q (curr 0 hist 1.000000 share 4)
Routing net 'ctr[2]'...
Routing arc 0 of net 'ctr[2]' (1, 7) -> (1, 7)
   Routed (explored 681 wires):       wire: LogicTILE(01,07):alta_slice12:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice12:C <= LogicTILE(01,07):IMUX50:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX50 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX50:I6 <= LogicTILE(01,07):OMUX37:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX37 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX37:I1 <= LogicTILE(01,07):alta_slice12:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice12:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[2]' (1, 7) -> (1, 7)
   Routed (explored 680 wires):       wire: LogicTILE(01,07):alta_slice11:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice11:C <= LogicTILE(01,07):IMUX46:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX46 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX46:I7 <= LogicTILE(01,07):OMUX37:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX37 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(01,07):OMUX37:I1 <= LogicTILE(01,07):alta_slice12:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice12:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[2]' (1, 7) -> (1, 7)
   Routed (explored 683 wires):       wire: LogicTILE(01,07):alta_slice09:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice09:C <= LogicTILE(01,07):IMUX38:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX38 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX38:I7 <= LogicTILE(01,07):OMUX37:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX37 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(01,07):OMUX37:I1 <= LogicTILE(01,07):alta_slice12:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice12:Q (curr 0 hist 1.000000 share 3)
Routing net 'ctr[6]'...
Routing arc 0 of net 'ctr[6]' (1, 7) -> (1, 7)
   Routed (explored 415 wires):       wire: LogicTILE(01,07):alta_slice10:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice10:D <= LogicTILE(01,07):IMUX43:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX43 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX43:I5 <= LogicTILE(01,07):OMUX31:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX31 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX31:I1 <= LogicTILE(01,07):alta_slice10:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice10:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[6]' (1, 7) -> (1, 7)
   Routed (explored 824 wires):       wire: LogicTILE(01,07):alta_slice00:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice00:D <= LogicTILE(01,07):IMUX03:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX03 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX03:I19 <= LogicTILE(01,07):RMUX53:O0 (1, 7)
      wire: LogicTILE(01,07):RMUX53 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX53:I2 <= LogicTILE(01,07):OMUX32:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX32 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX32:I1 <= LogicTILE(01,07):alta_slice10:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice10:Q (curr 0 hist 1.000000 share 2)
Routing net 'ctr[17]'...
Routing arc 0 of net 'ctr[17]' (0, 7) -> (0, 7)
   Routed (explored 685 wires):       wire: LogicTILE(00,07):alta_slice09:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice09:C <= LogicTILE(00,07):IMUX38:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX38 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX38:I5 <= LogicTILE(00,07):OMUX28:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX28 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):OMUX28:I1 <= LogicTILE(00,07):alta_slice09:Q (0, 7)
      wire: LogicTILE(00,07):alta_slice09:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[17]' (0, 7) -> (0, 7)
   Routed (explored 1810 wires):       wire: LogicTILE(00,07):alta_slice03:C (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):alta_slice03:C <= LogicTILE(00,07):IMUX14:O0 (0, 7)
      wire: LogicTILE(00,07):IMUX14 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):IMUX14:I20 <= LogicTILE(00,07):RMUX58:O0 (0, 7)
      wire: LogicTILE(00,07):RMUX58 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):RMUX58:I1 <= LogicTILE(00,07):OMUX29:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX29 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):OMUX29:I1 <= LogicTILE(00,07):alta_slice09:Q (0, 7)
      wire: LogicTILE(00,07):alta_slice09:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[17]' (0, 7) -> (0, 7)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX58 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):IMUX30 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):alta_slice07:C (curr 0 hist 1.000000)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_' (1, 7) -> (1, 7)
   Routed (explored 2139 wires):       wire: LogicTILE(01,07):alta_slice06:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):alta_slice06:A <= LogicTILE(01,07):IMUX24:O0 (1, 7)
      wire: LogicTILE(01,07):IMUX24 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):IMUX24:I19 <= LogicTILE(01,07):RMUX52:O0 (1, 7)
      wire: LogicTILE(01,07):RMUX52 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX52:I1 <= LogicTILE(01,07):OMUX29:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX29 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX29:I0 <= LogicTILE(01,07):alta_slice09:LutOut (1, 7)
      wire: LogicTILE(01,07):alta_slice09:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX52 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX12 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice03:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX52 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX40 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice10:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX29 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):RMUX52 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX00 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice00:A (curr 0 hist 1.000000)
Routing net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_'...
Routing arc 0 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_' (0, 7) -> (0, 8)
   Routed (explored 3151 wires):       wire: LogicTILE(00,08):alta_slice13:A (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice13:A <= LogicTILE(00,08):IMUX52:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX52 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX52:I13 <= LogicTILE(00,08):RMUX16:O0 (0, 8)
      wire: LogicTILE(00,08):RMUX16 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):RMUX16:I13 <= LogicTILE(00,07):RMUX25:O0 (0, 8)
      wire: LogicTILE(00,07):RMUX25 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):RMUX25:I3 <= LogicTILE(00,07):OMUX23:O0 (0, 7)
      wire: LogicTILE(00,07):OMUX23 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,07):OMUX23:I0 <= LogicTILE(00,07):alta_slice07:LutOut (0, 7)
      wire: LogicTILE(00,07):alta_slice07:LutOut (curr 0 hist 1.000000 share 1)
Routing arc 1 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_' (0, 7) -> (0, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX23 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX16 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX60 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice15:A (curr 0 hist 1.000000)
Routing arc 2 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_' (0, 7) -> (0, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX23 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX16 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX32 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice08:A (curr 0 hist 1.000000)
Routing arc 3 of net '$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_' (0, 7) -> (0, 8)
   Routed (backwards):       wire: LogicTILE(00,07):OMUX23 (curr 0 hist 1.000000)
      wire: LogicTILE(00,07):RMUX25 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):RMUX16 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):IMUX24 (curr 0 hist 1.000000)
      wire: LogicTILE(00,08):alta_slice06:A (curr 0 hist 1.000000)
Routing net 'ctr[23]'...
Routing arc 0 of net 'ctr[23]' (2, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX18 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice04:C (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[23]' (2, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX58 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice14:C (curr 0 hist 1.000000)
Routing arc 2 of net 'ctr[23]' (2, 8) -> (2, 8)
   Routed (backwards):       wire: LogicTILE(02,08):OMUX13 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):IMUX62 (curr 0 hist 1.000000)
      wire: LogicTILE(02,08):alta_slice15:C (curr 0 hist 1.000000)
Routing net 'ctr[12]'...
Routing arc 0 of net 'ctr[12]' (1, 8) -> (1, 8)
   Routed (explored 318 wires):       wire: LogicTILE(01,08):alta_slice12:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice12:D <= LogicTILE(01,08):IMUX51:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX51 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX51:I6 <= LogicTILE(01,08):OMUX37:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX37 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX37:I1 <= LogicTILE(01,08):alta_slice12:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice12:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[12]' (1, 8) -> (1, 8)
   Routed (explored 569 wires):       wire: LogicTILE(01,08):alta_slice02:D (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):alta_slice02:D <= LogicTILE(01,08):IMUX11:O0 (1, 8)
      wire: LogicTILE(01,08):IMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):IMUX11:I26 <= LogicTILE(01,08):RMUX95:O0 (1, 8)
      wire: LogicTILE(01,08):RMUX95 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX95:I0 <= LogicTILE(01,08):OMUX38:O0 (1, 8)
      wire: LogicTILE(01,08):OMUX38 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):OMUX38:I1 <= LogicTILE(01,08):alta_slice12:Q (1, 8)
      wire: LogicTILE(01,08):alta_slice12:Q (curr 0 hist 1.000000 share 2)
Routing net 'ctr[25]'...
Routing arc 0 of net 'ctr[25]' (0, 8) -> (0, 8)
   Routed (explored 895 wires):       wire: LogicTILE(00,08):alta_slice11:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice11:B <= LogicTILE(00,08):IMUX45:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX45 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX45:I6 <= LogicTILE(00,08):OMUX34:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX34 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX34:I1 <= LogicTILE(00,08):alta_slice11:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice11:Q (curr 0 hist 1.000000 share 1)
Routing arc 1 of net 'ctr[25]' (0, 8) -> (0, 8)
   Routed (explored 895 wires):       wire: LogicTILE(00,08):alta_slice01:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice01:B <= LogicTILE(00,08):IMUX05:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX05 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX05:I6 <= LogicTILE(00,08):OMUX34:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX34 (curr 0 hist 1.000000 share 2)
         pip: LogicTILE(00,08):OMUX34:I1 <= LogicTILE(00,08):alta_slice11:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice11:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[25]' (0, 8) -> (0, 8)
   Routed (explored 892 wires):       wire: LogicTILE(00,08):alta_slice14:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice14:B <= LogicTILE(00,08):IMUX57:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX57 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX57:I5 <= LogicTILE(00,08):OMUX34:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX34 (curr 0 hist 1.000000 share 3)
         pip: LogicTILE(00,08):OMUX34:I1 <= LogicTILE(00,08):alta_slice11:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice11:Q (curr 0 hist 1.000000 share 3)
Routing arc 3 of net 'ctr[25]' (0, 8) -> (0, 8)
   Routed (explored 894 wires):       wire: LogicTILE(00,08):alta_slice09:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):alta_slice09:B <= LogicTILE(00,08):IMUX37:O0 (0, 8)
      wire: LogicTILE(00,08):IMUX37 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):IMUX37:I6 <= LogicTILE(00,08):OMUX34:O0 (0, 8)
      wire: LogicTILE(00,08):OMUX34 (curr 0 hist 1.000000 share 4)
         pip: LogicTILE(00,08):OMUX34:I1 <= LogicTILE(00,08):alta_slice11:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice11:Q (curr 0 hist 1.000000 share 4)
Routing arc 4 of net 'ctr[25]' (0, 8) -> (1, 9)
   Routed (explored 401 wires):       wire: IOTILE(01,09):IOMUX03 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(01,09):IOMUX03:I7 <= IOTILE(01,09):RMUX28:O0 (1, 9)
      wire: IOTILE(01,09):RMUX28 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(01,09):RMUX28:I2 <= LogicTILE(01,08):RMUX69:O0 (1, 9)
      wire: LogicTILE(01,08):RMUX69 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,08):RMUX69:I3 <= LogicTILE(00,08):OMUX33:O0 (1, 8)
      wire: LogicTILE(00,08):OMUX33 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(00,08):OMUX33:I1 <= LogicTILE(00,08):alta_slice11:Q (0, 8)
      wire: LogicTILE(00,08):alta_slice11:Q (curr 0 hist 1.000000 share 5)
Routing net 'ctr[28]'...
Routing arc 0 of net 'ctr[28]' (1, 7) -> (1, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX04 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):IMUX05 (curr 0 hist 1.000000)
      wire: LogicTILE(01,07):alta_slice01:B (curr 0 hist 1.000000)
Routing arc 1 of net 'ctr[28]' (1, 7) -> (2, 7)
   Routed (explored 2442 wires):       wire: LogicTILE(02,07):alta_slice13:B (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):alta_slice13:B <= LogicTILE(02,07):IMUX53:O0 (2, 7)
      wire: LogicTILE(02,07):IMUX53 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):IMUX53:I12 <= LogicTILE(02,07):RMUX11:O0 (2, 7)
      wire: LogicTILE(02,07):RMUX11 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(02,07):RMUX11:I1 <= LogicTILE(01,07):OMUX03:O0 (2, 7)
      wire: LogicTILE(01,07):OMUX03 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX03:I1 <= LogicTILE(01,07):alta_slice01:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice01:Q (curr 0 hist 1.000000 share 2)
Routing arc 2 of net 'ctr[28]' (1, 7) -> (2, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):IMUX17 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_slice04:B (curr 0 hist 1.000000)
Routing arc 3 of net 'ctr[28]' (1, 7) -> (2, 7)
   Routed (backwards):       wire: LogicTILE(01,07):OMUX03 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):RMUX11 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):IMUX33 (curr 0 hist 1.000000)
      wire: LogicTILE(02,07):alta_slice08:B (curr 0 hist 1.000000)
Routing arc 4 of net 'ctr[28]' (1, 7) -> (1, 9)
   Routed (explored 396 wires):       wire: IOTILE(01,09):IOMUX01 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(01,09):IOMUX01:I0 <= IOTILE(01,09):RMUX00:O0 (1, 9)
      wire: IOTILE(01,09):RMUX00 (curr 0 hist 1.000000 share 1)
         pip: IOTILE(01,09):RMUX00:I5 <= LogicTILE(01,07):RMUX02:O0 (1, 9)
      wire: LogicTILE(01,07):RMUX02 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):RMUX02:I1 <= LogicTILE(01,07):OMUX05:O0 (1, 7)
      wire: LogicTILE(01,07):OMUX05 (curr 0 hist 1.000000 share 1)
         pip: LogicTILE(01,07):OMUX05:I1 <= LogicTILE(01,07):alta_slice01:Q (1, 7)
      wire: LogicTILE(01,07):alta_slice01:Q (curr 0 hist 1.000000 share 5)
Info:     iter=1 wires=615 overused=0 overuse=0 archfail=0
Info: Router2 time 0.45s
Info: Running router1 to check that route is legal...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 0 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:          0 |        0          0 |    0     0 |         0|       0.00       0.00|
Info: Routing complete.
Info: Router1 time 0.00s
checking net ctr[31]
  driver: LogicTILE(02,04):alta_slice04:Q
    -> LogicTILE(02,04):OMUX13
      -> LogicTILE(02,04):IMUX17
        -> LogicTILE(02,04):alta_slice04:B
          => sink 0
    -> LogicTILE(02,04):OMUX14
      -> LogicTILE(02,04):RMUX37
        -> IOTILE(02,01):RMUX16
          -> IOTILE(02,01):IOMUX02
            => sink 1
  no dangling wires.
checking net ctr[0]
  driver: LogicTILE(01,08):alta_slice04:Q
    -> LogicTILE(01,08):OMUX14
      -> LogicTILE(01,08):RMUX37
        -> LogicTILE(01,07):RMUX64
          -> LogicTILE(01,07):IMUX48
            -> LogicTILE(01,07):alta_slice12:A
              => sink 1
          -> LogicTILE(01,07):IMUX28
            -> LogicTILE(01,07):alta_slice07:A
              => sink 0
          -> LogicTILE(01,07):IMUX36
            -> LogicTILE(01,07):alta_slice09:A
              => sink 3
          -> LogicTILE(01,07):IMUX44
            -> LogicTILE(01,07):alta_slice11:A
              => sink 2
    -> LogicTILE(01,08):OMUX13
      -> LogicTILE(01,08):IMUX16
        -> LogicTILE(01,08):alta_slice04:A
          => sink 4
  no dangling wires.
checking net ctr[28]
  driver: LogicTILE(01,07):alta_slice01:Q
    -> LogicTILE(01,07):OMUX04
      -> LogicTILE(01,07):IMUX05
        -> LogicTILE(01,07):alta_slice01:B
          => sink 0
    -> LogicTILE(01,07):OMUX05
      -> LogicTILE(01,07):RMUX02
        -> IOTILE(01,09):RMUX00
          -> IOTILE(01,09):IOMUX01
            => sink 4
    -> LogicTILE(01,07):OMUX03
      -> LogicTILE(02,07):RMUX11
        -> LogicTILE(02,07):IMUX53
          -> LogicTILE(02,07):alta_slice13:B
            => sink 1
        -> LogicTILE(02,07):IMUX17
          -> LogicTILE(02,07):alta_slice04:B
            => sink 2
        -> LogicTILE(02,07):IMUX33
          -> LogicTILE(02,07):alta_slice08:B
            => sink 3
  no dangling wires.
checking net ctr[27]
  driver: LogicTILE(00,08):alta_slice14:Q
    -> LogicTILE(00,08):OMUX43
      -> LogicTILE(00,08):IMUX59
        -> LogicTILE(00,08):alta_slice14:D
          => sink 0
    -> LogicTILE(00,08):OMUX44
      -> LogicTILE(00,08):RMUX83
        -> LogicTILE(00,08):IMUX39
          -> LogicTILE(00,08):alta_slice09:D
            => sink 1
      -> LogicTILE(00,08):RMUX75
        -> IOTILE(00,09):RMUX04
          -> IOTILE(00,09):IOMUX00
            => sink 2
  no dangling wires.
checking net ctr[26]
  driver: LogicTILE(00,08):alta_slice01:Q
    -> LogicTILE(00,08):OMUX04
      -> LogicTILE(00,08):IMUX06
        -> LogicTILE(00,08):alta_slice01:C
          => sink 0
    -> LogicTILE(00,08):OMUX05
      -> LogicTILE(00,08):RMUX19
        -> IOTILE(00,09):RMUX24
          -> IOTILE(00,09):IOMUX02
            => sink 3
      -> LogicTILE(00,08):RMUX10
        -> LogicTILE(00,08):IMUX58
          -> LogicTILE(00,08):alta_slice14:C
            => sink 1
        -> LogicTILE(00,08):IMUX38
          -> LogicTILE(00,08):alta_slice09:C
            => sink 2
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_
  driver: LogicTILE(02,08):alta_slice15:LutOut
    -> LogicTILE(02,08):OMUX47
      -> LogicTILE(02,08):RMUX79
        -> LogicTILE(00,08):RMUX46
          -> LogicTILE(00,08):IMUX44
            -> LogicTILE(00,08):alta_slice11:A
              => sink 0
          -> LogicTILE(00,08):IMUX04
            -> LogicTILE(00,08):alta_slice01:A
              => sink 1
          -> LogicTILE(00,08):IMUX56
            -> LogicTILE(00,08):alta_slice14:A
              => sink 2
          -> LogicTILE(00,08):IMUX36
            -> LogicTILE(00,08):alta_slice09:A
              => sink 3
  no dangling wires.
checking net ctr[24]
  driver: LogicTILE(02,08):alta_slice14:Q
    -> LogicTILE(02,08):OMUX43
      -> LogicTILE(02,08):IMUX59
        -> LogicTILE(02,08):alta_slice14:D
          => sink 0
      -> LogicTILE(02,08):IMUX63
        -> LogicTILE(02,08):alta_slice15:D
          => sink 1
    -> LogicTILE(02,08):OMUX44
      -> LogicTILE(02,08):RMUX92
        -> IOTILE(02,09):RMUX24
          -> IOTILE(02,09):IOMUX00
            => sink 2
  no dangling wires.
checking net ctr[23]
  driver: LogicTILE(02,08):alta_slice04:Q
    -> LogicTILE(02,08):OMUX13
      -> LogicTILE(02,08):IMUX18
        -> LogicTILE(02,08):alta_slice04:C
          => sink 0
      -> LogicTILE(02,08):IMUX62
        -> LogicTILE(02,08):alta_slice15:C
          => sink 2
      -> LogicTILE(02,08):IMUX58
        -> LogicTILE(02,08):alta_slice14:C
          => sink 1
  no dangling wires.
checking net ctr[22]
  driver: LogicTILE(02,08):alta_slice11:Q
    -> LogicTILE(02,08):OMUX34
      -> LogicTILE(02,08):IMUX57
        -> LogicTILE(02,08):alta_slice14:B
          => sink 2
      -> LogicTILE(02,08):IMUX45
        -> LogicTILE(02,08):alta_slice11:B
          => sink 0
      -> LogicTILE(02,08):IMUX17
        -> LogicTILE(02,08):alta_slice04:B
          => sink 1
      -> LogicTILE(02,08):IMUX61
        -> LogicTILE(02,08):alta_slice15:B
          => sink 3
  no dangling wires.
checking net ctr[21]
  driver: LogicTILE(00,08):alta_slice08:Q
    -> LogicTILE(00,08):OMUX25
      -> LogicTILE(00,08):IMUX35
        -> LogicTILE(00,08):alta_slice08:D
          => sink 0
    -> LogicTILE(00,08):OMUX26
      -> LogicTILE(00,08):RMUX71
        -> LogicTILE(00,08):IMUX27
          -> LogicTILE(00,08):alta_slice06:D
            => sink 1
  no dangling wires.
checking net ctr[20]
  driver: LogicTILE(00,08):alta_slice15:Q
    -> LogicTILE(00,08):OMUX47
      -> LogicTILE(00,08):RMUX94
        -> LogicTILE(00,08):IMUX34
          -> LogicTILE(00,08):alta_slice08:C
            => sink 1
        -> LogicTILE(00,08):IMUX26
          -> LogicTILE(00,08):alta_slice06:C
            => sink 2
    -> LogicTILE(00,08):OMUX46
      -> LogicTILE(00,08):IMUX62
        -> LogicTILE(00,08):alta_slice15:C
          => sink 0
  no dangling wires.
checking net ctr[19]
  driver: LogicTILE(00,08):alta_slice13:Q
    -> LogicTILE(00,08):OMUX40
      -> LogicTILE(00,08):IMUX53
        -> LogicTILE(00,08):alta_slice13:B
          => sink 0
      -> LogicTILE(00,08):IMUX25
        -> LogicTILE(00,08):alta_slice06:B
          => sink 3
      -> LogicTILE(00,08):IMUX61
        -> LogicTILE(00,08):alta_slice15:B
          => sink 1
      -> LogicTILE(00,08):IMUX33
        -> LogicTILE(00,08):alta_slice08:B
          => sink 2
  no dangling wires.
checking net ctr[18]
  driver: LogicTILE(00,07):alta_slice03:Q
    -> LogicTILE(00,07):OMUX10
      -> LogicTILE(00,07):IMUX15
        -> LogicTILE(00,07):alta_slice03:D
          => sink 0
      -> LogicTILE(00,07):IMUX31
        -> LogicTILE(00,07):alta_slice07:D
          => sink 1
  no dangling wires.
checking net ctr[17]
  driver: LogicTILE(00,07):alta_slice09:Q
    -> LogicTILE(00,07):OMUX28
      -> LogicTILE(00,07):IMUX38
        -> LogicTILE(00,07):alta_slice09:C
          => sink 0
    -> LogicTILE(00,07):OMUX29
      -> LogicTILE(00,07):RMUX58
        -> LogicTILE(00,07):IMUX14
          -> LogicTILE(00,07):alta_slice03:C
            => sink 1
        -> LogicTILE(00,07):IMUX30
          -> LogicTILE(00,07):alta_slice07:C
            => sink 2
  no dangling wires.
checking net ctr[16]
  driver: LogicTILE(00,07):alta_slice11:Q
    -> LogicTILE(00,07):OMUX34
      -> LogicTILE(00,07):IMUX45
        -> LogicTILE(00,07):alta_slice11:B
          => sink 0
      -> LogicTILE(00,07):IMUX29
        -> LogicTILE(00,07):alta_slice07:B
          => sink 3
      -> LogicTILE(00,07):IMUX37
        -> LogicTILE(00,07):alta_slice09:B
          => sink 1
      -> LogicTILE(00,07):IMUX13
        -> LogicTILE(00,07):alta_slice03:B
          => sink 2
  no dangling wires.
checking net ctr[29]
  driver: LogicTILE(02,07):alta_slice13:Q
    -> LogicTILE(02,07):OMUX39
      -> BramTILE(03,07):RMUX81
        -> LogicTILE(06,07):RMUX39
          -> IOTILE(06,09):RMUX20
            -> IOTILE(06,09):IOMUX02
              => sink 3
    -> LogicTILE(02,07):OMUX41
      -> LogicTILE(02,07):RMUX82
        -> LogicTILE(02,07):IMUX34
          -> LogicTILE(02,07):alta_slice08:C
            => sink 2
        -> LogicTILE(02,07):IMUX18
          -> LogicTILE(02,07):alta_slice04:C
            => sink 1
    -> LogicTILE(02,07):OMUX40
      -> LogicTILE(02,07):IMUX54
        -> LogicTILE(02,07):alta_slice13:C
          => sink 0
  no dangling wires.
checking net ctr[15]
  driver: LogicTILE(01,08):alta_slice00:Q
    -> LogicTILE(01,08):OMUX02
      -> LogicTILE(01,08):RMUX17
        -> LogicTILE(01,08):IMUX39
          -> LogicTILE(01,08):alta_slice09:D
            => sink 1
    -> LogicTILE(01,08):OMUX01
      -> LogicTILE(01,08):IMUX03
        -> LogicTILE(01,08):alta_slice00:D
          => sink 0
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_
  driver: LogicTILE(01,08):alta_slice02:LutOut
    -> LogicTILE(01,08):OMUX07
      -> LogicTILE(01,08):IMUX60
        -> LogicTILE(01,08):alta_slice15:A
          => sink 0
      -> LogicTILE(01,08):IMUX36
        -> LogicTILE(01,08):alta_slice09:A
          => sink 3
      -> LogicTILE(01,08):IMUX44
        -> LogicTILE(01,08):alta_slice11:A
          => sink 1
      -> LogicTILE(01,08):IMUX00
        -> LogicTILE(01,08):alta_slice00:A
          => sink 2
  no dangling wires.
checking net ctr[12]
  driver: LogicTILE(01,08):alta_slice12:Q
    -> LogicTILE(01,08):OMUX37
      -> LogicTILE(01,08):IMUX51
        -> LogicTILE(01,08):alta_slice12:D
          => sink 0
    -> LogicTILE(01,08):OMUX38
      -> LogicTILE(01,08):RMUX95
        -> LogicTILE(01,08):IMUX11
          -> LogicTILE(01,08):alta_slice02:D
            => sink 1
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_
  driver: LogicTILE(02,08):alta_slice05:LutOut
    -> LogicTILE(02,08):OMUX17
      -> LogicTILE(02,08):RMUX43
        -> LogicTILE(01,08):RMUX94
          -> LogicTILE(01,08):IMUX32
            -> LogicTILE(01,08):alta_slice08:A
              => sink 0
          -> LogicTILE(01,08):IMUX56
            -> LogicTILE(01,08):alta_slice14:A
              => sink 1
          -> LogicTILE(01,08):IMUX48
            -> LogicTILE(01,08):alta_slice12:A
              => sink 2
          -> LogicTILE(01,08):IMUX08
            -> LogicTILE(01,08):alta_slice02:A
              => sink 3
  no dangling wires.
checking net ctr[9]
  driver: LogicTILE(02,08):alta_slice07:Q
    -> LogicTILE(02,08):OMUX22
      -> LogicTILE(02,08):IMUX31
        -> LogicTILE(02,08):alta_slice07:D
          => sink 0
      -> LogicTILE(02,08):IMUX23
        -> LogicTILE(02,08):alta_slice05:D
          => sink 1
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_
  driver: LogicTILE(00,08):alta_slice09:LutOut
    -> LogicTILE(00,08):OMUX27
      -> LogicTILE(01,08):RMUX57
        -> LogicTILE(01,07):RMUX34
          -> LogicTILE(01,07):IMUX04
            -> LogicTILE(01,07):alta_slice01:A
              => sink 0
        -> LogicTILE(01,07):RMUX45
          -> LogicTILE(02,07):RMUX76
            -> LogicTILE(02,07):IMUX32
              -> LogicTILE(02,07):alta_slice08:A
                => sink 3
            -> LogicTILE(02,07):IMUX52
              -> LogicTILE(02,07):alta_slice13:A
                => sink 1
            -> LogicTILE(02,07):IMUX16
              -> LogicTILE(02,07):alta_slice04:A
                => sink 2
  no dangling wires.
checking net ctr[14]
  driver: LogicTILE(01,08):alta_slice11:Q
    -> LogicTILE(01,08):OMUX34
      -> LogicTILE(01,08):IMUX46
        -> LogicTILE(01,08):alta_slice11:C
          => sink 0
    -> LogicTILE(01,08):OMUX35
      -> LogicTILE(01,08):RMUX70
        -> LogicTILE(01,08):IMUX02
          -> LogicTILE(01,08):alta_slice00:C
            => sink 1
        -> LogicTILE(01,08):IMUX38
          -> LogicTILE(01,08):alta_slice09:C
            => sink 2
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_
  driver: LogicTILE(01,07):alta_slice00:LutOut
    -> LogicTILE(01,07):OMUX00
      -> LogicTILE(02,07):RMUX09
        -> LogicTILE(02,08):RMUX28
          -> LogicTILE(02,08):IMUX32
            -> LogicTILE(02,08):alta_slice08:A
              => sink 1
          -> LogicTILE(02,08):IMUX12
            -> LogicTILE(02,08):alta_slice03:A
              => sink 0
          -> LogicTILE(02,08):IMUX28
            -> LogicTILE(02,08):alta_slice07:A
              => sink 2
          -> LogicTILE(02,08):IMUX20
            -> LogicTILE(02,08):alta_slice05:A
              => sink 3
  no dangling wires.
checking net $PACKER_VCC_NET
  driver: LogicTILE(00,07):alta_slice12:LutOut
    -> LogicTILE(00,07):OMUX36
      -> LogicTILE(01,07):RMUX88
        -> LogicTILE(01,07):IMUX30
          -> LogicTILE(01,07):alta_slice07:C
            => sink 0
        -> LogicTILE(01,07):IMUX06
          -> LogicTILE(01,07):alta_slice01:C
            => sink 27
        -> LogicTILE(01,07):IMUX26
          -> LogicTILE(01,07):alta_slice06:C
            => sink 3
      -> LogicTILE(01,07):RMUX81
        -> LogicTILE(02,07):RMUX39
          -> LogicTILE(02,08):RMUX58
            -> LogicTILE(02,08):IMUX14
              -> LogicTILE(02,08):alta_slice03:C
                => sink 6
            -> LogicTILE(02,08):IMUX46
              -> LogicTILE(02,08):alta_slice11:C
                => sink 21
          -> LogicTILE(02,08):RMUX53
            -> LogicTILE(02,08):IMUX15
              -> LogicTILE(02,08):alta_slice03:D
                => sink 7
            -> LogicTILE(02,08):IMUX35
              -> LogicTILE(02,08):alta_slice08:D
                => sink 8
            -> LogicTILE(02,08):IMUX47
              -> LogicTILE(02,08):alta_slice11:D
                => sink 22
            -> LogicTILE(02,08):IMUX19
              -> LogicTILE(02,08):alta_slice04:D
                => sink 23
        -> LogicTILE(02,07):RMUX29
          -> LogicTILE(02,07):IMUX55
            -> LogicTILE(02,07):alta_slice13:D
              => sink 29
      -> LogicTILE(01,07):RMUX77
        -> LogicTILE(01,07):IMUX27
          -> LogicTILE(01,07):alta_slice06:D
            => sink 4
        -> LogicTILE(01,07):IMUX51
          -> LogicTILE(01,07):alta_slice12:D
            => sink 2
        -> LogicTILE(01,07):IMUX31
          -> LogicTILE(01,07):alta_slice07:D
            => sink 1
        -> LogicTILE(01,07):IMUX15
          -> LogicTILE(01,07):alta_slice03:D
            => sink 5
        -> LogicTILE(01,07):IMUX07
          -> LogicTILE(01,07):alta_slice01:D
            => sink 28
      -> LogicTILE(01,07):RMUX75
        -> LogicTILE(01,08):RMUX10
          -> LogicTILE(01,08):IMUX34
            -> LogicTILE(01,08):alta_slice08:C
              => sink 9
          -> LogicTILE(01,08):IMUX62
            -> LogicTILE(01,08):alta_slice15:C
              => sink 12
          -> LogicTILE(01,08):IMUX18
            -> LogicTILE(01,08):alta_slice04:C
              => sink 33
        -> LogicTILE(01,08):RMUX11
          -> LogicTILE(01,08):IMUX47
            -> LogicTILE(01,08):alta_slice11:D
              => sink 14
          -> LogicTILE(01,08):IMUX35
            -> LogicTILE(01,08):alta_slice08:D
              => sink 10
          -> LogicTILE(01,08):IMUX59
            -> LogicTILE(01,08):alta_slice14:D
              => sink 11
          -> LogicTILE(01,08):IMUX19
            -> LogicTILE(01,08):alta_slice04:D
              => sink 34
          -> LogicTILE(01,08):IMUX63
            -> LogicTILE(01,08):alta_slice15:D
              => sink 13
          -> LogicTILE(01,08):IMUX17
            -> LogicTILE(01,08):alta_slice04:B
              => sink 32
      -> LogicTILE(01,07):RMUX73
        -> LogicTILE(01,04):RMUX01
          -> LogicTILE(02,04):RMUX16
            -> LogicTILE(02,04):IMUX18
              -> LogicTILE(02,04):alta_slice04:C
                => sink 30
          -> LogicTILE(02,04):RMUX23
            -> LogicTILE(02,04):IMUX19
              -> LogicTILE(02,04):alta_slice04:D
                => sink 31
    -> LogicTILE(00,07):OMUX37
      -> LogicTILE(00,07):IMUX46
        -> LogicTILE(00,07):alta_slice11:C
          => sink 15
    -> LogicTILE(00,07):OMUX38
      -> LogicTILE(00,07):RMUX95
        -> LogicTILE(00,07):IMUX47
          -> LogicTILE(00,07):alta_slice11:D
            => sink 16
        -> LogicTILE(00,07):IMUX39
          -> LogicTILE(00,07):alta_slice09:D
            => sink 17
      -> LogicTILE(00,07):RMUX85
        -> LogicTILE(00,08):RMUX65
          -> LogicTILE(00,08):IMUX55
            -> LogicTILE(00,08):alta_slice13:D
              => sink 19
          -> LogicTILE(00,08):IMUX07
            -> LogicTILE(00,08):alta_slice01:D
              => sink 26
          -> LogicTILE(00,08):IMUX63
            -> LogicTILE(00,08):alta_slice15:D
              => sink 20
          -> LogicTILE(00,08):IMUX47
            -> LogicTILE(00,08):alta_slice11:D
              => sink 25
        -> LogicTILE(00,08):RMUX64
          -> LogicTILE(00,08):IMUX54
            -> LogicTILE(00,08):alta_slice13:C
              => sink 18
          -> LogicTILE(00,08):IMUX46
            -> LogicTILE(00,08):alta_slice11:C
              => sink 24
      -> LogicTILE(00,07):RMUX87
        -> LogicTILE(00,03):RMUX68
          -> LogicTILE(01,03):RMUX74
            -> LogicTILE(05,03):RMUX08
              -> LogicTILE(09,03):RMUX37
                -> LogicTILE(09,01):RMUX49
                  -> UFMTILE(08,01):BBMUXE02
                    -> UFMTILE(08,01):alta_ufm_gddd04:in
                      -> UFMTILE(08,01):alta_ufm_gddd04:out
                        -> PLLTILE(01,00):SinkMUXPseudo02
                          -> PLLTILE(01,00):alta_pllx00:clkout0en
                            => sink 35
                  -> UFMTILE(08,01):BBMUXE00
                    -> UFMTILE(08,01):alta_ufm_gddd02:in
                      -> UFMTILE(08,01):alta_ufm_gddd02:out
                        -> PLLTILE(01,00):SinkMUXPseudo00
                          -> PLLTILE(01,00):alta_pllx00:pllen
                            => sink 36
                  -> UFMTILE(08,01):BBMUXE01
                    -> UFMTILE(08,01):alta_ufm_gddd03:in
                      -> UFMTILE(08,01):alta_ufm_gddd03:out
                        -> PLLTILE(01,00):SinkMUXPseudo01
                          -> PLLTILE(01,00):alta_pllx00:resetn
                            => sink 37
  no dangling wires.
checking net ctr[6]
  driver: LogicTILE(01,07):alta_slice10:Q
    -> LogicTILE(01,07):OMUX31
      -> LogicTILE(01,07):IMUX43
        -> LogicTILE(01,07):alta_slice10:D
          => sink 0
    -> LogicTILE(01,07):OMUX32
      -> LogicTILE(01,07):RMUX53
        -> LogicTILE(01,07):IMUX03
          -> LogicTILE(01,07):alta_slice00:D
            => sink 1
  no dangling wires.
checking net ctr[13]
  driver: LogicTILE(01,08):alta_slice15:Q
    -> LogicTILE(01,08):OMUX46
      -> LogicTILE(01,08):IMUX61
        -> LogicTILE(01,08):alta_slice15:B
          => sink 0
      -> LogicTILE(01,08):IMUX45
        -> LogicTILE(01,08):alta_slice11:B
          => sink 1
      -> LogicTILE(01,08):IMUX01
        -> LogicTILE(01,08):alta_slice00:B
          => sink 2
      -> LogicTILE(01,08):IMUX37
        -> LogicTILE(01,08):alta_slice09:B
          => sink 3
  no dangling wires.
checking net clk_pll
  driver: PLLTILE(01,00):alta_pllx00:clkout0
    -> IOTILE(04,09):GclkDMUX00
      -> IOTILE(04,09):alta_io_gclk00:inclk
        -> IOTILE(04,09):alta_io_gclk00:outclk
          -> LogicTILE(00,08):SeamMUX00
            -> LogicTILE(00,08):TileClkMUX00
              -> LogicTILE(00,08):alta_clkenctrl00:ClkIn
                -> LogicTILE(00,08):alta_clkenctrl00:ClkOut
                  -> LogicTILE(00,08):ClkMUX13
                    => sink 2
                  -> LogicTILE(00,08):ClkMUX15
                    => sink 3
                  -> LogicTILE(00,08):ClkMUX08
                    => sink 4
                  -> LogicTILE(00,08):ClkMUX11
                    => sink 8
                  -> LogicTILE(00,08):ClkMUX01
                    => sink 9
                  -> LogicTILE(00,08):ClkMUX14
                    => sink 10
          -> LogicTILE(00,07):SeamMUX00
            -> LogicTILE(00,07):TileClkMUX00
              -> LogicTILE(00,07):alta_clkenctrl00:ClkIn
                -> LogicTILE(00,07):alta_clkenctrl00:ClkOut
                  -> LogicTILE(00,07):ClkMUX09
                    => sink 0
                  -> LogicTILE(00,07):ClkMUX03
                    => sink 1
                  -> LogicTILE(00,07):ClkMUX11
                    => sink 31
          -> LogicTILE(02,04):SeamMUX00
            -> LogicTILE(02,04):TileClkMUX00
              -> LogicTILE(02,04):alta_clkenctrl00:ClkIn
                -> LogicTILE(02,04):alta_clkenctrl00:ClkOut
                  -> LogicTILE(02,04):ClkMUX04
                    => sink 14
          -> LogicTILE(02,07):SeamMUX00
            -> LogicTILE(02,07):TileClkMUX00
              -> LogicTILE(02,07):alta_clkenctrl00:ClkIn
                -> LogicTILE(02,07):alta_clkenctrl00:ClkOut
                  -> LogicTILE(02,07):ClkMUX13
                    => sink 12
                  -> LogicTILE(02,07):ClkMUX04
                    => sink 13
          -> LogicTILE(02,08):SeamMUX00
            -> LogicTILE(02,08):TileClkMUX00
              -> LogicTILE(02,08):alta_clkenctrl00:ClkIn
                -> LogicTILE(02,08):alta_clkenctrl00:ClkOut
                  -> LogicTILE(02,08):ClkMUX11
                    => sink 5
                  -> LogicTILE(02,08):ClkMUX03
                    => sink 22
                  -> LogicTILE(02,08):ClkMUX14
                    => sink 7
                  -> LogicTILE(02,08):ClkMUX04
                    => sink 6
                  -> LogicTILE(02,08):ClkMUX07
                    => sink 24
                  -> LogicTILE(02,08):ClkMUX08
                    => sink 23
          -> LogicTILE(01,07):SeamMUX00
            -> LogicTILE(01,07):TileClkMUX00
              -> LogicTILE(01,07):alta_clkenctrl00:ClkIn
                -> LogicTILE(01,07):alta_clkenctrl00:ClkOut
                  -> LogicTILE(01,07):ClkMUX11
                    => sink 18
                  -> LogicTILE(01,07):ClkMUX01
                    => sink 11
                  -> LogicTILE(01,07):ClkMUX12
                    => sink 17
                  -> LogicTILE(01,07):ClkMUX07
                    => sink 16
                  -> LogicTILE(01,07):ClkMUX06
                    => sink 19
                  -> LogicTILE(01,07):ClkMUX03
                    => sink 20
                  -> LogicTILE(01,07):ClkMUX10
                    => sink 21
          -> LogicTILE(01,08):SeamMUX00
            -> LogicTILE(01,08):TileClkMUX00
              -> LogicTILE(01,08):alta_clkenctrl00:ClkIn
                -> LogicTILE(01,08):alta_clkenctrl00:ClkOut
                  -> LogicTILE(01,08):ClkMUX11
                    => sink 29
                  -> LogicTILE(01,08):ClkMUX00
                    => sink 30
                  -> LogicTILE(01,08):ClkMUX04
                    => sink 15
                  -> LogicTILE(01,08):ClkMUX15
                    => sink 28
                  -> LogicTILE(01,08):ClkMUX08
                    => sink 25
                  -> LogicTILE(01,08):ClkMUX14
                    => sink 26
                  -> LogicTILE(01,08):ClkMUX12
                    => sink 27
    -> PLLTILE(01,00):PllIntFbMUX00
      -> PLLTILE(01,00):PllClkFbMUX00
        -> PLLTILE(01,00):alta_pllx00:clkfb
          => sink 32
  no dangling wires.
checking net ctr[5]
  driver: LogicTILE(01,07):alta_slice03:Q
    -> LogicTILE(01,07):OMUX10
      -> LogicTILE(01,07):IMUX14
        -> LogicTILE(01,07):alta_slice03:C
          => sink 0
    -> LogicTILE(01,07):OMUX11
      -> LogicTILE(01,07):RMUX16
        -> LogicTILE(01,07):IMUX02
          -> LogicTILE(01,07):alta_slice00:C
            => sink 2
        -> LogicTILE(01,07):IMUX42
          -> LogicTILE(01,07):alta_slice10:C
            => sink 1
  no dangling wires.
checking net ctr[11]
  driver: LogicTILE(01,08):alta_slice14:Q
    -> LogicTILE(01,08):OMUX43
      -> LogicTILE(01,08):IMUX58
        -> LogicTILE(01,08):alta_slice14:C
          => sink 0
      -> LogicTILE(01,08):IMUX50
        -> LogicTILE(01,08):alta_slice12:C
          => sink 1
      -> LogicTILE(01,08):IMUX10
        -> LogicTILE(01,08):alta_slice02:C
          => sink 2
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_
  driver: LogicTILE(00,07):alta_slice07:LutOut
    -> LogicTILE(00,07):OMUX23
      -> LogicTILE(00,07):RMUX25
        -> LogicTILE(00,08):RMUX16
          -> LogicTILE(00,08):IMUX32
            -> LogicTILE(00,08):alta_slice08:A
              => sink 2
          -> LogicTILE(00,08):IMUX52
            -> LogicTILE(00,08):alta_slice13:A
              => sink 0
          -> LogicTILE(00,08):IMUX60
            -> LogicTILE(00,08):alta_slice15:A
              => sink 1
          -> LogicTILE(00,08):IMUX24
            -> LogicTILE(00,08):alta_slice06:A
              => sink 3
  no dangling wires.
checking net ctr[7]
  driver: LogicTILE(02,08):alta_slice03:Q
    -> LogicTILE(02,08):OMUX10
      -> LogicTILE(02,08):IMUX13
        -> LogicTILE(02,08):alta_slice03:B
          => sink 0
      -> LogicTILE(02,08):IMUX29
        -> LogicTILE(02,08):alta_slice07:B
          => sink 2
      -> LogicTILE(02,08):IMUX33
        -> LogicTILE(02,08):alta_slice08:B
          => sink 1
      -> LogicTILE(02,08):IMUX21
        -> LogicTILE(02,08):alta_slice05:B
          => sink 3
  no dangling wires.
checking net ctr[1]
  driver: LogicTILE(01,07):alta_slice07:Q
    -> LogicTILE(01,07):OMUX22
      -> LogicTILE(01,07):IMUX45
        -> LogicTILE(01,07):alta_slice11:B
          => sink 2
      -> LogicTILE(01,07):IMUX29
        -> LogicTILE(01,07):alta_slice07:B
          => sink 0
      -> LogicTILE(01,07):IMUX49
        -> LogicTILE(01,07):alta_slice12:B
          => sink 1
      -> LogicTILE(01,07):IMUX37
        -> LogicTILE(01,07):alta_slice09:B
          => sink 3
  no dangling wires.
checking net ctr[25]
  driver: LogicTILE(00,08):alta_slice11:Q
    -> LogicTILE(00,08):OMUX34
      -> LogicTILE(00,08):IMUX57
        -> LogicTILE(00,08):alta_slice14:B
          => sink 2
      -> LogicTILE(00,08):IMUX45
        -> LogicTILE(00,08):alta_slice11:B
          => sink 0
      -> LogicTILE(00,08):IMUX05
        -> LogicTILE(00,08):alta_slice01:B
          => sink 1
      -> LogicTILE(00,08):IMUX37
        -> LogicTILE(00,08):alta_slice09:B
          => sink 3
    -> LogicTILE(00,08):OMUX33
      -> LogicTILE(01,08):RMUX69
        -> IOTILE(01,09):RMUX28
          -> IOTILE(01,09):IOMUX03
            => sink 4
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[30]_new_
  driver: LogicTILE(02,07):alta_slice08:LutOut
    -> LogicTILE(02,07):OMUX26
      -> LogicTILE(02,07):RMUX67
        -> LogicTILE(02,04):RMUX94
          -> LogicTILE(02,04):IMUX16
            -> LogicTILE(02,04):alta_slice04:A
              => sink 0
  no dangling wires.
checking net ctr[2]
  driver: LogicTILE(01,07):alta_slice12:Q
    -> LogicTILE(01,07):OMUX37
      -> LogicTILE(01,07):IMUX50
        -> LogicTILE(01,07):alta_slice12:C
          => sink 0
      -> LogicTILE(01,07):IMUX46
        -> LogicTILE(01,07):alta_slice11:C
          => sink 1
      -> LogicTILE(01,07):IMUX38
        -> LogicTILE(01,07):alta_slice09:C
          => sink 2
  no dangling wires.
checking net ctr[3]
  driver: LogicTILE(01,07):alta_slice11:Q
    -> LogicTILE(01,07):OMUX34
      -> LogicTILE(01,07):IMUX39
        -> LogicTILE(01,07):alta_slice09:D
          => sink 1
      -> LogicTILE(01,07):IMUX47
        -> LogicTILE(01,07):alta_slice11:D
          => sink 0
  no dangling wires.
checking net ctr[30]
  driver: LogicTILE(02,07):alta_slice04:Q
    -> LogicTILE(02,07):OMUX13
      -> LogicTILE(02,07):IMUX19
        -> LogicTILE(02,07):alta_slice04:D
          => sink 0
    -> LogicTILE(02,07):OMUX14
      -> LogicTILE(02,07):RMUX47
        -> LogicTILE(02,07):IMUX35
          -> LogicTILE(02,07):alta_slice08:D
            => sink 1
    -> LogicTILE(02,07):OMUX12
      -> BramTILE(03,07):RMUX44
        -> BramTILE(03,03):RMUX91
          -> LogicTILE(07,03):RMUX73
            -> IOTILE(07,01):RMUX00
              -> IOTILE(07,01):IOMUX00
                => sink 2
  no dangling wires.
checking net ctr[10]
  driver: LogicTILE(01,08):alta_slice08:Q
    -> LogicTILE(01,08):OMUX26
      -> LogicTILE(01,08):RMUX71
        -> LogicTILE(01,08):IMUX49
          -> LogicTILE(01,08):alta_slice12:B
            => sink 2
        -> LogicTILE(01,08):IMUX57
          -> LogicTILE(01,08):alta_slice14:B
            => sink 1
        -> LogicTILE(01,08):IMUX09
          -> LogicTILE(01,08):alta_slice02:B
            => sink 3
    -> LogicTILE(01,08):OMUX25
      -> LogicTILE(01,08):IMUX33
        -> LogicTILE(01,08):alta_slice08:B
          => sink 0
  no dangling wires.
checking net ctr[8]
  driver: LogicTILE(02,08):alta_slice08:Q
    -> LogicTILE(02,08):OMUX25
      -> LogicTILE(02,08):IMUX30
        -> LogicTILE(02,08):alta_slice07:C
          => sink 1
      -> LogicTILE(02,08):IMUX34
        -> LogicTILE(02,08):alta_slice08:C
          => sink 0
      -> LogicTILE(02,08):IMUX22
        -> LogicTILE(02,08):alta_slice05:C
          => sink 2
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_
  driver: LogicTILE(01,08):alta_slice09:LutOut
    -> LogicTILE(01,08):OMUX29
      -> LogicTILE(01,08):RMUX67
        -> LogicTILE(01,07):RMUX72
          -> LogicTILE(00,07):IMUX44
            -> LogicTILE(00,07):alta_slice11:A
              => sink 0
          -> LogicTILE(00,07):IMUX36
            -> LogicTILE(00,07):alta_slice09:A
              => sink 1
          -> LogicTILE(00,07):IMUX28
            -> LogicTILE(00,07):alta_slice07:A
              => sink 3
          -> LogicTILE(00,07):IMUX12
            -> LogicTILE(00,07):alta_slice03:A
              => sink 2
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_
  driver: LogicTILE(00,08):alta_slice06:LutOut
    -> LogicTILE(00,08):OMUX18
      -> LogicTILE(01,08):RMUX45
        -> LogicTILE(02,08):RMUX82
          -> LogicTILE(02,08):IMUX44
            -> LogicTILE(02,08):alta_slice11:A
              => sink 0
          -> LogicTILE(02,08):IMUX56
            -> LogicTILE(02,08):alta_slice14:A
              => sink 2
          -> LogicTILE(02,08):IMUX60
            -> LogicTILE(02,08):alta_slice15:A
              => sink 3
          -> LogicTILE(02,08):IMUX16
            -> LogicTILE(02,08):alta_slice04:A
              => sink 1
  no dangling wires.
checking net $abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_
  driver: LogicTILE(01,07):alta_slice09:LutOut
    -> LogicTILE(01,07):OMUX29
      -> LogicTILE(01,07):RMUX52
        -> LogicTILE(01,07):IMUX24
          -> LogicTILE(01,07):alta_slice06:A
            => sink 0
        -> LogicTILE(01,07):IMUX00
          -> LogicTILE(01,07):alta_slice00:A
            => sink 3
        -> LogicTILE(01,07):IMUX12
          -> LogicTILE(01,07):alta_slice03:A
            => sink 1
        -> LogicTILE(01,07):IMUX40
          -> LogicTILE(01,07):alta_slice10:A
            => sink 2
  no dangling wires.
checking net ctr[4]
  driver: LogicTILE(01,07):alta_slice06:Q
    -> LogicTILE(01,07):OMUX19
      -> LogicTILE(01,07):IMUX25
        -> LogicTILE(01,07):alta_slice06:B
          => sink 0
    -> LogicTILE(01,07):OMUX20
      -> LogicTILE(01,07):RMUX35
        -> LogicTILE(01,07):IMUX01
          -> LogicTILE(01,07):alta_slice00:B
            => sink 3
        -> LogicTILE(01,07):IMUX13
          -> LogicTILE(01,07):alta_slice03:B
            => sink 1
        -> LogicTILE(01,07):IMUX41
          -> LogicTILE(01,07):alta_slice10:B
            => sink 2
  no dangling wires.
Info: Checksum: 0x69be5e51
Warning: No clocks found in design

2 warnings, 0 errors
+ yosys -p 'read_verilog -lib synth/prims.v; read_json build-blinky_int_osc_pll/pnrblinky_int_osc_pll.json; dump -o build-blinky_int_osc_pll/blinky_int_osc_pll.il; show -format png -prefix blinky_int_osc_pll; write_verilog build-blinky_int_osc_pll/blinky_int_osc_pll-post.v'

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3710 (git sha1 2116c585, clang 12.0.0 -fPIC -Os)


-- Running command `read_verilog -lib synth/prims.v; read_json build-blinky_int_osc_pll/pnrblinky_int_osc_pll.json; dump -o build-blinky_int_osc_pll/blinky_int_osc_pll.il; show -format png -prefix blinky_int_osc_pll; write_verilog build-blinky_int_osc_pll/blinky_int_osc_pll-post.v' --

1. Executing Verilog-2005 frontend: synth/prims.v
Parsing Verilog input from `synth/prims.v' to AST representation.
Generating RTLIL representation for module `\LUT'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\GENERIC_SLICE'.
Generating RTLIL representation for module `\GENERIC_IOB'.
Generating RTLIL representation for module `\GENERIC_BRAM'.
Generating RTLIL representation for module `\GENERIC_PLL'.
Generating RTLIL representation for module `\alta_boot'.
Successfully finished Verilog frontend.

2. Executing JSON frontend.
Importing module top from JSON tree.

3. Generating Graphviz representation of design.
Writing dot description to `blinky_int_osc_pll.dot'.
Dumping module top to page 1.
Exec: dot -Tpng 'blinky_int_osc_pll.dot' > 'blinky_int_osc_pll.png.new' && mv 'blinky_int_osc_pll.png.new' 'blinky_int_osc_pll.png'

4. Executing Verilog backend.
Dumping module `\top'.

End of script. Logfile hash: 03023b500e, CPU: user 0.04s system 0.01s
Yosys 0.9+3710 (git sha1 2116c585, clang 12.0.0 -fPIC -Os)
Time spent: 99% 1x show (6 sec), 0% 2x write_verilog (0 sec), ...
+ mv blinky_int_osc_pll.dot build-blinky_int_osc_pll
+ mv blinky_int_osc_pll.png build-blinky_int_osc_pll
+ mv nextpnr.fasm build-blinky_int_osc_pll/blinky_int_osc_pll.fasm
+ python3 fasm_pack.py build-blinky_int_osc_pll/blinky_int_osc_pll.fasm build-blinky_int_osc_pll/blinky_int_osc_pll.asc
Encoded key: PLL_EN_FLAG
Did not enocde key:SinkMUXPseudo01 line:P_Y00X01.SinkMUXPseudo01 = 0
Encoded key: CLK_EN1
Encoded key: PllClkFbMUX00
Encoded key: PllIntFbMUX00
Encoded key: M_G1
+ python3 ../bitstream/agm-pack.py build-blinky_int_osc_pll/blinky_int_osc_pll.asc build-blinky_int_osc_pll/blinky_int_osc_pll.bin
+ python3 ../bitstream/agm-unpack.py build-blinky_int_osc_pll/blinky_int_osc_pll.bin
+ python3 ../bitstream/agm-explain.py build-blinky_int_osc_pll/blinky_int_osc_pll-unpack.txt
+ python3 ../bitstream/agm-explain.py --output fasm build-blinky_int_osc_pll/blinky_int_osc_pll-unpack.txt
