/*
 * Generated by Bluespec Compiler, version 2022.01 (build 066c7a8)
 * 
 * On Fri Dec  2 22:41:44 PST 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkProc.h"


/* String declarations */
static std::string const __str_literal_47("", 0u);
static std::string const __str_literal_55("\n", 1u);
static std::string const __str_literal_49(" [r%d 0x%0x] = r%d", 18u);
static std::string const __str_literal_50(" r%d = [r%d 0x%0x]", 18u);
static std::string const __str_literal_53(" r%d = r%d ", 11u);
static std::string const __str_literal_52(" r%d = r%d r%d", 14u);
static std::string const __str_literal_48(" r%d csr0x%0x r%d", 17u);
static std::string const __str_literal_51(" r%d r%d 0x%0x", 14u);
static std::string const __str_literal_54("0x%0x", 5u);
static std::string const __str_literal_56("ERROR: Executing NoPermission instruction. Exiting\n",
					  51u);
static std::string const __str_literal_59("STARTING AT PC: %h", 18u);
static std::string const __str_literal_58("System call. Enter Trap", 23u);
static std::string const __str_literal_11("Unsupported", 11u);
static std::string const __str_literal_57("Unsupported instruction. Enter Trap", 35u);
static std::string const __str_literal_12("add", 3u);
static std::string const __str_literal_2("addi", 4u);
static std::string const __str_literal_16("and", 3u);
static std::string const __str_literal_5("andi", 4u);
static std::string const __str_literal_24("auipc r%d 0x%0x", 15u);
static std::string const __str_literal_27("beq", 3u);
static std::string const __str_literal_31("bge", 3u);
static std::string const __str_literal_32("bgeu", 4u);
static std::string const __str_literal_29("blt", 3u);
static std::string const __str_literal_30("bltu", 4u);
static std::string const __str_literal_28("bne", 3u);
static std::string const __str_literal_41("csrrs", 5u);
static std::string const __str_literal_40("csrrw", 5u);
static std::string const __str_literal_42("ecall", 5u);
static std::string const __str_literal_43("eret", 4u);
static std::string const __str_literal_25("jal r%d 0x%0x", 13u);
static std::string const __str_literal_26("jalr r%d [r%d 0x%0x]", 20u);
static std::string const __str_literal_23("lui r%d 0x%0x", 13u);
static std::string const __str_literal_34("lw", 2u);
static std::string const __str_literal_22("mul (trap)", 10u);
static std::string const __str_literal_17("or", 2u);
static std::string const __str_literal_6("ori", 3u);
static std::string const __str_literal_1("pc:%h inst:(%h) expanded: ", 26u);
static std::string const __str_literal_19("sll", 3u);
static std::string const __str_literal_8("slli", 4u);
static std::string const __str_literal_14("slt", 3u);
static std::string const __str_literal_3("slti", 4u);
static std::string const __str_literal_4("sltiu", 5u);
static std::string const __str_literal_15("sltu", 4u);
static std::string const __str_literal_21("sra", 3u);
static std::string const __str_literal_10("srai", 4u);
static std::string const __str_literal_20("srl", 3u);
static std::string const __str_literal_9("srli", 4u);
static std::string const __str_literal_13("sub", 3u);
static std::string const __str_literal_36("sw", 2u);
static std::string const __str_literal_46("unsupport 0x%0x", 15u);
static std::string const __str_literal_39("unsupport Amo 0x%0x", 19u);
static std::string const __str_literal_33("unsupport Branch 0x%0x", 22u);
static std::string const __str_literal_35("unsupport Load 0x%0x", 20u);
static std::string const __str_literal_38("unsupport MiscMem 0x%0x", 23u);
static std::string const __str_literal_37("unsupport Store 0x%0x", 21u);
static std::string const __str_literal_45("unsupport System 0x%0x", 22u);
static std::string const __str_literal_44("unsupport System PRIV 0x%0x", 27u);
static std::string const __str_literal_18("xor", 3u);
static std::string const __str_literal_7("xori", 4u);


/* Constructor */
MOD_mkProc::MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_csrf(simHdl, "csrf", this),
    INST_dMem(simHdl, "dMem", this),
    INST_iMem(simHdl, "iMem", this),
    INST_pc(simHdl, "pc", this, 32u),
    INST_rf(simHdl, "rf", this),
    INST_instance_exec_1(simHdl, "instance_exec_1", this),
    INST_instance_decode_0(simHdl, "instance_decode_0", this),
    PORT_RST_N((tUInt8)1u),
    DEF_exec___d20(121u),
    DEF_decode___d7(75u),
    DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232(65u)
{
  PORT_iMemInit_request_put.setSize(65u);
  PORT_iMemInit_request_put.clear();
  PORT_dMemInit_request_put.setSize(65u);
  PORT_dMemInit_request_put.clear();
  symbol_count = 17u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkProc::init_symbols_0()
{
  init_symbol(&symbols[0u], "csrf", SYM_MODULE, &INST_csrf);
  init_symbol(&symbols[1u], "csrVal__h385", SYM_DEF, &DEF_csrVal__h385, 32u);
  init_symbol(&symbols[2u], "dMem", SYM_MODULE, &INST_dMem);
  init_symbol(&symbols[3u], "dMemInit_request_put", SYM_PORT, &PORT_dMemInit_request_put, 65u);
  init_symbol(&symbols[4u], "epc__h2370", SYM_DEF, &DEF_epc__h2370, 32u);
  init_symbol(&symbols[5u], "iMem", SYM_MODULE, &INST_iMem);
  init_symbol(&symbols[6u], "iMemInit_request_put", SYM_PORT, &PORT_iMemInit_request_put, 65u);
  init_symbol(&symbols[7u], "instance_decode_0", SYM_MODULE, &INST_instance_decode_0);
  init_symbol(&symbols[8u], "instance_exec_1", SYM_MODULE, &INST_instance_exec_1);
  init_symbol(&symbols[9u], "pc", SYM_MODULE, &INST_pc);
  init_symbol(&symbols[10u], "RL_doProc", SYM_RULE);
  init_symbol(&symbols[11u], "rf", SYM_MODULE, &INST_rf);
  init_symbol(&symbols[12u], "rVal1__h383", SYM_DEF, &DEF_rVal1__h383, 32u);
  init_symbol(&symbols[13u], "rVal2__h384", SYM_DEF, &DEF_rVal2__h384, 32u);
  init_symbol(&symbols[14u], "x__h1468", SYM_DEF, &DEF_x__h1468, 5u);
  init_symbol(&symbols[15u], "x__h1537", SYM_DEF, &DEF_x__h1537, 5u);
  init_symbol(&symbols[16u], "x__h1611", SYM_DEF, &DEF_x__h1611, 12u);
}


/* Rule actions */

void MOD_mkProc::RL_doProc()
{
  tUInt32 DEF_immS__h436;
  tUInt32 DEF_immB__h437;
  tUInt32 DEF_immJ__h439;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d53;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d51;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d55;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d57;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d59;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d61;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d63;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d68;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d71;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d76;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d221;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_NOT_ETC___d224;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0_6_2_AND_N_ETC___d74;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0_6___d72;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0b100000_9___d73;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d84;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d85;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d86;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d87;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d88;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d89;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4_AND_iMe_ETC___d67;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d90;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4_AND_iMe_ETC___d70;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d91;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d81;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d79;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d83;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d94;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d99;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d118;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d123;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d121;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d120;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d119;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d122;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d135;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4___d128;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1_2___d125;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36_AND_iMem__ETC___d137;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36_AND_NOT_i_ETC___d139;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40_AND_i_ETC___d141;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10_2___d138;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40_AND_N_ETC___d142;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d147;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d146;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d151;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d154;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d159;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d188;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d162;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d187;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0_0___d124;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1_2_25_AN_ETC___d160;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40___d171;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36___d170;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17___d169;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111_13___d168;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111_05___d167;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111_04___d166;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111_00___d165;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7___d164;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d219;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d185;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d199;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d206;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8___d163;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d218;
  tUInt8 DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8_33_AND_exe_ETC___d235;
  tUInt8 DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8_33_AND_NOT_ETC___d256;
  tUInt8 DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8___d233;
  tUInt8 DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8_33_AND_NOT_ETC___d263;
  tUInt8 DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_12_1___d252;
  tUInt8 DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_11_0___d251;
  tUInt8 DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_0_9___d250;
  tUInt8 DEF_exec_0_BITS_120_TO_117_1_EQ_3_2_OR_exec_0_BITS_ETC___d225;
  tUInt32 DEF_x__h1066;
  tUInt32 DEF_exec_0_BITS_120_TO_117_1_EQ_9_64_AND_exec_0_BI_ETC___d268;
  tUInt32 DEF_x__h961;
  tUInt32 DEF_x__h810;
  tUInt32 DEF_immU__h438;
  tUInt32 DEF_status__h2068;
  tUInt32 DEF_status__h2372;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1___d62;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10___d52;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b11___d54;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b100___d60;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b110___d58;
  tUInt8 DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b111___d56;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11___d136;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1111___d143;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111___d104;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011___d140;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b101111___d144;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111___d100;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111___d113;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111___d105;
  tUInt8 DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145;
  tUInt8 DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0___d66;
  tUInt8 DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0b1___d92;
  tUInt8 DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0b100000___d69;
  tUInt8 DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_11_T_ETC___d149;
  tUInt8 DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_11_T_ETC___d152;
  tUInt8 DEF_rindx__h2214;
  tUInt32 DEF_data__h2215;
  tUInt32 DEF_IF_exec_0_BITS_120_TO_117_1_EQ_0_9_THEN_0x2_EL_ETC___d236;
  tUInt32 DEF_x__h2459;
  tUInt32 DEF_IF_exec_0_BITS_120_TO_117_1_EQ_0_9_OR_exec_0_B_ETC___d245;
  tUInt8 DEF_iMem_req_pc_BIT_31___d106;
  tUInt8 DEF_funct3__h431;
  tUInt8 DEF_rd__h430;
  tUInt8 DEF_rs1__h432;
  tUInt8 DEF_rs2__h433;
  tUInt8 DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_4_TO_0___d222;
  tUInt8 DEF_x__h2233;
  tUInt8 DEF_opcode__h429;
  tUInt8 DEF_funct7__h434;
  tUInt32 DEF_x__h652;
  tUInt32 DEF_immI__h435;
  tUInt32 DEF_x__h1177;
  tUInt32 DEF_x__h2565;
  tUInt32 DEF_x__h1893;
  tUInt32 DEF_val__h2493;
  tUInt32 DEF_eInst_data__h1273;
  tUInt32 DEF_x__h2434;
  tUInt32 DEF_x__h2440;
  tUInt32 DEF_v__h1797;
  tUInt32 DEF_AVMeth_dMem_req;
  DEF_epc__h2370 = INST_pc.METH_read();
  DEF_iMem_req_pc___d3 = INST_iMem.METH_req(DEF_epc__h2370);
  DEF_x__h2440 = INST_csrf.METH_getMepc();
  DEF_x__h2434 = INST_csrf.METH_getMtvec();
  DEF_csrf_getMstatus____d4 = INST_csrf.METH_getMstatus();
  DEF_decode___d7 = INST_instance_decode_0.METH_decode(DEF_iMem_req_pc___d3,
						       ((tUInt8)((tUInt8)3u & (DEF_csrf_getMstatus____d4 >> 1u))) == (tUInt8)0u);
  DEF_x__h1611 = DEF_decode___d7.get_bits_in_word32(1u, 1u, 12u);
  DEF_csrVal__h385 = INST_csrf.METH_rd(DEF_x__h1611);
  DEF_x__h652 = (tUInt32)(DEF_iMem_req_pc___d3 >> 20u);
  DEF_immI__h435 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h652));
  DEF_x__h1177 = (tUInt32)(4095u & DEF_immI__h435);
  DEF_funct7__h434 = (tUInt8)(DEF_iMem_req_pc___d3 >> 25u);
  DEF_opcode__h429 = (tUInt8)((tUInt8)127u & DEF_iMem_req_pc___d3);
  DEF_x__h1468 = DEF_decode___d7.get_bits_in_word8(1u, 20u, 5u);
  DEF_rVal1__h383 = INST_rf.METH_rd1(DEF_x__h1468);
  DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_4_TO_0___d222 = (tUInt8)((tUInt8)31u & DEF_immI__h435);
  DEF_x__h1537 = DEF_decode___d7.get_bits_in_word8(1u, 14u, 5u);
  DEF_rVal2__h384 = INST_rf.METH_rd2(DEF_x__h1537);
  DEF_exec___d20 = INST_instance_exec_1.METH_exec(DEF_decode___d7,
						  DEF_rVal1__h383,
						  DEF_rVal2__h384,
						  DEF_epc__h2370,
						  2863311530u,
						  DEF_csrVal__h385);
  DEF_eInst_data__h1273 = primExtract32(32u, 121u, DEF_exec___d20, 32u, 97u, 32u, 66u);
  DEF_val__h2493 = primExtract32(32u, 121u, DEF_exec___d20, 32u, 65u, 32u, 34u);
  DEF_x__h1893 = primExtract32(32u, 121u, DEF_exec___d20, 32u, 33u, 32u, 2u);
  DEF_x__h2565 = DEF_exec___d20.get_bits_in_word32(3u, 2u, 12u);
  DEF_x__h2233 = DEF_exec___d20.get_bits_in_word8(3u, 15u, 5u);
  DEF_rs1__h432 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc___d3 >> 15u));
  DEF_rs2__h433 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc___d3 >> 20u));
  DEF_rd__h430 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc___d3 >> 7u));
  DEF_exec_0_BITS_120_TO_117___d21 = DEF_exec___d20.get_bits_in_word8(3u, 21u, 4u);
  DEF_funct3__h431 = (tUInt8)((tUInt8)7u & (DEF_iMem_req_pc___d3 >> 12u));
  DEF_exec_0_BIT_116___d33 = DEF_exec___d20.get_bits_in_word8(3u, 20u, 1u);
  DEF_iMem_req_pc_BIT_31___d106 = (tUInt8)(DEF_iMem_req_pc___d3 >> 31u);
  DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22 = DEF_exec_0_BITS_120_TO_117___d21 == (tUInt8)3u;
  DEF_x__h2459 = DEF_exec___d20.get_bits_in_word8(0u, 0u, 1u) ? DEF_x__h1893 : DEF_epc__h2370 + 4u;
  switch (DEF_exec_0_BITS_120_TO_117___d21) {
  case (tUInt8)0u:
  case (tUInt8)11u:
    DEF_IF_exec_0_BITS_120_TO_117_1_EQ_0_9_OR_exec_0_B_ETC___d245 = DEF_x__h2434;
    break;
  case (tUInt8)12u:
    DEF_IF_exec_0_BITS_120_TO_117_1_EQ_0_9_OR_exec_0_B_ETC___d245 = DEF_x__h2440;
    break;
  default:
    DEF_IF_exec_0_BITS_120_TO_117_1_EQ_0_9_OR_exec_0_B_ETC___d245 = DEF_x__h2459;
  }
  DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29 = DEF_exec_0_BITS_120_TO_117___d21 == (tUInt8)0u;
  DEF_IF_exec_0_BITS_120_TO_117_1_EQ_0_9_THEN_0x2_EL_ETC___d236 = DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29 ? 2u : 8u;
  DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31 = DEF_exec_0_BITS_120_TO_117___d21 == (tUInt8)12u;
  DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_11_T_ETC___d149 = DEF_x__h1177 == 0u;
  DEF_rindx__h2214 = DEF_x__h2233;
  DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_11_T_ETC___d152 = DEF_x__h1177 == 770u;
  DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0b100000___d69 = DEF_funct7__h434 == (tUInt8)32u;
  DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0b1___d92 = DEF_funct7__h434 == (tUInt8)1u;
  DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0___d66 = DEF_funct7__h434 == (tUInt8)0u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145 = DEF_opcode__h429 == (tUInt8)115u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111___d105 = DEF_opcode__h429 == (tUInt8)111u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111___d113 = DEF_opcode__h429 == (tUInt8)103u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111___d100 = DEF_opcode__h429 == (tUInt8)55u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117 = DEF_opcode__h429 == (tUInt8)99u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 = DEF_opcode__h429 == (tUInt8)51u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b101111___d144 = DEF_opcode__h429 == (tUInt8)47u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111___d104 = DEF_opcode__h429 == (tUInt8)23u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011___d140 = DEF_opcode__h429 == (tUInt8)35u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 = DEF_opcode__h429 == (tUInt8)19u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1111___d143 = DEF_opcode__h429 == (tUInt8)15u;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11___d136 = DEF_opcode__h429 == (tUInt8)3u;
  DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30 = DEF_exec_0_BITS_120_TO_117___d21 == (tUInt8)11u;
  DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24 = DEF_exec_0_BITS_120_TO_117___d21 == (tUInt8)4u;
  DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28 = DEF_exec_0_BITS_120_TO_117___d21 == (tUInt8)1u;
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b111___d56 = DEF_funct3__h431 == (tUInt8)7u;
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b110___d58 = DEF_funct3__h431 == (tUInt8)6u;
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64 = DEF_funct3__h431 == (tUInt8)5u;
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b11___d54 = DEF_funct3__h431 == (tUInt8)3u;
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b100___d60 = DEF_funct3__h431 == (tUInt8)4u;
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10___d52 = DEF_funct3__h431 == (tUInt8)2u;
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1___d62 = DEF_funct3__h431 == (tUInt8)1u;
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50 = DEF_funct3__h431 == (tUInt8)0u;
  DEF_status__h2372 = (((tUInt32)(536870911u & DEF_csrf_getMstatus____d4)) << 3u) | (tUInt32)((tUInt8)6u);
  DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35 = !DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22;
  DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35)) << 32u) | (tUInt64)((tUInt32)((DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22 ? (primExtract64(34u,
																														  121u,
																														  DEF_exec___d20,
																														  32u,
																														  33u,
																														  32u,
																														  0u) << 30u) | (tUInt64)(715827882u) : (((tUInt64)(DEF_x__h1893)) << 32u) | (tUInt64)(DEF_eInst_data__h1273)) >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22 ? (primExtract64(34u,
																				    121u,
																				    DEF_exec___d20,
																				    32u,
																				    33u,
																				    32u,
																				    0u) << 30u) | (tUInt64)(715827882u) : (((tUInt64)(DEF_x__h1893)) << 32u) | (tUInt64)(DEF_eInst_data__h1273)),
												 0u);
  DEF_status__h2068 = (((((tUInt32)((tUInt8)0u)) << 29u) | (((tUInt32)(DEF_csrf_getMstatus____d4 >> 15u)) << 12u)) | (((tUInt32)((tUInt8)1u)) << 9u)) | (tUInt32)(511u & (DEF_csrf_getMstatus____d4 >> 3u));
  DEF_immU__h438 = ((tUInt32)(DEF_iMem_req_pc___d3 >> 12u)) << 12u;
  DEF_x__h961 = 8191u & (((((((tUInt32)(DEF_iMem_req_pc_BIT_31___d106)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_iMem_req_pc___d3 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_iMem_req_pc___d3 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_iMem_req_pc___d3 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h810 = 2097151u & (((((((tUInt32)(DEF_iMem_req_pc_BIT_31___d106)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_iMem_req_pc___d3 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_iMem_req_pc___d3 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_iMem_req_pc___d3 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_exec_0_BITS_120_TO_117_1_EQ_9_64_AND_exec_0_BI_ETC___d268 = 8191u & ((((tUInt32)(DEF_exec_0_BITS_120_TO_117___d21 == (tUInt8)9u && DEF_exec___d20.get_bits_in_word8(3u,
																					  14u,
																					  1u))) << 12u) | DEF_x__h2565);
  DEF_x__h1066 = 4095u & ((((tUInt32)(DEF_funct7__h434)) << 5u) | (tUInt32)(DEF_rd__h430));
  DEF_exec_0_BITS_120_TO_117_1_EQ_3_2_OR_exec_0_BITS_ETC___d225 = DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22 || DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24;
  DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_0_9___d250 = !DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29;
  DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_11_0___d251 = !DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30;
  DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_12_1___d252 = !DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31;
  DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8___d233 = !DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28;
  DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8_33_AND_NOT_ETC___d263 = DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8___d233 && (DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_0_9___d250 && (DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_11_0___d251 && DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_12_1___d252));
  DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8_33_AND_NOT_ETC___d256 = DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8___d233 && (DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_0_9___d250 && (DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_11_0___d251 && (DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_12_1___d252 && DEF_exec_0_BIT_116___d33)));
  DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8_33_AND_exe_ETC___d235 = DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8___d233 && (DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29 || DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30);
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8___d163 = !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7___d164 = !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d219 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8___d163 && DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7___d164;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111_00___d165 = !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111___d100;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111_04___d166 = !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111___d104;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111_05___d167 = !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111___d105;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111_13___d168 = !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111___d113;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17___d169 = !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d218 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8___d163 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7___d164 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111_00___d165 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111_04___d166 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111_05___d167 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111_13___d168 && DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17___d169)))));
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36___d170 = !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11___d136;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d206 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8___d163 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7___d164 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111_00___d165 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111_04___d166 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111_05___d167 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111_13___d168 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17___d169 && DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36___d170))))));
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40___d171 = !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011___d140;
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d199 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8___d163 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7___d164 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111_00___d165 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111_04___d166 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111_05___d167 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111_13___d168 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17___d169 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36___d170 && DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40___d171)))))));
  DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d185 = DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8___d163 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7___d164 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111_00___d165 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111_04___d166 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111_05___d167 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111_13___d168 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17___d169 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36___d170 && (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40___d171 && (!DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1111___d143 && (!DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b101111___d144 && !DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145))))))))));
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0_0___d124 = !DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d187 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1___d62 || DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10___d52);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d159 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50 && (!DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_11_T_ETC___d149 && !DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_11_T_ETC___d152));
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10_2___d138 = !DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d154 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50 && DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_11_T_ETC___d152);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d151 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50 && DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_11_T_ETC___d149);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d146 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d147 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40_AND_N_ETC___d142 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011___d140 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10_2___d138;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40_AND_i_ETC___d141 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011___d140 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36_AND_NOT_i_ETC___d139 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11___d136 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10_2___d138;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36_AND_iMem__ETC___d137 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11___d136 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1_2___d125 = !DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1_2_25_AN_ETC___d160 = DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1_2___d125 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10_2___d138;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d162 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1_2_25_AN_ETC___d160 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0_0___d124);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d188 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011___d145 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1_2_25_AN_ETC___d160;
  DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4___d128 = !DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d135 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0_0___d124 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1_2___d125 && (!DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b100___d60 && (!DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b110___d58 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4___d128 && !DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b111___d56)))));
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d122 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d119 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d120 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b100___d60;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d121 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b110___d58;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d123 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b111___d56;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d118 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d94 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64 && DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0b1___d92);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d79 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50 && DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0___d66);
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4_AND_iMe_ETC___d70 = DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64 && DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0b100000___d69;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d81 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50 && DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0b100000___d69);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d91 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4_AND_iMe_ETC___d70;
  DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4_AND_iMe_ETC___d67 = DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64 && DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0___d66;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d90 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4_AND_iMe_ETC___d67;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d89 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d88 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b100___d60;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d87 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b110___d58;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d86 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b111___d56;
  DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0b100000_9___d73 = !DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0b100000___d69;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d85 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b11___d54;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d84 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0_6___d72 = !DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0___d66;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d99 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64 && (DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0_6___d72 && (DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0b100000_9___d73 && !DEF_iMem_req_pc_BITS_31_TO_25_5_EQ_0b1___d92)));
  DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0_6_2_AND_N_ETC___d74 = DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0_6___d72 && DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0b100000_9___d73;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d83 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50 && DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0_6_2_AND_N_ETC___d74);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_NOT_ETC___d224 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && (DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1_2___d125 && DEF_NOT_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4___d128);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d221 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1___d62 || DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d76 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && (DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101___d64 && DEF_NOT_iMem_req_pc_BITS_31_TO_25_5_EQ_0_6_2_AND_N_ETC___d74);
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d63 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d71 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4_AND_iMe_ETC___d70;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d68 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b101_4_AND_iMe_ETC___d67;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d61 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b100___d60;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d59 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b110___d58;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d57 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b111___d56;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d55 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b11___d54;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d53 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d51 = DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_BITS_14_TO_12_9_EQ_0b0___d50;
  DEF_immJ__h439 = primSignExt32(32u, 21u, (tUInt32)(DEF_x__h810));
  DEF_immB__h437 = primSignExt32(32u, 13u, (tUInt32)(DEF_x__h961));
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_write(sim_hdl, this, "s,32,32", &__str_literal_1, DEF_epc__h2370, DEF_iMem_req_pc___d3);
  DEF_immS__h436 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h1066));
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d51)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d53)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d57)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d59)
      dollar_write(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d61)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d63)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d68)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d71)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d76)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d79)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d81)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d83)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d84)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d85)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d86)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d87)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d88)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d89)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d90)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d91)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d94)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011_7_AND_iM_ETC___d99)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111___d100)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_23, DEF_rd__h430, DEF_immU__h438);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111___d104)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_24, DEF_rd__h430, DEF_immU__h438);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111___d105)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_25, DEF_rd__h430, DEF_immJ__h439);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111___d113)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_26,
		   DEF_rd__h430,
		   DEF_rs1__h432,
		   DEF_immI__h435);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d118)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d119)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d120)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d121)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d122)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d123)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011_17_AND__ETC___d135)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_iMem_req_pc___d3);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36_AND_iMem__ETC___d137)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11_36_AND_NOT_i_ETC___d139)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_35, DEF_iMem_req_pc___d3);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40_AND_i_ETC___d141)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011_40_AND_N_ETC___d142)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_37, DEF_iMem_req_pc___d3);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1111___d143)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_38, DEF_iMem_req_pc___d3);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b101111___d144)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_39, DEF_iMem_req_pc___d3);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d146)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d147)
      dollar_write(sim_hdl, this, "s", &__str_literal_41);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d151)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d154)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d159)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_44, DEF_iMem_req_pc___d3);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d162)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_45, DEF_iMem_req_pc___d3);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d185)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_46, DEF_iMem_req_pc___d3);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111___d100)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111___d105)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111___d113)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11___d136)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011___d140)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1111___d143)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b101111___d144)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d187)
      dollar_write(sim_hdl,
		   this,
		   "s,5,12,5",
		   &__str_literal_48,
		   DEF_rd__h430,
		   DEF_x__h1177,
		   DEF_rs1__h432);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1110011_45_AND__ETC___d188)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d185)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111___d100)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111___d105)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111___d113)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11___d136)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b100011___d140)
      dollar_write(sim_hdl,
		   this,
		   "s,5,32,5",
		   &__str_literal_49,
		   DEF_rs1__h432,
		   DEF_immS__h436,
		   DEF_rs2__h433);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d199)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111___d100)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111___d105)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111___d113)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b11___d136)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_50,
		   DEF_rd__h430,
		   DEF_rs1__h432,
		   DEF_immI__h435);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d206)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110111___d100)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10111___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1101111___d105)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100111___d113)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b1100011___d117)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_51,
		   DEF_rs1__h432,
		   DEF_rs2__h433,
		   DEF_immB__h437);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d218)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b110011___d77)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,5",
		   &__str_literal_52,
		   DEF_rd__h430,
		   DEF_rs1__h432,
		   DEF_rs2__h433);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_63__ETC___d219)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s,5,5", &__str_literal_53, DEF_rd__h430, DEF_rs1__h432);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8___d163)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_iMe_ETC___d221)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_54,
		   DEF_SEXT_iMem_req_pc_BITS_31_TO_20_15_16_BITS_4_TO_0___d222);
    if (DEF_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8_AND_NOT_ETC___d224)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_54, DEF_immI__h435);
    if (DEF_NOT_iMem_req_pc_BITS_6_TO_0_7_EQ_0b10011_8___d163)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    dollar_write(sim_hdl, this, "s", &__str_literal_55);
    dollar_fflush("32", 2147483649u);
  }
  if (DEF_exec_0_BITS_120_TO_117_1_EQ_3_2_OR_exec_0_BITS_ETC___d225)
    DEF_AVMeth_dMem_req = INST_dMem.METH_req(DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232);
  else
    DEF_AVMeth_dMem_req = 2863311530u;
  DEF_v__h1797 = DEF_AVMeth_dMem_req;
  DEF_data__h2215 = DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22 ? DEF_v__h1797 : DEF_eInst_data__h1273;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_56);
    if (DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8_33_AND_exe_ETC___d235)
    INST_csrf.METH_startExcep(DEF_epc__h2370,
			      DEF_IF_exec_0_BITS_120_TO_117_1_EQ_0_9_THEN_0x2_EL_ETC___d236,
			      DEF_status__h2372);
  if (DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8___d233)
    INST_pc.METH_write(DEF_IF_exec_0_BITS_120_TO_117_1_EQ_0_9_OR_exec_0_B_ETC___d245);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29)
      dollar_display(sim_hdl, this, "s", &__str_literal_57);
    if (DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30)
      dollar_display(sim_hdl, this, "s", &__str_literal_58);
  }
  if (DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31)
    INST_csrf.METH_eret(DEF_status__h2068);
  if (DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8_33_AND_NOT_ETC___d256)
    INST_rf.METH_wr(DEF_rindx__h2214, DEF_data__h2215);
  if (DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_1_8_33_AND_NOT_ETC___d263)
    INST_csrf.METH_wr(DEF_exec_0_BITS_120_TO_117_1_EQ_9_64_AND_exec_0_BI_ETC___d268, DEF_val__h2493);
}


/* Methods */

tUInt32 MOD_mkProc::METH_cpuToHost()
{
  tUInt32 PORT_cpuToHost;
  tUInt32 DEF_AVMeth_csrf_cpuToHost;
  DEF_AVMeth_csrf_cpuToHost = INST_csrf.METH_cpuToHost();
  PORT_cpuToHost = DEF_AVMeth_csrf_cpuToHost;
  return PORT_cpuToHost;
}

tUInt8 MOD_mkProc::METH_RDY_cpuToHost()
{
  tUInt8 DEF_CAN_FIRE_cpuToHost;
  tUInt8 PORT_RDY_cpuToHost;
  DEF_CAN_FIRE_cpuToHost = INST_csrf.METH_RDY_cpuToHost();
  PORT_RDY_cpuToHost = DEF_CAN_FIRE_cpuToHost;
  return PORT_RDY_cpuToHost;
}

void MOD_mkProc::METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc)
{
  INST_csrf.METH_start(0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s,32", &__str_literal_59, ARG_hostToCpu_startpc);
    dollar_fflush("32", 2147483649u);
  }
  INST_pc.METH_write(ARG_hostToCpu_startpc);
}

tUInt8 MOD_mkProc::METH_RDY_hostToCpu()
{
  tUInt8 DEF_CAN_FIRE_hostToCpu;
  tUInt8 PORT_RDY_hostToCpu;
  DEF_csrf_started____d45 = INST_csrf.METH_started();
  DEF_dMem_init_done____d272 = INST_dMem.METH_init_done();
  DEF_iMem_init_done____d271 = INST_iMem.METH_init_done();
  DEF_CAN_FIRE_hostToCpu = (!DEF_csrf_started____d45 && (DEF_iMem_init_done____d271 && DEF_dMem_init_done____d272)) && INST_csrf.METH_RDY_start();
  PORT_RDY_hostToCpu = DEF_CAN_FIRE_hostToCpu;
  return PORT_RDY_hostToCpu;
}

void MOD_mkProc::METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put)
{
  PORT_iMemInit_request_put = ARG_iMemInit_request_put;
  INST_iMem.METH_init_request_put(ARG_iMemInit_request_put);
}

tUInt8 MOD_mkProc::METH_RDY_iMemInit_request_put()
{
  tUInt8 DEF_CAN_FIRE_iMemInit_request_put;
  tUInt8 PORT_RDY_iMemInit_request_put;
  DEF_CAN_FIRE_iMemInit_request_put = INST_iMem.METH_RDY_init_request_put();
  PORT_RDY_iMemInit_request_put = DEF_CAN_FIRE_iMemInit_request_put;
  return PORT_RDY_iMemInit_request_put;
}

tUInt8 MOD_mkProc::METH_iMemInit_done()
{
  tUInt8 PORT_iMemInit_done;
  DEF_iMem_init_done____d271 = INST_iMem.METH_init_done();
  PORT_iMemInit_done = DEF_iMem_init_done____d271;
  return PORT_iMemInit_done;
}

tUInt8 MOD_mkProc::METH_RDY_iMemInit_done()
{
  tUInt8 DEF_CAN_FIRE_iMemInit_done;
  tUInt8 PORT_RDY_iMemInit_done;
  DEF_CAN_FIRE_iMemInit_done = (tUInt8)1u;
  PORT_RDY_iMemInit_done = DEF_CAN_FIRE_iMemInit_done;
  return PORT_RDY_iMemInit_done;
}

void MOD_mkProc::METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put)
{
  PORT_dMemInit_request_put = ARG_dMemInit_request_put;
  INST_dMem.METH_init_request_put(ARG_dMemInit_request_put);
}

tUInt8 MOD_mkProc::METH_RDY_dMemInit_request_put()
{
  tUInt8 DEF_CAN_FIRE_dMemInit_request_put;
  tUInt8 PORT_RDY_dMemInit_request_put;
  DEF_CAN_FIRE_dMemInit_request_put = INST_dMem.METH_RDY_init_request_put();
  PORT_RDY_dMemInit_request_put = DEF_CAN_FIRE_dMemInit_request_put;
  return PORT_RDY_dMemInit_request_put;
}

tUInt8 MOD_mkProc::METH_dMemInit_done()
{
  tUInt8 PORT_dMemInit_done;
  DEF_dMem_init_done____d272 = INST_dMem.METH_init_done();
  PORT_dMemInit_done = DEF_dMem_init_done____d272;
  return PORT_dMemInit_done;
}

tUInt8 MOD_mkProc::METH_RDY_dMemInit_done()
{
  tUInt8 DEF_CAN_FIRE_dMemInit_done;
  tUInt8 PORT_RDY_dMemInit_done;
  DEF_CAN_FIRE_dMemInit_done = (tUInt8)1u;
  PORT_RDY_dMemInit_done = DEF_CAN_FIRE_dMemInit_done;
  return PORT_RDY_dMemInit_done;
}


/* Reset routines */

void MOD_mkProc::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rf.reset_RST_N(ARG_rst_in);
  INST_iMem.reset_RST_N(ARG_rst_in);
  INST_dMem.reset_RST_N(ARG_rst_in);
  INST_csrf.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkProc::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkProc::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_csrf.dump_state(indent + 2u);
  INST_dMem.dump_state(indent + 2u);
  INST_iMem.dump_state(indent + 2u);
  INST_pc.dump_state(indent + 2u);
  INST_rf.dump_state(indent + 2u);
  INST_instance_exec_1.dump_state(indent + 2u);
  INST_instance_decode_0.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkProc::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 28u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrVal__h385", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrf_getMstatus____d4", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrf_started____d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMem_init_done____d272", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "decode___d7", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "epc__h2370", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_0_BITS_120_TO_117_1_EQ_0___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_0_BITS_120_TO_117_1_EQ_11___d30", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_0_BITS_120_TO_117_1_EQ_12___d31", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_0_BITS_120_TO_117_1_EQ_1___d28", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_0_BITS_120_TO_117_1_EQ_3___d22", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_0_BITS_120_TO_117_1_EQ_4___d24", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_0_BITS_120_TO_117___d21", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec_0_BIT_116___d33", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec___d20", 121u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_init_done____d271", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_req_pc___d3", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rVal1__h383", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rVal2__h384", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1468", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1537", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1611", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemInit_request_put", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemInit_request_put", 65u);
  num = INST_pc.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_csrf.dump_VCD_defs(l);
    num = INST_dMem.dump_VCD_defs(l);
    num = INST_iMem.dump_VCD_defs(l);
    num = INST_instance_decode_0.dump_VCD_defs(l);
    num = INST_instance_exec_1.dump_VCD_defs(l);
    num = INST_rf.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkProc::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkProc::vcd_defs(tVCDDumpType dt, MOD_mkProc &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 121u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232) != DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232, 65u);
	backing.DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232 = DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232;
      }
      ++num;
      if ((backing.DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35) != DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35, 1u);
	backing.DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35 = DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_csrVal__h385) != DEF_csrVal__h385)
      {
	vcd_write_val(sim_hdl, num, DEF_csrVal__h385, 32u);
	backing.DEF_csrVal__h385 = DEF_csrVal__h385;
      }
      ++num;
      if ((backing.DEF_csrf_getMstatus____d4) != DEF_csrf_getMstatus____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_csrf_getMstatus____d4, 32u);
	backing.DEF_csrf_getMstatus____d4 = DEF_csrf_getMstatus____d4;
      }
      ++num;
      if ((backing.DEF_csrf_started____d45) != DEF_csrf_started____d45)
      {
	vcd_write_val(sim_hdl, num, DEF_csrf_started____d45, 1u);
	backing.DEF_csrf_started____d45 = DEF_csrf_started____d45;
      }
      ++num;
      if ((backing.DEF_dMem_init_done____d272) != DEF_dMem_init_done____d272)
      {
	vcd_write_val(sim_hdl, num, DEF_dMem_init_done____d272, 1u);
	backing.DEF_dMem_init_done____d272 = DEF_dMem_init_done____d272;
      }
      ++num;
      if ((backing.DEF_decode___d7) != DEF_decode___d7)
      {
	vcd_write_val(sim_hdl, num, DEF_decode___d7, 75u);
	backing.DEF_decode___d7 = DEF_decode___d7;
      }
      ++num;
      if ((backing.DEF_epc__h2370) != DEF_epc__h2370)
      {
	vcd_write_val(sim_hdl, num, DEF_epc__h2370, 32u);
	backing.DEF_epc__h2370 = DEF_epc__h2370;
      }
      ++num;
      if ((backing.DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29) != DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29, 1u);
	backing.DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29 = DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29;
      }
      ++num;
      if ((backing.DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30) != DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30, 1u);
	backing.DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30 = DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30;
      }
      ++num;
      if ((backing.DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31) != DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31, 1u);
	backing.DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31 = DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31;
      }
      ++num;
      if ((backing.DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28) != DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28, 1u);
	backing.DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28 = DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28;
      }
      ++num;
      if ((backing.DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22) != DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22, 1u);
	backing.DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22 = DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22;
      }
      ++num;
      if ((backing.DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24) != DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24, 1u);
	backing.DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24 = DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24;
      }
      ++num;
      if ((backing.DEF_exec_0_BITS_120_TO_117___d21) != DEF_exec_0_BITS_120_TO_117___d21)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_0_BITS_120_TO_117___d21, 4u);
	backing.DEF_exec_0_BITS_120_TO_117___d21 = DEF_exec_0_BITS_120_TO_117___d21;
      }
      ++num;
      if ((backing.DEF_exec_0_BIT_116___d33) != DEF_exec_0_BIT_116___d33)
      {
	vcd_write_val(sim_hdl, num, DEF_exec_0_BIT_116___d33, 1u);
	backing.DEF_exec_0_BIT_116___d33 = DEF_exec_0_BIT_116___d33;
      }
      ++num;
      if ((backing.DEF_exec___d20) != DEF_exec___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_exec___d20, 121u);
	backing.DEF_exec___d20 = DEF_exec___d20;
      }
      ++num;
      if ((backing.DEF_iMem_init_done____d271) != DEF_iMem_init_done____d271)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_init_done____d271, 1u);
	backing.DEF_iMem_init_done____d271 = DEF_iMem_init_done____d271;
      }
      ++num;
      if ((backing.DEF_iMem_req_pc___d3) != DEF_iMem_req_pc___d3)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_req_pc___d3, 32u);
	backing.DEF_iMem_req_pc___d3 = DEF_iMem_req_pc___d3;
      }
      ++num;
      if ((backing.DEF_rVal1__h383) != DEF_rVal1__h383)
      {
	vcd_write_val(sim_hdl, num, DEF_rVal1__h383, 32u);
	backing.DEF_rVal1__h383 = DEF_rVal1__h383;
      }
      ++num;
      if ((backing.DEF_rVal2__h384) != DEF_rVal2__h384)
      {
	vcd_write_val(sim_hdl, num, DEF_rVal2__h384, 32u);
	backing.DEF_rVal2__h384 = DEF_rVal2__h384;
      }
      ++num;
      if ((backing.DEF_x__h1468) != DEF_x__h1468)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1468, 5u);
	backing.DEF_x__h1468 = DEF_x__h1468;
      }
      ++num;
      if ((backing.DEF_x__h1537) != DEF_x__h1537)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1537, 5u);
	backing.DEF_x__h1537 = DEF_x__h1537;
      }
      ++num;
      if ((backing.DEF_x__h1611) != DEF_x__h1611)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1611, 12u);
	backing.DEF_x__h1611 = DEF_x__h1611;
      }
      ++num;
      if ((backing.PORT_dMemInit_request_put) != PORT_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_dMemInit_request_put, 65u);
	backing.PORT_dMemInit_request_put = PORT_dMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_iMemInit_request_put) != PORT_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_iMemInit_request_put, 65u);
	backing.PORT_iMemInit_request_put = PORT_iMemInit_request_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232, 65u);
      backing.DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232 = DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2_5_CONCAT_I_ETC___d232;
      vcd_write_val(sim_hdl, num++, DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35, 1u);
      backing.DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35 = DEF_NOT_exec_0_BITS_120_TO_117_1_EQ_3_2___d35;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_csrVal__h385, 32u);
      backing.DEF_csrVal__h385 = DEF_csrVal__h385;
      vcd_write_val(sim_hdl, num++, DEF_csrf_getMstatus____d4, 32u);
      backing.DEF_csrf_getMstatus____d4 = DEF_csrf_getMstatus____d4;
      vcd_write_val(sim_hdl, num++, DEF_csrf_started____d45, 1u);
      backing.DEF_csrf_started____d45 = DEF_csrf_started____d45;
      vcd_write_val(sim_hdl, num++, DEF_dMem_init_done____d272, 1u);
      backing.DEF_dMem_init_done____d272 = DEF_dMem_init_done____d272;
      vcd_write_val(sim_hdl, num++, DEF_decode___d7, 75u);
      backing.DEF_decode___d7 = DEF_decode___d7;
      vcd_write_val(sim_hdl, num++, DEF_epc__h2370, 32u);
      backing.DEF_epc__h2370 = DEF_epc__h2370;
      vcd_write_val(sim_hdl, num++, DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29, 1u);
      backing.DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29 = DEF_exec_0_BITS_120_TO_117_1_EQ_0___d29;
      vcd_write_val(sim_hdl, num++, DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30, 1u);
      backing.DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30 = DEF_exec_0_BITS_120_TO_117_1_EQ_11___d30;
      vcd_write_val(sim_hdl, num++, DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31, 1u);
      backing.DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31 = DEF_exec_0_BITS_120_TO_117_1_EQ_12___d31;
      vcd_write_val(sim_hdl, num++, DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28, 1u);
      backing.DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28 = DEF_exec_0_BITS_120_TO_117_1_EQ_1___d28;
      vcd_write_val(sim_hdl, num++, DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22, 1u);
      backing.DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22 = DEF_exec_0_BITS_120_TO_117_1_EQ_3___d22;
      vcd_write_val(sim_hdl, num++, DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24, 1u);
      backing.DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24 = DEF_exec_0_BITS_120_TO_117_1_EQ_4___d24;
      vcd_write_val(sim_hdl, num++, DEF_exec_0_BITS_120_TO_117___d21, 4u);
      backing.DEF_exec_0_BITS_120_TO_117___d21 = DEF_exec_0_BITS_120_TO_117___d21;
      vcd_write_val(sim_hdl, num++, DEF_exec_0_BIT_116___d33, 1u);
      backing.DEF_exec_0_BIT_116___d33 = DEF_exec_0_BIT_116___d33;
      vcd_write_val(sim_hdl, num++, DEF_exec___d20, 121u);
      backing.DEF_exec___d20 = DEF_exec___d20;
      vcd_write_val(sim_hdl, num++, DEF_iMem_init_done____d271, 1u);
      backing.DEF_iMem_init_done____d271 = DEF_iMem_init_done____d271;
      vcd_write_val(sim_hdl, num++, DEF_iMem_req_pc___d3, 32u);
      backing.DEF_iMem_req_pc___d3 = DEF_iMem_req_pc___d3;
      vcd_write_val(sim_hdl, num++, DEF_rVal1__h383, 32u);
      backing.DEF_rVal1__h383 = DEF_rVal1__h383;
      vcd_write_val(sim_hdl, num++, DEF_rVal2__h384, 32u);
      backing.DEF_rVal2__h384 = DEF_rVal2__h384;
      vcd_write_val(sim_hdl, num++, DEF_x__h1468, 5u);
      backing.DEF_x__h1468 = DEF_x__h1468;
      vcd_write_val(sim_hdl, num++, DEF_x__h1537, 5u);
      backing.DEF_x__h1537 = DEF_x__h1537;
      vcd_write_val(sim_hdl, num++, DEF_x__h1611, 12u);
      backing.DEF_x__h1611 = DEF_x__h1611;
      vcd_write_val(sim_hdl, num++, PORT_dMemInit_request_put, 65u);
      backing.PORT_dMemInit_request_put = PORT_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_iMemInit_request_put, 65u);
      backing.PORT_iMemInit_request_put = PORT_iMemInit_request_put;
    }
}

void MOD_mkProc::vcd_prims(tVCDDumpType dt, MOD_mkProc &backing)
{
  INST_pc.dump_VCD(dt, backing.INST_pc);
}

void MOD_mkProc::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing)
{
  INST_csrf.dump_VCD(dt, levels, backing.INST_csrf);
  INST_dMem.dump_VCD(dt, levels, backing.INST_dMem);
  INST_iMem.dump_VCD(dt, levels, backing.INST_iMem);
  INST_instance_decode_0.dump_VCD(dt, levels, backing.INST_instance_decode_0);
  INST_instance_exec_1.dump_VCD(dt, levels, backing.INST_instance_exec_1);
  INST_rf.dump_VCD(dt, levels, backing.INST_rf);
}
