#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec 21 01:18:15 2019
# Process ID: 15900
# Current directory: C:/Users/Taylan Unal/Desktop/Lab5HonorsOption
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17480 C:\Users\Taylan Unal\Desktop\Lab5HonorsOption\Lab5HonorsOption.xpr
# Log file: C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/vivado.log
# Journal file: C:/Users/Taylan Unal/Desktop/Lab5HonorsOption\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [VRFC 10-2458] undeclared symbol fwda_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
INFO: [VRFC 10-2458] undeclared symbol fwdb_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwda_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwdb_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 837.664 ; gain = 34.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [VRFC 10-2458] undeclared symbol fwda_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
INFO: [VRFC 10-2458] undeclared symbol fwdb_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwda_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwdb_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 855.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [VRFC 10-2458] undeclared symbol fwda_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
INFO: [VRFC 10-2458] undeclared symbol fwdb_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwda_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwdb_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 855.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [VRFC 10-2458] undeclared symbol fwda_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
INFO: [VRFC 10-2458] undeclared symbol fwdb_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwda_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwdb_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 855.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [VRFC 10-2458] undeclared symbol fwda_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
INFO: [VRFC 10-2458] undeclared symbol fwdb_out, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwda_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fwdb_out' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 855.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 855.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:172]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:172]
ERROR: [VRFC 10-4982] syntax error near 'input' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:178]
ERROR: [VRFC 10-2790] Verilog 2000 keyword input used in incorrect context [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:178]
ERROR: [VRFC 10-4982] syntax error near '[' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:181]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:192]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:192]
ERROR: [VRFC 10-4982] syntax error near 'input' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:198]
ERROR: [VRFC 10-2790] Verilog 2000 keyword input used in incorrect context [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:198]
ERROR: [VRFC 10-4982] syntax error near '[' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:201]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:212]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:212]
ERROR: [VRFC 10-4982] syntax error near 'input' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:215]
ERROR: [VRFC 10-2790] Verilog 2000 keyword input used in incorrect context [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:215]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:227]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:227]
ERROR: [VRFC 10-4982] syntax error near 'input' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:230]
ERROR: [VRFC 10-2790] Verilog 2000 keyword input used in incorrect context [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:230]
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v:236]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 855.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 858.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 858.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rs' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 858.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 858.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 858.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ForwardAMux
INFO: [VRFC 10-311] analyzing module ForwardBMux
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2458] undeclared symbol wpcir, assumed default net type wire [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:73]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
"xelab -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00a3821e6aa148d5864549f68308072b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'rd' [C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.srcs/sim_1/new/CPU_Test.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ForwardAMux
Compiling module xil_defaultlib.ForwardBMux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/Lab5HonorsOption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 858.070 ; gain = 0.000
archive_project {C:/Users/Taylan Unal/Desktop/Lab5HonorsOption PreSubmit.xpr.zip} -temp_dir {C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/.Xil/Vivado-15900-XPS} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Taylan Unal/Desktop/Lab5HonorsOption/.Xil/Vivado-15900-XPS' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Taylan Unal/Desktop/Lab5HonorsOption PreSubmit.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 02:22:43 2019...
