{
  "Top": "dft",
  "RtlTop": "dft",
  "RtlPrefix": "",
  "RtlSubPrefix": "dft_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "real_sample": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "real_sample",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "imag_sample": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "imag_sample",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "real_op": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "real_op",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "imag_op": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "imag_op",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top dft -name dft"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dft"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "12583952",
    "Latency": "12583951"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dft",
    "Version": "1.0",
    "DisplayName": "Dft",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dft_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/dft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dft_cos_coefficients_table.vhd",
      "impl\/vhdl\/dft_cos_coefficients_table_rom.vhd",
      "impl\/vhdl\/dft_CTRL_s_axi.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_loop_k_loop_n.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_loop_n.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_loop_n_cos_coefficients_table.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_loop_n_sin_coefficients_table.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_loop_sample.vhd",
      "impl\/vhdl\/dft_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/dft_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/dft_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dft_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/dft_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/dft_mul_10s_10s_10_1_1.vhd",
      "impl\/vhdl\/dft_mux_6464_32_1_1.vhd",
      "impl\/vhdl\/dft_re_sample_0.vhd",
      "impl\/vhdl\/dft_re_sample_0_ram.vhd",
      "impl\/vhdl\/dft_regslice_both.vhd",
      "impl\/vhdl\/dft_sin_coefficients_table.vhd",
      "impl\/vhdl\/dft_sin_coefficients_table_rom.vhd",
      "impl\/vhdl\/dft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dft_cos_coefficients_table.v",
      "impl\/verilog\/dft_cos_coefficients_table_rom.dat",
      "impl\/verilog\/dft_cos_coefficients_table_rom.v",
      "impl\/verilog\/dft_CTRL_s_axi.v",
      "impl\/verilog\/dft_dft_Pipeline_loop_k_loop_n.v",
      "impl\/verilog\/dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table.dat",
      "impl\/verilog\/dft_dft_Pipeline_loop_k_loop_n_cos_coefficients_table.v",
      "impl\/verilog\/dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table.dat",
      "impl\/verilog\/dft_dft_Pipeline_loop_k_loop_n_sin_coefficients_table.v",
      "impl\/verilog\/dft_dft_Pipeline_loop_n.v",
      "impl\/verilog\/dft_dft_Pipeline_loop_n_cos_coefficients_table.dat",
      "impl\/verilog\/dft_dft_Pipeline_loop_n_cos_coefficients_table.v",
      "impl\/verilog\/dft_dft_Pipeline_loop_n_sin_coefficients_table.dat",
      "impl\/verilog\/dft_dft_Pipeline_loop_n_sin_coefficients_table.v",
      "impl\/verilog\/dft_dft_Pipeline_loop_sample.v",
      "impl\/verilog\/dft_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/dft_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/dft_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dft_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/dft_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/dft_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/dft_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/dft_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/dft_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/dft_mul_10s_10s_10_1_1.v",
      "impl\/verilog\/dft_mux_6464_32_1_1.v",
      "impl\/verilog\/dft_re_sample_0.v",
      "impl\/verilog\/dft_re_sample_0_ram.v",
      "impl\/verilog\/dft_regslice_both.v",
      "impl\/verilog\/dft_sin_coefficients_table.v",
      "impl\/verilog\/dft_sin_coefficients_table_rom.dat",
      "impl\/verilog\/dft_sin_coefficients_table_rom.v",
      "impl\/verilog\/dft.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dft_v1_0\/data\/dft.mdd",
      "impl\/misc\/drivers\/dft_v1_0\/data\/dft.tcl",
      "impl\/misc\/drivers\/dft_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft.c",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft.h",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft_hw.h",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft_linux.c",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dft_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/dft_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/dft_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/dft_ap_fsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/dft_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/dft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dft.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "dft_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_ap_faddfsub_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_ap_fsub_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:real_sample:imag_sample:real_op:imag_op",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "real_sample": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "real_sample_",
      "ports": [
        "real_sample_TDATA",
        "real_sample_TKEEP",
        "real_sample_TLAST",
        "real_sample_TREADY",
        "real_sample_TSTRB",
        "real_sample_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "real_sample"
        }]
    },
    "imag_sample": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "imag_sample_",
      "ports": [
        "imag_sample_TDATA",
        "imag_sample_TKEEP",
        "imag_sample_TLAST",
        "imag_sample_TREADY",
        "imag_sample_TSTRB",
        "imag_sample_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "imag_sample"
        }]
    },
    "real_op": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "real_op_",
      "ports": [
        "real_op_TDATA",
        "real_op_TKEEP",
        "real_op_TLAST",
        "real_op_TREADY",
        "real_op_TSTRB",
        "real_op_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "real_op"
        }]
    },
    "imag_op": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "imag_op_",
      "ports": [
        "imag_op_TDATA",
        "imag_op_TKEEP",
        "imag_op_TLAST",
        "imag_op_TREADY",
        "imag_op_TSTRB",
        "imag_op_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "imag_op"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "real_sample_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "real_sample_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "real_sample_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "real_sample_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "real_sample_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "real_sample_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "imag_sample_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "imag_sample_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "imag_sample_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "imag_sample_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "imag_sample_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "imag_sample_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "real_op_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "real_op_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "real_op_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "real_op_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "real_op_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "real_op_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "imag_op_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "imag_op_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "imag_op_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "imag_op_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "imag_op_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "imag_op_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dft",
      "Instances": [
        {
          "ModuleName": "dft_Pipeline_loop_sample",
          "InstanceName": "grp_dft_Pipeline_loop_sample_fu_580"
        },
        {
          "ModuleName": "dft_Pipeline_loop_k_loop_n",
          "InstanceName": "grp_dft_Pipeline_loop_k_loop_n_fu_728"
        }
      ]
    },
    "Info": {
      "dft_Pipeline_loop_sample": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_loop_k_loop_n": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dft_Pipeline_loop_sample": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.202"
        },
        "Loops": [{
            "Name": "loop_sample",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_loop_k_loop_n": {
        "Latency": {
          "LatencyBest": "12582919",
          "LatencyAvg": "12582919",
          "LatencyWorst": "12582919",
          "PipelineII": "12582919",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "loop_k_loop_n",
            "TripCount": "1048576",
            "Latency": "12582917",
            "PipelineII": "12",
            "PipelineDepth": "18"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "874",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1777",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft": {
        "Latency": {
          "LatencyBest": "12583951",
          "LatencyAvg": "12583951",
          "LatencyWorst": "12583951",
          "PipelineII": "12583952",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "9124",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "7716",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-09-26 20:31:05 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
