# vsim -c -do "run.do" work.mpsoc_noc_testbench 
# Start time: 14:42:58 on Apr 13,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mpsoc_noc_pkg(body)
# Loading work.mpsoc_noc_testbench(rtl)
# Loading work.noc_mesh3d(rtl)
# Loading work.noc_vchannel_mux(rtl)
# Loading work.arb_rr(rtl)
# Loading work.noc_router(rtl)
# Loading ieee.math_real(body)
# Loading work.noc_router_input(rtl)
# Loading work.noc_buffer(rtl)
# Loading work.noc_router_lookup(rtl)
# Loading work.noc_router_lookup_slice(rtl)
# Loading work.noc_router_output(rtl)
# Loading work.noc_mux(rtl)
# ** Warning: Design size of 140465 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# do run.do
# End time: 14:42:58 on Apr 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
