#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 28 09:29:48 2019
# Process ID: 38690
# Current directory: /home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.runs/impl_2
# Command line: vivado -log mitx_petalinux_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source mitx_petalinux_wrapper.tcl -notrace
# Log file: /home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.runs/impl_2/mitx_petalinux_wrapper.vdi
# Journal file: /home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source mitx_petalinux_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/mitx_petalinux_processing_system7_0_0.xdc] for cell 'mitx_petalinux_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_processing_system7_0_0/mitx_petalinux_processing_system7_0_0.xdc] for cell 'mitx_petalinux_i/processing_system7_0/inst'
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/mitx_petalinux_rst_processing_system7_0_50M_0_board.xdc] for cell 'mitx_petalinux_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/mitx_petalinux_rst_processing_system7_0_50M_0_board.xdc] for cell 'mitx_petalinux_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/mitx_petalinux_rst_processing_system7_0_50M_0.xdc] for cell 'mitx_petalinux_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_rst_processing_system7_0_50M_0/mitx_petalinux_rst_processing_system7_0_50M_0.xdc] for cell 'mitx_petalinux_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_2_1/mitx_petalinux_axi_gpio_2_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_2_1/mitx_petalinux_axi_gpio_2_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_2/U0'
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_2_1/mitx_petalinux_axi_gpio_2_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_2_1/mitx_petalinux_axi_gpio_2_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_2/U0'
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/mitx_petalinux_axi_gpio_1_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/mitx_petalinux_axi_gpio_1_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_1/U0'
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/mitx_petalinux_axi_gpio_1_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_1_1/mitx_petalinux_axi_gpio_1_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_1/U0'
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/mitx_petalinux_axi_gpio_0_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/mitx_petalinux_axi_gpio_0_1_board.xdc] for cell 'mitx_petalinux_i/axi_gpio_0/U0'
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/mitx_petalinux_axi_gpio_0_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/sources_1/bd/mitx_petalinux/ip/mitx_petalinux_axi_gpio_0_1/mitx_petalinux_axi_gpio_0_1.xdc] for cell 'mitx_petalinux_i/axi_gpio_0/U0'
Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.srcs/constrs_1/new/master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1388.188 ; gain = 425.809 ; free physical = 33346 ; free virtual = 182502
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1466.223 ; gain = 70.031 ; free physical = 33342 ; free virtual = 182498
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a5699fbb

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f2a3af5

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1909.770 ; gain = 0.000 ; free physical = 32988 ; free virtual = 182144

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 164 cells.
Phase 2 Constant Propagation | Checksum: 110e6c030

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1909.770 ; gain = 0.000 ; free physical = 32985 ; free virtual = 182141

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 302 unconnected nets.
INFO: [Opt 31-11] Eliminated 281 unconnected cells.
Phase 3 Sweep | Checksum: 1a5782b66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1909.770 ; gain = 0.000 ; free physical = 32986 ; free virtual = 182142

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1909.770 ; gain = 0.000 ; free physical = 32986 ; free virtual = 182142
Ending Logic Optimization Task | Checksum: 1a5782b66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1909.770 ; gain = 0.000 ; free physical = 32986 ; free virtual = 182142

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a5782b66

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1909.770 ; gain = 0.000 ; free physical = 32985 ; free virtual = 182141
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1909.770 ; gain = 521.582 ; free physical = 32985 ; free virtual = 182141
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1941.785 ; gain = 0.000 ; free physical = 32980 ; free virtual = 182138
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.runs/impl_2/mitx_petalinux_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.801 ; gain = 0.000 ; free physical = 32960 ; free virtual = 182117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1973.801 ; gain = 0.000 ; free physical = 32960 ; free virtual = 182117

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 22a90823

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1973.801 ; gain = 0.000 ; free physical = 32960 ; free virtual = 182117

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 22a90823

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1973.801 ; gain = 0.000 ; free physical = 32959 ; free virtual = 182116

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker

Phase 1.1.1.6 DSPChecker

Phase 1.1.1.4 IOBufferPlacementChecker
Phase 1.1.1.6 DSPChecker | Checksum: 22a90823

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182114

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 22a90823

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182114

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.4 IOBufferPlacementChecker | Checksum: 22a90823

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113

Phase 1.1.1.9 DisallowedInsts
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 22a90823

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113

Phase 1.1.1.10 CheckerForUnsupportedConstraints
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113

Phase 1.1.1.11 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 DisallowedInsts | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113

Phase 1.1.1.12 Laguna PBlock Checker
Phase 1.1.1.10 CheckerForUnsupportedConstraints | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113

Phase 1.1.1.13 ShapesExcludeCompatibilityChecker
Phase 1.1.1.11 CheckerForMandatoryPrePlacedCells | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113

Phase 1.1.1.14 CascadeElementConstraintsChecker
Phase 1.1.1.12 Laguna PBlock Checker | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113

Phase 1.1.1.15 ShapePlacementValidityChecker
Phase 1.1.1.13 ShapesExcludeCompatibilityChecker | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113

Phase 1.1.1.16 IOStdCompatabilityChecker
Phase 1.1.1.14 CascadeElementConstraintsChecker | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113

Phase 1.1.1.17 HdioRelatedChecker
Phase 1.1.1.16 IOStdCompatabilityChecker | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113
Phase 1.1.1.17 HdioRelatedChecker | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32956 ; free virtual = 182113
Phase 1.1.1.15 ShapePlacementValidityChecker | Checksum: 22a90823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32955 ; free virtual = 182112
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 22a90823

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32952 ; free virtual = 182109
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 22a90823

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32950 ; free virtual = 182108

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 22a90823

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32950 ; free virtual = 182108

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: f30ea7d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32950 ; free virtual = 182108
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: f30ea7d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32950 ; free virtual = 182108
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15e315e31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32950 ; free virtual = 182108

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 20d9ce26e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32947 ; free virtual = 182105

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 20d9ce26e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1989.809 ; gain = 16.008 ; free physical = 32947 ; free virtual = 182105
Phase 1.2.1 Place Init Design | Checksum: 1d692ece9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2007.828 ; gain = 34.027 ; free physical = 32939 ; free virtual = 182097
Phase 1.2 Build Placer Netlist Model | Checksum: 1d692ece9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2007.828 ; gain = 34.027 ; free physical = 32939 ; free virtual = 182097

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d692ece9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2007.828 ; gain = 34.027 ; free physical = 32939 ; free virtual = 182097
Phase 1 Placer Initialization | Checksum: 1d692ece9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2007.828 ; gain = 34.027 ; free physical = 32939 ; free virtual = 182096

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b3a46ba2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32882 ; free virtual = 182039

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b3a46ba2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32881 ; free virtual = 182038

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 103d7848b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32880 ; free virtual = 182038

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1efa746c8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32881 ; free virtual = 182038

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1efa746c8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32881 ; free virtual = 182038

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fb1ec18d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32881 ; free virtual = 182038

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: fb1ec18d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32881 ; free virtual = 182038

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 87d21f4d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32871 ; free virtual = 182028

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1391ac824

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32871 ; free virtual = 182028

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1391ac824

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32871 ; free virtual = 182028

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1391ac824

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32870 ; free virtual = 182028
Phase 3 Detail Placement | Checksum: 1391ac824

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32870 ; free virtual = 182028

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 126ce187a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32869 ; free virtual = 182027

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.142. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 26a670555

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32868 ; free virtual = 182025
Phase 4.1 Post Commit Optimization | Checksum: 26a670555

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32868 ; free virtual = 182025

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 26a670555

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32868 ; free virtual = 182025

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 26a670555

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32868 ; free virtual = 182025

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 26a670555

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32868 ; free virtual = 182025

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 26a670555

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32868 ; free virtual = 182025

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 211426386

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32868 ; free virtual = 182025
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 211426386

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32868 ; free virtual = 182025
Ending Placer Task | Checksum: 12c8f47e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32869 ; free virtual = 182026
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2063.855 ; gain = 90.055 ; free physical = 32869 ; free virtual = 182026
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2063.855 ; gain = 0.000 ; free physical = 32864 ; free virtual = 182026
report_io: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2063.855 ; gain = 0.000 ; free physical = 32866 ; free virtual = 182024
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2063.855 ; gain = 0.000 ; free physical = 32865 ; free virtual = 182024
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2063.855 ; gain = 0.000 ; free physical = 32865 ; free virtual = 182024
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b69b7629 ConstDB: 0 ShapeSum: 75f3d1ba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c08e39df

Time (s): cpu = 00:01:48 ; elapsed = 00:01:27 . Memory (MB): peak = 2303.477 ; gain = 239.621 ; free physical = 32581 ; free virtual = 181739

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c08e39df

Time (s): cpu = 00:01:48 ; elapsed = 00:01:27 . Memory (MB): peak = 2303.477 ; gain = 239.621 ; free physical = 32581 ; free virtual = 181739

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c08e39df

Time (s): cpu = 00:01:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2303.477 ; gain = 239.621 ; free physical = 32538 ; free virtual = 181697

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c08e39df

Time (s): cpu = 00:01:49 ; elapsed = 00:01:27 . Memory (MB): peak = 2303.477 ; gain = 239.621 ; free physical = 32538 ; free virtual = 181697
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25a0bcf9b

Time (s): cpu = 00:01:52 ; elapsed = 00:01:29 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32440 ; free virtual = 181599
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.060 | TNS=0.000  | WHS=-0.197 | THS=-85.269|

Phase 2 Router Initialization | Checksum: 22d73aa2b

Time (s): cpu = 00:01:52 ; elapsed = 00:01:30 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15a1e7c31

Time (s): cpu = 00:01:54 ; elapsed = 00:01:30 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 143e78c91

Time (s): cpu = 00:01:56 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.946 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 158624f2d

Time (s): cpu = 00:01:56 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598
Phase 4 Rip-up And Reroute | Checksum: 158624f2d

Time (s): cpu = 00:01:56 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 115bc12b5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.055 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 115bc12b5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 115bc12b5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598
Phase 5 Delay and Skew Optimization | Checksum: 115bc12b5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f7421d34

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.055 | TNS=0.000  | WHS=0.078  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f7421d34

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598
Phase 6 Post Hold Fix | Checksum: 1f7421d34

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0720323 %
  Global Horizontal Routing Utilization  = 0.12864 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c621d00b

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c621d00b

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28b3f79a5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.055 | TNS=0.000  | WHS=0.078  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 28b3f79a5

Time (s): cpu = 00:01:58 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:58 ; elapsed = 00:01:31 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:33 . Memory (MB): peak = 2399.160 ; gain = 335.305 ; free physical = 32439 ; free virtual = 181598
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2399.160 ; gain = 0.000 ; free physical = 32433 ; free virtual = 181598
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hildeb47/proj/ECE1373_ghostSynth/MITXZ7100/mitx_petalinux.runs/impl_2/mitx_petalinux_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 09:32:30 2019...
