
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 358.355 ; gain = 101.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:14]
INFO: [Synth 8-3876] $readmem data file 'menu0.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:67]
INFO: [Synth 8-3876] $readmem data file 'menu1.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:68]
INFO: [Synth 8-3876] $readmem data file 'menu2.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:69]
INFO: [Synth 8-3876] $readmem data file 'menu3.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:70]
INFO: [Synth 8-3876] $readmem data file 'menu4.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:71]
INFO: [Synth 8-3876] $readmem data file 'menu5.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:72]
INFO: [Synth 8-3876] $readmem data file 'lockscreen.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:73]
INFO: [Synth 8-3876] $readmem data file 'unlock0.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:74]
INFO: [Synth 8-3876] $readmem data file 'unlock1.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:75]
INFO: [Synth 8-3876] $readmem data file 'unlock2.mem' is read successfully [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:76]
INFO: [Synth 8-6157] synthesizing module 'clk' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk' (1#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/clk.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_button' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/debouncer_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (2#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_button' (3#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/debouncer_button.v:23]
INFO: [Synth 8-638] synthesizing module 'Audio_Output' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Audio_Output.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Audio_Output' (4#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Audio_Output.vhd:63]
WARNING: [Synth 8-689] width (1) of port connection 'DATA2' does not match port width (12) of module 'Audio_Output' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:81]
INFO: [Synth 8-6157] synthesizing module 'Audio_Input' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Audio_Input.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Input' (5#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Audio_Input.v:25]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (6#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (7#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (8#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'IndividualTasks' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/IndividualTasks.v:23]
INFO: [Synth 8-6157] synthesizing module 'ThousandHz' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ThousandHZ.v:23]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ThousandHZ.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ThousandHz' (9#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ThousandHZ.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (10#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'AudioOutModule' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/AudioOutModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'ringerModule' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ringerModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ringerModule' (11#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ringerModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AudioOutModule' (12#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/AudioOutModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'AudioInModule' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:23]
WARNING: [Synth 8-6090] variable 'COUNT' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:66]
WARNING: [Synth 8-6090] variable 'peak' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:68]
WARNING: [Synth 8-6014] Unused sequential element curr_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:55]
WARNING: [Synth 8-6014] Unused sequential element fixed_peak_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:67]
WARNING: [Synth 8-6014] Unused sequential element vol_level_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:71]
INFO: [Synth 8-6155] done synthesizing module 'AudioInModule' (13#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'OledDigitsModule' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_digit_0' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:23]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:34]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:34]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:34]
INFO: [Synth 8-6155] done synthesizing module 'oled_digit_0' (14#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_digit_4' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:23]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:33]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:33]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:33]
INFO: [Synth 8-6155] done synthesizing module 'oled_digit_4' (15#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_digit_5' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:22]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:32]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:32]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:32]
INFO: [Synth 8-6155] done synthesizing module 'oled_digit_5' (16#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'oled_digit_6' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:23]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:33]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:33]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:33]
INFO: [Synth 8-6155] done synthesizing module 'oled_digit_6' (17#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:23]
WARNING: [Synth 8-567] referenced signal 'sw4' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:45]
WARNING: [Synth 8-567] referenced signal 'four_disp' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:45]
WARNING: [Synth 8-567] referenced signal 'sw5' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:45]
WARNING: [Synth 8-567] referenced signal 'five_disp' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:45]
WARNING: [Synth 8-567] referenced signal 'sw6' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:45]
WARNING: [Synth 8-567] referenced signal 'six_disp' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:45]
WARNING: [Synth 8-567] referenced signal 'zero_disp' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:45]
INFO: [Synth 8-6155] done synthesizing module 'OledDigitsModule' (18#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'mouse_disp_indv' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:14]
INFO: [Synth 8-6157] synthesizing module 'convertXY' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/convertXY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'convertXY' (19#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/convertXY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mouse_disp_indv' (20#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:14]
INFO: [Synth 8-6155] done synthesizing module 'IndividualTasks' (21#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/IndividualTasks.v:23]
INFO: [Synth 8-6157] synthesizing module 'TeamTask' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:23]
INFO: [Synth 8-6157] synthesizing module 'clocks' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_clocks.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (22#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_clocks.v:23]
WARNING: [Synth 8-350] instance 'clock' of module 'clocks' requires 4 connections, but only 3 given [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
INFO: [Synth 8-6157] synthesizing module 'handleClick' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/handleClick.v:23]
INFO: [Synth 8-6155] done synthesizing module 'handleClick' (23#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/handleClick.v:23]
INFO: [Synth 8-6157] synthesizing module 'segment_display' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/segment_display.v:23]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/segment_display.v:36]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/segment_display.v:36]
WARNING: [Synth 8-567] referenced signal 'sw2' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/segment_display.v:36]
INFO: [Synth 8-6155] done synthesizing module 'segment_display' (24#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/segment_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_blocks' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_blocks.v:23]
WARNING: [Synth 8-6090] variable 'oled_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_blocks.v:41]
WARNING: [Synth 8-6090] variable 'oled_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_blocks.v:47]
WARNING: [Synth 8-6090] variable 'oled_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_blocks.v:53]
WARNING: [Synth 8-6090] variable 'oled_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_blocks.v:58]
WARNING: [Synth 8-6090] variable 'oled_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_blocks.v:63]
WARNING: [Synth 8-6090] variable 'oled_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_blocks.v:68]
WARNING: [Synth 8-6090] variable 'oled_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_blocks.v:73]
INFO: [Synth 8-6155] done synthesizing module 'seg_blocks' (25#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_blocks.v:23]
INFO: [Synth 8-6157] synthesizing module 'mouseDisplay' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/mouseDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mouseDisplay' (26#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/mouseDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'segment_recog' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/segment_recog.v:23]
INFO: [Synth 8-6157] synthesizing module 'TeamBeeper' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamBeeper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TeamBeeper' (27#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamBeeper.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'command' does not match port width (5) of module 'TeamBeeper' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/segment_recog.v:33]
INFO: [Synth 8-6155] done synthesizing module 'segment_recog' (28#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/segment_recog.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TeamTask' (29#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:23]
INFO: [Synth 8-6157] synthesizing module 'CartMaster' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:23]
INFO: [Synth 8-6157] synthesizing module 'blocks_display' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_y_movement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'blocks_display' (30#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_y_movement.v:23]
INFO: [Synth 8-6157] synthesizing module 'displayOLED' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:23]
WARNING: [Synth 8-567] referenced signal 'block_pos_y' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'car_x' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'car_y' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'coin_x' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'coin_y' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
INFO: [Synth 8-6155] done synthesizing module 'displayOLED' (31#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'block_pos_y' does not match port width (8) of module 'displayOLED' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:56]
INFO: [Synth 8-6157] synthesizing module 'car_position' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_car_position.v:23]
INFO: [Synth 8-6155] done synthesizing module 'car_position' (32#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_car_position.v:23]
INFO: [Synth 8-6157] synthesizing module 'coins' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_coins.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coins' (33#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_coins.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'rand' does not match port width (4) of module 'coins' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:59]
INFO: [Synth 8-6157] synthesizing module 'digits_counter' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_Segment_Digits.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_480hz' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_clk_480hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_480hz' (34#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_clk_480hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'segment_counter' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_segment_counter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_segment_counter.v:28]
INFO: [Synth 8-6155] done synthesizing module 'segment_counter' (35#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_segment_counter.v:23]
WARNING: [Synth 8-6090] variable 'seg_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_Segment_Digits.v:57]
INFO: [Synth 8-6155] done synthesizing module 'digits_counter' (36#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_Segment_Digits.v:23]
INFO: [Synth 8-6157] synthesizing module 'points_counter' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_points_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'points_counter' (37#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_points_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RNG' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_RNG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RNG' (38#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_RNG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CartMaster' (39#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:23]
INFO: [Synth 8-6157] synthesizing module 'VHpaint' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/VHpaint.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'pixel_index' does not match port width (13) of module 'convertXY' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/VHpaint.v:59]
INFO: [Synth 8-6157] synthesizing module 'SelectColor' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/SelectColor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SelectColor' (40#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/SelectColor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Draw' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Draw.v:23]
	Parameter x_offset bound to: 38 - type: integer 
	Parameter y_offset bound to: 17 - type: integer 
	Parameter border_colour bound to: 16'b1001101111000000 
	Parameter blue bound to: 16'b0000000000011111 
	Parameter red bound to: 16'b1111100000000000 
	Parameter green bound to: 16'b0000011111100000 
	Parameter white bound to: 16'b1111111111111111 
	Parameter black bound to: 16'b0000000000000000 
	Parameter cyan bound to: 16'b0000011111111111 
	Parameter magneta bound to: 16'b1111100000011111 
	Parameter orange bound to: 16'b1111101111000000 
INFO: [Synth 8-6155] done synthesizing module 'Draw' (41#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Draw.v:23]
INFO: [Synth 8-6157] synthesizing module 'altMouseDisplay' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/altMouseDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'altMouseDisplay' (42#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/altMouseDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VHpaint' (43#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/VHpaint.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'pixel_index' does not match port width (16) of module 'VHpaint' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:116]
WARNING: [Synth 8-689] width (4) of port connection 'curr_state' does not match port width (3) of module 'VHpaint' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:116]
INFO: [Synth 8-6157] synthesizing module 'Lenzes' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Lenzes.v:14]
INFO: [Synth 8-6157] synthesizing module 'BlurringModule' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/BlurringModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BlurringModule' (44#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/BlurringModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'OutlineFinder' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OutlineFinder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OutlineFinder' (45#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OutlineFinder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ErsMode7Seg' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ErsMode7Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ErsMode7Seg' (46#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ErsMode7Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'RedMode7Seg' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/RedMode7Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RedMode7Seg' (47#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/RedMode7Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'GreenMode7Seg' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/GreenMode7Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GreenMode7Seg' (48#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/GreenMode7Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BlueMode7Seg' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/BlueMode7Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BlueMode7Seg' (49#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/BlueMode7Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'BlurMode7Seg' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/BlurMode7Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BlurMode7Seg' (50#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/BlurMode7Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'GreyMode7Seg' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/GreyMode7Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GreyMode7Seg' (51#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/GreyMode7Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ZoomMode7Seg' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ZoomMode7Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZoomMode7Seg' (52#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ZoomMode7Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'OutlMode7Seg' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OutlMode7Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OutlMode7Seg' (53#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OutlMode7Seg.v:23]
WARNING: [Synth 8-6014] Unused sequential element pen_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Lenzes.v:151]
INFO: [Synth 8-6155] done synthesizing module 'Lenzes' (54#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Lenzes.v:14]
WARNING: [Synth 8-689] width (4) of port connection 'menu_state' does not match port width (5) of module 'Lenzes' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:129]
INFO: [Synth 8-6157] synthesizing module 'view_wvfrm' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:23]
INFO: [Synth 8-6157] synthesizing module 'extract_exact_vol' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/extract_exact_vol.v:23]
WARNING: [Synth 8-6090] variable 'COUNT' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/extract_exact_vol.v:51]
WARNING: [Synth 8-6090] variable 'peak' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/extract_exact_vol.v:53]
WARNING: [Synth 8-6014] Unused sequential element curr_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/extract_exact_vol.v:40]
INFO: [Synth 8-6155] done synthesizing module 'extract_exact_vol' (55#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/extract_exact_vol.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'fixed_peak' does not match port width (12) of module 'extract_exact_vol' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:65]
INFO: [Synth 8-6157] synthesizing module 'loud_range' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/loud_range.v:23]
WARNING: [Synth 8-6090] variable 'COUNT' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/loud_range.v:51]
WARNING: [Synth 8-6090] variable 'peak' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/loud_range.v:53]
WARNING: [Synth 8-6014] Unused sequential element curr_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/loud_range.v:40]
INFO: [Synth 8-6155] done synthesizing module 'loud_range' (56#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/loud_range.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'vol_level' does not match port width (4) of module 'loud_range' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:66]
WARNING: [Synth 8-689] width (16) of port connection 'fixed_peak' does not match port width (12) of module 'loud_range' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:66]
INFO: [Synth 8-6157] synthesizing module 'soft_range' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/soft_range.v:23]
WARNING: [Synth 8-6090] variable 'COUNT' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/soft_range.v:51]
WARNING: [Synth 8-6090] variable 'peak' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/soft_range.v:53]
WARNING: [Synth 8-6014] Unused sequential element curr_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/soft_range.v:40]
INFO: [Synth 8-6155] done synthesizing module 'soft_range' (57#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/soft_range.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'vol_level' does not match port width (4) of module 'soft_range' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:67]
WARNING: [Synth 8-689] width (16) of port connection 'fixed_peak' does not match port width (12) of module 'soft_range' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:67]
INFO: [Synth 8-6157] synthesizing module 'oled_bar' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_bar.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oled_bar' (58#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/oled_bar.v:23]
WARNING: [Synth 8-567] referenced signal 'sw0' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'soft_samp' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'soft_display_vol' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'led_soft' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'sw1' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'loud_samp' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'loud_display_vol' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'led_loud' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'normal_samp' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'normal_display_vol' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'led_normal' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
WARNING: [Synth 8-567] referenced signal 'wre' should be on the sensitivity list [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:74]
INFO: [Synth 8-6157] synthesizing module 'seg_display_mod_k' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_display_mod_k.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_100kHz' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/count_100kHz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_100kHz' (59#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/count_100kHz.v:23]
INFO: [Synth 8-6157] synthesizing module 'binary_to_seg_converter' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/binary_to_seg_converter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binary_to_seg_converter' (60#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/binary_to_seg_converter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg_display_mod_k' (61#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/seg_display_mod_k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'view_wvfrm' (62#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/view_wvfrm.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClapCounter' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ClapCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClapCounter' (63#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/ClapCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (64#1) [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:14]
WARNING: [Synth 8-3331] design VHpaint has unconnected port pixel_index[15]
WARNING: [Synth 8-3331] design VHpaint has unconnected port pixel_index[14]
WARNING: [Synth 8-3331] design VHpaint has unconnected port pixel_index[13]
WARNING: [Synth 8-3331] design VHpaint has unconnected port curr_state[2]
WARNING: [Synth 8-3331] design VHpaint has unconnected port curr_state[1]
WARNING: [Synth 8-3331] design VHpaint has unconnected port curr_state[0]
WARNING: [Synth 8-3331] design points_counter has unconnected port CLOCK
WARNING: [Synth 8-3331] design coins has unconnected port CLOCK
WARNING: [Synth 8-3331] design displayOLED has unconnected port CLOCK
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[6]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[5]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[4]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[3]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[2]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[1]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[0]
WARNING: [Synth 8-3331] design blocks_display has unconnected port CLOCK
WARNING: [Synth 8-3331] design CartMaster has unconnected port btnC
WARNING: [Synth 8-3331] design segment_recog has unconnected port segment[12]
WARNING: [Synth 8-3331] design segment_recog has unconnected port segment[11]
WARNING: [Synth 8-3331] design segment_recog has unconnected port segment[10]
WARNING: [Synth 8-3331] design segment_recog has unconnected port segment[9]
WARNING: [Synth 8-3331] design segment_recog has unconnected port segment[8]
WARNING: [Synth 8-3331] design segment_recog has unconnected port segment[7]
WARNING: [Synth 8-3331] design segment_recog has unconnected port indv_an[3]
WARNING: [Synth 8-3331] design segment_recog has unconnected port indv_an[2]
WARNING: [Synth 8-3331] design segment_recog has unconnected port indv_an[1]
WARNING: [Synth 8-3331] design segment_recog has unconnected port indv_an[0]
WARNING: [Synth 8-3331] design seg_blocks has unconnected port segment_status[12]
WARNING: [Synth 8-3331] design seg_blocks has unconnected port segment_status[11]
WARNING: [Synth 8-3331] design seg_blocks has unconnected port segment_status[10]
WARNING: [Synth 8-3331] design seg_blocks has unconnected port segment_status[9]
WARNING: [Synth 8-3331] design seg_blocks has unconnected port segment_status[8]
WARNING: [Synth 8-3331] design seg_blocks has unconnected port segment_status[7]
WARNING: [Synth 8-3331] design segment_display has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_6 has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_5 has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_4 has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_0 has unconnected port CLOCK
WARNING: [Synth 8-3331] design OledDigitsModule has unconnected port reset
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[15]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[14]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[13]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[12]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[11]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[10]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[9]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[8]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[7]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[3]
WARNING: [Synth 8-3331] design IndividualTasks has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1030.172 ; gain = 773.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clock:counter[25] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[24] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[23] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[22] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[21] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[20] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[19] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[18] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[17] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[16] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[15] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[14] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[13] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[12] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[11] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[10] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[9] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[8] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[7] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[6] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[5] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[4] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[3] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[2] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[1] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin clock:counter[0] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/TeamTask.v:62]
WARNING: [Synth 8-3295] tying undriven pin Mouse:rst to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[11] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[10] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[9] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[8] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[7] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[6] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[5] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[4] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[3] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[2] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[1] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[0] to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:setx to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:sety to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:setmax_x to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin Mouse:setmax_y to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:83]
WARNING: [Synth 8-3295] tying undriven pin od0:reset to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:84]
WARNING: [Synth 8-3295] tying undriven pin od1:reset to constant 0 [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:85]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1030.172 ; gain = 773.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1030.172 ; gain = 773.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1390.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "canvas_reg[32][32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "canvas_reg[32][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ver_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OutlineFinder.v:91]
WARNING: [Synth 8-6014] Unused sequential element ver_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OutlineFinder.v:91]
INFO: [Synth 8-802] inferred FSM for state register 'stg_reg' in module 'ErsMode7Seg'
INFO: [Synth 8-802] inferred FSM for state register 'stg_reg' in module 'RedMode7Seg'
INFO: [Synth 8-802] inferred FSM for state register 'stg_reg' in module 'GreenMode7Seg'
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'stg_reg' in module 'BlueMode7Seg'
INFO: [Synth 8-802] inferred FSM for state register 'stg_reg' in module 'BlurMode7Seg'
INFO: [Synth 8-802] inferred FSM for state register 'stg_reg' in module 'GreyMode7Seg'
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'stg_reg' in module 'OutlMode7Seg'
INFO: [Synth 8-5546] ROM "mem_reg[23][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_offset0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_offset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mem_reg[23][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_offset0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_offset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number_of_claps0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "audio_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                shiftout |                             0010 |                               01
                syncdata |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Audio_Output'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/Cart/E_segment_counter.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stg_reg' using encoding 'sequential' in module 'ErsMode7Seg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stg_reg' using encoding 'sequential' in module 'RedMode7Seg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stg_reg' using encoding 'one-hot' in module 'GreenMode7Seg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stg_reg' using encoding 'sequential' in module 'BlueMode7Seg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stg_reg' using encoding 'sequential' in module 'BlurMode7Seg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stg_reg' using encoding 'sequential' in module 'GreyMode7Seg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stg_reg' using encoding 'sequential' in module 'OutlMode7Seg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:49 ; elapsed = 00:04:57 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk                    |          27|      3456|
|2     |AudioOutModule__GC0    |           1|      1353|
|3     |AudioInModule__GC0     |           1|      1219|
|4     |OledDigitsModule__GC0  |           1|      2705|
|5     |mouse_disp_indv__GC0   |           1|      1462|
|6     |IndividualTasks__GC0   |           1|       284|
|7     |segment_recog__GC0     |           1|      1726|
|8     |TeamTask__GC0          |           1|      3366|
|9     |Draw__GB0              |           1|     46925|
|10    |Draw__GB1              |           1|     23670|
|11    |Draw__GB2              |           1|     18990|
|12    |Draw__GB3              |           1|     28270|
|13    |Draw__GB4              |           1|     39519|
|14    |VHpaint__GC0           |           1|      2127|
|15    |Lenzes__GC0            |           1|     21799|
|16    |extract_exact_vol__GC0 |           1|       918|
|17    |loud_range__GC0        |           1|      1110|
|18    |soft_range__GC0        |           1|      1076|
|19    |count_100kHz__GC0      |           1|         8|
|20    |seg_display_mod_k__GC0 |           1|      2023|
|21    |view_wvfrm__GC0        |           1|      8072|
|22    |Top_Student__GCB0      |           1|     32347|
|23    |Top_Student__GCB1      |           1|     28245|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 20    
	   2 Input     27 Bit       Adders := 29    
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	  13 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	  24 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	  24 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 22    
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 19    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 1092  
	                2 Bit    Registers := 388   
	                1 Bit    Registers := 120   
+---Muxes : 
	   2 Input     40 Bit        Muxes := 6     
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     32 Bit        Muxes := 11    
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	  32 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 20    
	  17 Input     17 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 34    
	   2 Input     16 Bit        Muxes := 332   
	   3 Input     16 Bit        Muxes := 5     
	   8 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 77    
	   3 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 15    
	   2 Input      9 Bit        Muxes := 8     
	  11 Input      9 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 1     
	  37 Input      8 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 11    
	  32 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 14    
	   3 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 11    
	   3 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 4     
	  37 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 26    
	   3 Input      2 Bit        Muxes := 38    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6976  
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3044  
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 9     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
Module clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ringerModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module AudioOutModule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AudioInModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module oled_digit_0 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
Module oled_digit_4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
Module OledDigitsModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module mouse_disp_indv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module ThousandHz__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debouncer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debouncer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TeamBeeper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module segment_recog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 21    
	  11 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module clocks__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ThousandHz__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debouncer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debouncer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module handleClick 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
Module segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module seg_blocks 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
Module mouseDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module TeamTask 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1089  
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 6501  
	   3 Input      1 Bit        Muxes := 3036  
	   9 Input      1 Bit        Muxes := 1     
Module ThousandHz__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SelectColor 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module altMouseDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module VHpaint 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module BlurringModule 
Detailed RTL Component Info : 
+---Adders : 
	  24 Input     11 Bit       Adders := 1     
	  24 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 24    
Module OutlineFinder 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     16 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module ErsMode7Seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module RedMode7Seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module GreenMode7Seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module BlueMode7Seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module BlurMode7Seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module GreyMode7Seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module ZoomMode7Seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
Module OutlMode7Seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module Lenzes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 384   
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 418   
Module extract_exact_vol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
Module loud_range 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
Module soft_range 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
Module count_100kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module binary_to_seg_converter__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module binary_to_seg_converter__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module binary_to_seg_converter__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module binary_to_seg_converter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module seg_display_mod_k 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module oled_bar 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 295   
	   2 Input     11 Bit        Muxes := 14    
Module view_wvfrm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
Module DFF__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Audio_Output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Input 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module clocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blocks_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module displayOLED 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
Module ThousandHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DFF__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module car_position 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module coins 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_480hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module segment_counter 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module digits_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module points_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
Module RNG 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module CartMaster 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module DFF__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ClapCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Oled_Display__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "beeper/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LD15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "timing" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aud_in_indvi_3/\an_reg[0] )
INFO: [Synth 8-3886] merging instance 'aud_in_indvi_3/an_reg[1]' (FDSE) to 'aud_in_indvi_3/an_reg[3]'
INFO: [Synth 8-3886] merging instance 'aud_in_indvi_3/an_reg[2]' (FDSE) to 'aud_in_indvi_3/an_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aud_in_indvi_3/\an_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (aud_in_indvi_3/\seg_reg[7] )
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[0]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[1]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[2]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[3]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[4]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[5]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[6]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[7]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[8]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[9]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[10]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[12]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[13]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line56i_5/oled_data_reg[14]' (FDSE) to 'nolabel_line56i_5/oled_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sgri_7/\lastCommand_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sgri_7/\timing_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sgri_7/\an_reg[1] )
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[0]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[0]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[1]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[1]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[2]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[2]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[3]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[3]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[4]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[4]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[5]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[5]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[6]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[6]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[7]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[7]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[8]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[8]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[9]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[9]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[10]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[10]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[11]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[11]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[12]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[12]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[13]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[13]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/nolabel_line77/oled_data_reg[14]' (FDSE) to 'teami_8/nolabel_line77/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/sb/oled_data_reg[14]' (FDS) to 'teami_8/sb/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'teami_8/clickHandler/seglit_reg[7]' (FDE) to 'teami_8/clickHandler/seglit_reg[8]'
INFO: [Synth 8-3886] merging instance 'teami_8/clickHandler/seglit_reg[8]' (FDE) to 'teami_8/clickHandler/seglit_reg[9]'
INFO: [Synth 8-3886] merging instance 'teami_8/clickHandler/seglit_reg[9]' (FDE) to 'teami_8/clickHandler/seglit_reg[10]'
INFO: [Synth 8-3886] merging instance 'teami_8/clickHandler/seglit_reg[10]' (FDE) to 'teami_8/clickHandler/seglit_reg[11]'
INFO: [Synth 8-3886] merging instance 'teami_8/clickHandler/seglit_reg[11]' (FDE) to 'teami_8/clickHandler/seglit_reg[12]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[0]' (FD) to 'teami_8/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[1]' (FD) to 'teami_8/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[2]' (FD) to 'teami_8/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[3]' (FD) to 'teami_8/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[4]' (FD) to 'teami_8/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[5]' (FD) to 'teami_8/oled_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[6]' (FD) to 'teami_8/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[7]' (FD) to 'teami_8/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[8]' (FD) to 'teami_8/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[9]' (FD) to 'teami_8/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[11]' (FD) to 'teami_8/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[12]' (FD) to 'teami_8/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[13]' (FD) to 'teami_8/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'teami_8/oled_data_reg[14]' (FD) to 'teami_8/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line67/oled_data_reg[0]' (FDS) to 'nolabel_line116i_14/nolabel_line67/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[0]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line67/oled_data_reg[1]' (FDS) to 'nolabel_line116i_14/nolabel_line67/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[1]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line67/oled_data_reg[2]' (FDS) to 'nolabel_line116i_14/nolabel_line67/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[2]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[3]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[4]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[5]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line67/oled_data_reg[6]' (FDS) to 'nolabel_line116i_14/nolabel_line67/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[6]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line67/oled_data_reg[7]' (FDS) to 'nolabel_line116i_14/nolabel_line67/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[7]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[8]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[9]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[10]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line67/oled_data_reg[11]' (FDS) to 'nolabel_line116i_14/nolabel_line67/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[11]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line67/oled_data_reg[12]' (FDS) to 'nolabel_line116i_14/nolabel_line67/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[12]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line67/oled_data_reg[13]' (FDS) to 'nolabel_line116i_14/nolabel_line67/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[13]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line116i_14/nolabel_line69/oled_data_reg[14]' (FDR) to 'nolabel_line116i_14/nolabel_line69/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'sg_displayi_20/b0/seg_output_reg[7]' (FD) to 'sg_displayi_20/b1/seg_output_reg[7]'
INFO: [Synth 8-3886] merging instance 'sg_displayi_20/b1/seg_output_reg[7]' (FD) to 'sg_displayi_20/b3/seg_output_reg[7]'
INFO: [Synth 8-3886] merging instance 'sg_displayi_20/b2/seg_output_reg[7]' (FD) to 'sg_displayi_20/b3/seg_output_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sg_displayi_20/\b3/seg_output_reg[7] )
INFO: [Synth 8-3886] merging instance 'di_21/d/oled_data_reg[0]' (FD) to 'di_21/d/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'di_21/d/oled_data_reg[1]' (FD) to 'di_21/d/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'di_21/d/oled_data_reg[2]' (FD) to 'di_21/d/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'di_21/d/oled_data_reg[3]' (FD) to 'di_21/d/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'di_21/d/oled_data_reg[5]' (FD) to 'di_21/d/oled_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'di_21/d/oled_data_reg[6]' (FD) to 'di_21/d/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'di_21/d/oled_data_reg[7]' (FD) to 'di_21/d/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'di_21/d/oled_data_reg[8]' (FD) to 'di_21/d/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'di_21/d/oled_data_reg[9]' (FD) to 'di_21/d/oled_data_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level8_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (di_21/\vol_level9_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (indvi_6/\mouseClk/counter_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (teami_8/\debounce_clk/counter_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line116i_14/\debounce_clk/counter_reg[30] )
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\canvas_reg[31][16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\canvas_reg[31][16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\canvas_reg[31][16][2] )
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ver_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OutlineFinder.v:91]
WARNING: [Synth 8-6014] Unused sequential element ver_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OutlineFinder.v:91]
WARNING: [Synth 8-6014] Unused sequential element hor_reg was removed.  [C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.srcs/sources_1/new/OutlineFinder.v:90]
DSP Report: Generating DSP hor_reg, operation Mode is: (A*B)'.
DSP Report: register hor_reg is absorbed into DSP hor_reg.
DSP Report: operator hor0 is absorbed into DSP hor_reg.
DSP Report: Generating DSP abs_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register abs_reg is absorbed into DSP abs_reg.
DSP Report: register ver_reg is absorbed into DSP abs_reg.
DSP Report: operator abs0 is absorbed into DSP abs_reg.
DSP Report: operator ver0 is absorbed into DSP abs_reg.
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "mem_reg[23][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[23][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (img_blur/\blue_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line80/seg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line83/seg_reg[4] )
WARNING: [Synth 8-3332] Sequential element (blue_reg[7]) is unused and will be removed from module BlurringModule.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (img_blur/\green_reg[8] )
WARNING: [Synth 8-3332] Sequential element (green_reg[8]) is unused and will be removed from module BlurringModule.
WARNING: [Synth 8-3331] design points_counter has unconnected port CLOCK
WARNING: [Synth 8-3331] design displayOLED has unconnected port CLOCK
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[6]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[5]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[4]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[3]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[2]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[1]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[0]
WARNING: [Synth 8-3331] design CartMaster has unconnected port btnC
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\counter_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cartMaster/\counter_reg[25] )
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[4]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[3]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[2]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[1]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[0]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/clk_625mhz_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (counter_reg[25]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (counter_reg[18]) is unused and will be removed from module CartMaster.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cartMaster/\KHz/counter_reg[30] )
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[30]) is unused and will be removed from module CartMaster.
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:03 ; elapsed = 00:08:53 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
|Top_Student | p_0_out    | 8192x16       | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|OutlineFinder | (A*B)'         | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|OutlineFinder | (PCIN+(A*B)')' | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk                    |           6|        89|
|2     |AudioOutModule__GC0    |           1|       134|
|3     |AudioInModule__GC0     |           1|       309|
|4     |OledDigitsModule__GC0  |           1|       346|
|5     |mouse_disp_indv__GC0   |           1|       900|
|6     |IndividualTasks__GC0   |           1|       112|
|7     |segment_recog__GC0     |           1|       505|
|8     |TeamTask__GC0          |           1|      1203|
|9     |Draw__GB0              |           1|      2832|
|10    |Draw__GB1              |           1|      1888|
|11    |Draw__GB2              |           1|      1777|
|12    |Draw__GB3              |           1|      1808|
|13    |Draw__GB4              |           1|      1860|
|14    |VHpaint__GC0           |           1|       926|
|15    |Lenzes__GC0            |           1|     11015|
|16    |extract_exact_vol__GC0 |           1|       335|
|17    |loud_range__GC0        |           1|       338|
|18    |soft_range__GC0        |           1|       309|
|19    |count_100kHz__GC0      |           1|         7|
|20    |seg_display_mod_k__GC0 |           1|       747|
|21    |view_wvfrm__GC0        |           1|      1565|
|22    |Top_Student__GCB0      |           1|     11303|
|23    |Top_Student__GCB1      |           1|      3903|
|24    |clk__1                 |           1|        87|
|25    |clk__2                 |           2|        88|
|26    |clk__3                 |           1|        87|
|27    |clk__4                 |           1|        88|
|28    |clk__5                 |           2|        88|
|29    |clk__6                 |           1|        88|
|30    |clk__7                 |           1|        86|
|31    |clk__8                 |           1|        90|
|32    |clk__9                 |           1|        89|
|33    |clk__10                |           1|        90|
|34    |clk__11                |           1|        89|
|35    |clk__12                |           1|        87|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:12 ; elapsed = 00:09:03 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:15 ; elapsed = 00:09:07 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk                    |           6|        89|
|2     |AudioOutModule__GC0    |           1|       134|
|3     |AudioInModule__GC0     |           1|       309|
|4     |OledDigitsModule__GC0  |           1|       346|
|5     |mouse_disp_indv__GC0   |           1|       900|
|6     |IndividualTasks__GC0   |           1|       112|
|7     |segment_recog__GC0     |           1|       505|
|8     |TeamTask__GC0          |           1|      1203|
|9     |Draw__GB0              |           1|      2729|
|10    |Draw__GB1              |           1|      1770|
|11    |Draw__GB2              |           1|      1658|
|12    |Draw__GB3              |           1|      1698|
|13    |Draw__GB4              |           1|      1860|
|14    |VHpaint__GC0           |           1|       903|
|15    |Lenzes__GC0            |           1|     11015|
|16    |extract_exact_vol__GC0 |           1|       335|
|17    |loud_range__GC0        |           1|       338|
|18    |soft_range__GC0        |           1|       309|
|19    |count_100kHz__GC0      |           1|         7|
|20    |seg_display_mod_k__GC0 |           1|       747|
|21    |view_wvfrm__GC0        |           1|      1565|
|22    |Top_Student__GCB0      |           1|     11270|
|23    |Top_Student__GCB1      |           1|      3805|
|24    |clk__1                 |           1|        87|
|25    |clk__2                 |           2|        88|
|26    |clk__3                 |           1|        87|
|27    |clk__4                 |           1|        88|
|28    |clk__5                 |           2|        88|
|29    |clk__6                 |           1|        88|
|30    |clk__7                 |           1|        86|
|31    |clk__8                 |           1|        90|
|32    |clk__9                 |           1|        89|
|33    |clk__10                |           1|        90|
|34    |clk__11                |           1|        89|
|35    |clk__12                |           1|        87|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sg_displayi_20/\seg_reg[7] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:22 ; elapsed = 00:09:21 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk                    |           1|        54|
|2     |AudioOutModule__GC0    |           1|        80|
|3     |AudioInModule__GC0     |           1|       181|
|4     |OledDigitsModule__GC0  |           1|       152|
|5     |mouse_disp_indv__GC0   |           1|       218|
|6     |IndividualTasks__GC0   |           1|        65|
|7     |segment_recog__GC0     |           1|       175|
|8     |TeamTask__GC0          |           1|       557|
|9     |Draw__GB0              |           1|      2510|
|10    |Draw__GB1              |           1|      1426|
|11    |Draw__GB2              |           1|      1212|
|12    |Draw__GB3              |           1|      1539|
|13    |Draw__GB4              |           1|      1663|
|14    |VHpaint__GC0           |           1|       351|
|15    |Lenzes__GC0            |           1|      5033|
|16    |extract_exact_vol__GC0 |           1|       185|
|17    |loud_range__GC0        |           1|       173|
|18    |soft_range__GC0        |           1|       176|
|19    |count_100kHz__GC0      |           1|         4|
|20    |seg_display_mod_k__GC0 |           1|       110|
|21    |view_wvfrm__GC0        |           1|      1046|
|22    |Top_Student__GCB0      |           1|      4489|
|23    |Top_Student__GCB1      |           1|      1808|
|24    |clk__1                 |           1|        54|
|25    |clk__2                 |           1|        54|
|26    |clk__3                 |           1|        54|
|27    |clk__4                 |           1|        54|
|28    |clk__5                 |           1|        54|
|29    |clk__6                 |           1|        54|
|30    |clk__7                 |           1|        54|
|31    |clk__8                 |           1|        54|
|32    |clk__9                 |           1|        54|
|33    |clk__10                |           1|        54|
|34    |clk__11                |           1|        54|
|35    |clk__12                |           1|        54|
|36    |clk__13                |           1|        54|
|37    |clk__14                |           1|        54|
|38    |clk__15                |           1|        54|
|39    |clk__16                |           1|        54|
|40    |clk__17                |           1|        54|
|41    |clk__18                |           1|        54|
|42    |clk__19                |           1|        54|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Mouse/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to Mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop Mouse/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to Mouse/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:24 ; elapsed = 00:09:24 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:25 ; elapsed = 00:09:24 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:26 ; elapsed = 00:09:25 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:26 ; elapsed = 00:09:26 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:27 ; elapsed = 00:09:26 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:27 ; elapsed = 00:09:26 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top_Student | aud/temp1_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Top_Student | aud/temp2_reg[15] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |    10|
|2     |CARRY4    |   842|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |   210|
|6     |LUT2      |  1364|
|7     |LUT3      |  1621|
|8     |LUT4      |  2177|
|9     |LUT5      |  3886|
|10    |LUT6      |  6920|
|11    |MUXF7     |  1208|
|12    |MUXF8     |   185|
|13    |SRL16E    |     2|
|14    |FDE_1     |    64|
|15    |FDRE      |  5968|
|16    |FDSE      |    52|
|17    |LD        |     7|
|18    |IBUF      |    18|
|19    |IOBUF     |     2|
|20    |OBUF      |    48|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------------------+------+
|      |Instance              |Module                     |Cells |
+------+----------------------+---------------------------+------+
|1     |top                   |                           | 24586|
|2     |  Mouse               |MouseCtl                   |  4418|
|3     |    Inst_Ps2Interface |Ps2Interface               |   284|
|4     |  aud                 |Audio_Output               |    69|
|5     |  cartMaster          |CartMaster                 |   960|
|6     |    KHz               |ThousandHz_53              |    54|
|7     |    blks              |blocks_display             |    70|
|8     |    car_pos           |car_position               |   153|
|9     |      db_btnD         |debouncer_button_55        |     4|
|10    |        D0            |DFF_68                     |     1|
|11    |        D1            |DFF_69                     |     2|
|12    |        D2            |DFF_70                     |     1|
|13    |      db_btnL         |debouncer_button_56        |     5|
|14    |        D0            |DFF_65                     |     1|
|15    |        D1            |DFF_66                     |     1|
|16    |        D2            |DFF_67                     |     3|
|17    |      db_btnR         |debouncer_button_57        |     5|
|18    |        D0            |DFF_62                     |     1|
|19    |        D1            |DFF_63                     |     3|
|20    |        D2            |DFF_64                     |     1|
|21    |      db_btnU         |debouncer_button_58        |    11|
|22    |        D0            |DFF_59                     |     1|
|23    |        D1            |DFF_60                     |     8|
|24    |        D2            |DFF_61                     |     2|
|25    |    clk               |clocks_54                  |    48|
|26    |    coin              |coins                      |    62|
|27    |    digit_count       |digits_counter             |   155|
|28    |      clk             |clk_480hz                  |    24|
|29    |      cnt             |segment_counter            |    15|
|30    |    disp              |displayOLED                |   167|
|31    |    pts_cnt           |points_counter             |   215|
|32    |    rng               |RNG                        |    15|
|33    |  clapper             |ClapCounter                |   116|
|34    |  clock_1kHz          |clk                        |    54|
|35    |  clock_20kHz         |clk_0                      |    54|
|36    |  clock_50MHz         |clk_1                      |    54|
|37    |  clock_oled666       |clk_2                      |    54|
|38    |  d                   |view_wvfrm                 |  1619|
|39    |    clock_10          |clk_45                     |    54|
|40    |    d                 |oled_bar                   |   458|
|41    |    l                 |loud_range                 |   172|
|42    |      clock_20k       |clk_52                     |    54|
|43    |    s                 |soft_range                 |   274|
|44    |      clock_20k       |clk_51                     |    54|
|45    |    sg_display        |seg_display_mod_k          |   119|
|46    |      b0              |binary_to_seg_converter    |     7|
|47    |      b1              |binary_to_seg_converter_47 |     7|
|48    |      b2              |binary_to_seg_converter_48 |     7|
|49    |      b3              |binary_to_seg_converter_49 |     7|
|50    |      count100k       |count_100kHz               |    69|
|51    |        clock_100k    |clk_50                     |    54|
|52    |    v                 |extract_exact_vol          |   192|
|53    |      clock_20k       |clk_46                     |    54|
|54    |  dbM_btnC            |debouncer_button           |     9|
|55    |    D0                |DFF_42                     |     1|
|56    |    D1                |DFF_43                     |     5|
|57    |    D2                |DFF_44                     |     3|
|58    |  db_btnC             |debouncer_button_3         |     5|
|59    |    D0                |DFF_39                     |     1|
|60    |    D1                |DFF_40                     |     3|
|61    |    D2                |DFF_41                     |     1|
|62    |  db_btnD             |debouncer_button_4         |     5|
|63    |    D0                |DFF_36                     |     1|
|64    |    D1                |DFF_37                     |     3|
|65    |    D2                |DFF_38                     |     1|
|66    |  db_btnL             |debouncer_button_5         |     4|
|67    |    D0                |DFF_33                     |     1|
|68    |    D1                |DFF_34                     |     2|
|69    |    D2                |DFF_35                     |     1|
|70    |  db_btnR             |debouncer_button_6         |     5|
|71    |    D0                |DFF_30                     |     1|
|72    |    D1                |DFF_31                     |     3|
|73    |    D2                |DFF_32                     |     1|
|74    |  db_btnU             |debouncer_button_7         |     4|
|75    |    D0                |DFF                        |     1|
|76    |    D1                |DFF_28                     |     2|
|77    |    D2                |DFF_29                     |     1|
|78    |  indv                |IndividualTasks            |   571|
|79    |    aud_in_indv       |AudioInModule              |   134|
|80    |    aud_out_indv      |AudioOutModule             |   187|
|81    |      clk2f           |clk_26                     |    54|
|82    |      clkf            |clk_27                     |    54|
|83    |      ringer          |ringerModule               |    77|
|84    |    mouseClk          |ThousandHz_21              |    59|
|85    |    nolabel_line51    |debouncer_22               |     3|
|86    |    nolabel_line52    |debouncer_23               |     4|
|87    |    nolabel_line56    |mouse_disp_indv            |   102|
|88    |      Oled_clock      |clk_24                     |    54|
|89    |      xy_conv         |convertXY_25               |    42|
|90    |    oled_dig_indv     |OledDigitsModule           |    82|
|91    |      Zero            |oled_digit_0               |    82|
|92    |  my_audio_unit       |Audio_Input                |   266|
|93    |  nolabel_line116     |VHpaint                    |  5943|
|94    |    debounce_clk      |ThousandHz_18              |    54|
|95    |    nolabel_line58    |debouncer_19               |     5|
|96    |    nolabel_line67    |SelectColor                |  1347|
|97    |    nolabel_line68    |Draw                       |  4355|
|98    |    nolabel_line69    |altMouseDisplay            |    11|
|99    |    xy_conv           |convertXY_20               |   158|
|100   |  nolabel_line129     |Lenzes                     |  3871|
|101   |    img_blur          |BlurringModule             |  1328|
|102   |    img_outline       |OutlineFinder              |   924|
|103   |    led_clock         |clk_15                     |    62|
|104   |    nolabel_line76    |ErsMode7Seg                |    24|
|105   |    nolabel_line77    |RedMode7Seg                |    16|
|106   |    nolabel_line78    |GreenMode7Seg              |    18|
|107   |    nolabel_line79    |BlueMode7Seg               |    13|
|108   |    nolabel_line80    |BlurMode7Seg               |    20|
|109   |    nolabel_line81    |GreyMode7Seg               |    24|
|110   |    nolabel_line82    |ZoomMode7Seg               |    10|
|111   |    nolabel_line83    |OutlMode7Seg               |    18|
|112   |    oled_clock        |clk_16                     |    54|
|113   |    segment_clock     |clk_17                     |    54|
|114   |  od0                 |Oled_Display               |  5063|
|115   |  od1                 |Oled_Display_8             |   429|
|116   |  team                |TeamTask                   |   559|
|117   |    clickHandler      |handleClick                |    57|
|118   |    clock             |clocks                     |    13|
|119   |    debounce_clk      |ThousandHz                 |    54|
|120   |    nolabel_line68    |debouncer                  |    11|
|121   |    nolabel_line69    |debouncer_12               |     2|
|122   |    nolabel_line77    |mouseDisplay               |    11|
|123   |    sb                |seg_blocks                 |    56|
|124   |    sd                |segment_display            |    63|
|125   |    sgr               |segment_recog              |   239|
|126   |      beeper          |TeamBeeper                 |    88|
|127   |      seg_clock       |clk_13                     |    54|
|128   |      sound_clock     |clk_14                     |    55|
|129   |    xy_conv           |convertXY                  |    47|
|130   |  unc0                |clk_9                      |    56|
|131   |  unc1                |clk_10                     |    54|
|132   |  unc2                |clk_11                     |    55|
+------+----------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:27 ; elapsed = 00:09:26 . Memory (MB): peak = 1391.262 ; gain = 1134.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:47 ; elapsed = 00:09:12 . Memory (MB): peak = 1391.262 ; gain = 773.441
Synthesis Optimization Complete : Time (s): cpu = 00:08:27 ; elapsed = 00:09:27 . Memory (MB): peak = 1391.262 ; gain = 1134.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 64 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
589 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:31 ; elapsed = 00:09:32 . Memory (MB): peak = 1391.262 ; gain = 1147.594
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/eugen/Downloads/rush2.xpr/MouseAudioDisplay/MouseAudioDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1391.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 19:03:12 2023...
