Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,228
design__instance__area,3705
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00024941947776824236
power__switching__total,0.00006498514994746074
power__leakage__total,0.000001607837248229771
power__total,0.00031601247610524297
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25771080443542993
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.257712747325778
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12641907323242219
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.949265359852713
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.126419
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.603401
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2674878727560033
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2674894825794345
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6548410887779875
timing__setup__ws__corner:nom_slow_1p08V_125C,13.827858360851137
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.654841
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.994459
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2614456225514724
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2614473989083621
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3199996469490682
timing__setup__ws__corner:nom_typ_1p20V_25C,14.551653627281912
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.320000
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.024401
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25771080443542993
clock__skew__worst_setup,0.257712747325778
timing__hold__ws,0.12641907323242219
timing__setup__ws,13.827858360851137
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.126419
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.994459
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,228
design__instance__area__stdcell,3705
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.128017
design__instance__utilization__stdcell,0.128017
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,19
design__instance__area__class:inverter,103.421
design__instance__count__class:sequential_cell,34
design__instance__area__class:sequential_cell,1603.93
design__instance__count__class:multi_input_combinational_cell,85
design__instance__area__class:multi_input_combinational_cell,749.347
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,75
design__instance__area__class:timing_repair_buffer,1134
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5417.95
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,59
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,275
route__net__special,2
route__drc_errors__iter:0,114
route__wirelength__iter:0,5806
route__drc_errors__iter:1,46
route__wirelength__iter:1,5793
route__drc_errors__iter:2,67
route__wirelength__iter:2,5774
route__drc_errors__iter:3,0
route__wirelength__iter:3,5711
route__drc_errors,0
route__wirelength,5711
route__vias,1385
route__vias__singlecut,1385
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,189.395
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,55
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,55
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,55
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,55
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000014119
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000142744
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000353222
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000142744
design_powergrid__voltage__worst,0.0000142744
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000142744
design_powergrid__drop__worst__net:VPWR,0.000014119
design_powergrid__voltage__worst__net:VGND,0.0000142744
design_powergrid__drop__worst__net:VGND,0.0000142744
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000376999999999999990351576446834247491324276779778301715850830078125
ir__drop__worst,0.00001410000000000000052661867921965921368609997443854808807373046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
