<stg><name>top</name>


<trans_list>

<trans id="2660" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="11" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="12" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="14" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="19" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="21" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="22" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="24" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="29" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="31" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="32" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="33" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="34" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="35" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="37" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="38" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="39" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="40" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="41" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="42" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="43" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="44" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="46" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="49" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="50" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="51" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="52" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="67" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="68" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="69" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="75" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="76" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="78" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="99" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="100" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="101" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="102" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="105" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="106" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="107" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="108" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="109" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="110" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="111" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="116" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="118" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="119" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="120" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="125" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="126" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="126" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="127" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="133" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="148" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="149" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="149" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="150" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="150" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="160" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="181" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="182" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2981" from="182" to="254">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="190" to="191">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="190" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2949" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2955" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2959" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2960" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2962" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2963" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2973" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="253" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="254" to="255">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="254" to="274">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="255" to="256">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="255" to="254">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2985" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2987" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2988" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2989" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2990" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2992" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2994" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2995" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2997" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="273" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="274" to="275">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="274" to="284">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3006" from="275" to="276">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="275" to="274">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="276" to="277">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3008" from="276" to="282">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3010" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3013" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="281" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3016" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3017" from="283" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="284" to="285">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="284" to="346">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="285" to="286">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="285" to="284">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3026" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3027" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3028" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3029" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3030" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3031" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3032" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3033" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3034" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3035" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3036" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3037" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3040" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3044" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3045" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3051" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3053" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3054" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3068" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="345" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="346" to="347">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="346" to="356">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="347" to="348">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="347" to="346">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="348" to="349">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="348" to="354">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="353" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="355" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="356" to="357">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="356" to="363">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="357" to="358">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="357" to="356">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="362" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="363" to="364">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="363" to="386">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="364" to="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln462" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="364" to="371">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln462" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="370" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="385" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="386" to="387">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="386" to="419">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="387" to="388">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="387" to="398">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="397" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="418" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="419" to="420">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="419" to="491">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="427" to="428">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="427" to="419">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="490" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="491" to="492">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="492" to="493">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="492" to="491">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3254" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="503" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([9216 x i24]* %v0_V), !map !105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v1_V), !map !112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v2_V), !map !117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v3_V), !map !122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v4_V), !map !126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v5_V), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v6_V), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v7_V), !map !138

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v8_V), !map !142

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap([2359296 x i24]* %v9_V), !map !146

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap([3072 x i24]* %v10_V), !map !152

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap([2359296 x i24]* %v11_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.preheader5170.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v12_V), !map !162

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader5170.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v13), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader5170.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v14), !map !170

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader5170.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v15), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader5170.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v16), !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader5170.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v17), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5170.preheader:18  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:19  %attn_sf_Q_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_Q_V"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:20  %attn_sf_K_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_K_V"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:21  %attn_sf_V_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_V_V"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:22  %attn_sf_context_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_context_V"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:23  %attn_sf_Q_i_V = alloca [768 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_Q_i_V"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:24  %attn_sf_K_i_V = alloca [768 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_K_i_V"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:25  %attn_sf_V_i_V = alloca [768 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_V_i_V"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="22" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:26  %attn_sf_attention_V = alloca [144 x i22], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_attention_V"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:27  %attn_sf_attn_exp = alloca [144 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_attn_exp"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:28  %attn_sf_attn_sum = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="attn_sf_attn_sum"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:29  %attn_sf_attn_sfm_V = alloca [144 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_attn_sfm_V"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:30  %attn_sf_context_i_V = alloca [768 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_sf_context_i_V"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:31  %attn_ds_outp_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_ds_outp_V"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:32  %attn_res_outp = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="attn_res_outp"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:33  %attn_ln_mean = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="attn_ln_mean"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:34  %attn_ln_var = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="attn_ln_var"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:35  %attn_ln_outp_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="attn_ln_outp_V"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:36  %ffn_ds1_outp_V = alloca [36864 x i24], align 4

]]></Node>
<StgValue><ssdm name="ffn_ds1_outp_V"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:37  %ffn_gelu_outp_V = alloca [36864 x i24], align 4

]]></Node>
<StgValue><ssdm name="ffn_gelu_outp_V"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:38  %ffn_ds2_outp_V = alloca [9216 x i24], align 4

]]></Node>
<StgValue><ssdm name="ffn_ds2_outp_V"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:39  %ffn_res_outp = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="ffn_res_outp"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:40  %ffn_ln_mean = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="ffn_ln_mean"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
.preheader5170.preheader:41  %ffn_ln_var = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="ffn_ln_var"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader5170.preheader:42  br label %.preheader5170

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5170:0  %x_0_68 = phi i4 [ %x, %l_attn_sf_Q_x_end ], [ 0, %.preheader5170.preheader ]

]]></Node>
<StgValue><ssdm name="x_0_68"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5170:1  %icmp_ln37 = icmp eq i4 %x_0_68, -4

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5170:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5170:3  %x = add i4 %x_0_68, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5170:4  br i1 %icmp_ln37, label %.preheader5169.preheader, label %l_attn_sf_Q_x_begin

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_Q_x_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_Q_x_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_sf_Q_x_begin:2  %tmp_45 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_68, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="14">
<![CDATA[
l_attn_sf_Q_x_begin:3  %zext_ln44 = zext i14 %tmp_45 to i15

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_sf_Q_x_begin:4  %tmp_46 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_68, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="12">
<![CDATA[
l_attn_sf_Q_x_begin:5  %zext_ln44_1 = zext i12 %tmp_46 to i15

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_sf_Q_x_begin:6  %sub_ln44 = sub i15 %zext_ln44, %zext_ln44_1

]]></Node>
<StgValue><ssdm name="sub_ln44"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_Q_x_begin:7  br label %0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader5169.preheader:0  br label %.preheader5169

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_0_69 = phi i10 [ 0, %l_attn_sf_Q_x_begin ], [ %y, %l_y_end ]

]]></Node>
<StgValue><ssdm name="y_0_69"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln38 = icmp eq i10 %y_0_69, -256

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y = add i10 %y_0_69, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln38, label %l_attn_sf_Q_x_end, label %l_y_begin

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_y_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_y_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
l_y_begin:2  %zext_ln45 = zext i10 %y_0_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="10">
<![CDATA[
l_y_begin:3  %zext_ln45_1 = zext i10 %y_0_69 to i15

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_y_begin:4  %tmp_49 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_69, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="20">
<![CDATA[
l_y_begin:5  %zext_ln45_2 = zext i20 %tmp_49 to i21

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_y_begin:6  %tmp_50 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_69, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="21" op_0_bw="18">
<![CDATA[
l_y_begin:7  %zext_ln45_3 = zext i18 %tmp_50 to i21

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_y_begin:8  %sub_ln45 = sub i21 %zext_ln45_2, %zext_ln45_3

]]></Node>
<StgValue><ssdm name="sub_ln45"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_y_begin:9  %add_ln203 = add i15 %sub_ln44, %zext_ln45_1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="15">
<![CDATA[
l_y_begin:10  %sext_ln203 = sext i15 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_begin:11  %attn_sf_Q_V_addr = getelementptr [9216 x i24]* %attn_sf_Q_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="attn_sf_Q_V_addr"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
l_y_begin:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_Q_x_end:0  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_Q_x_end:1  br label %.preheader5170

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %v29_V = phi i24 [ 0, %l_y_begin ], [ %v33_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438 ]

]]></Node>
<StgValue><ssdm name="v29_V"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %attn_sf_r1_0 = phi i10 [ 0, %l_y_begin ], [ %attn_sf_r1, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438 ]

]]></Node>
<StgValue><ssdm name="attn_sf_r1_0"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln42 = icmp eq i10 %attn_sf_r1_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %attn_sf_r1 = add i10 %attn_sf_r1_0, 1

]]></Node>
<StgValue><ssdm name="attn_sf_r1"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln42, label %l_y_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="21" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:1  %zext_ln44_2 = zext i10 %attn_sf_r1_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:2  %zext_ln44_3 = zext i10 %attn_sf_r1_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:3  %add_ln44 = add i15 %zext_ln44_3, %sub_ln44

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:6  %add_ln45 = add i21 %zext_ln44_2, %sub_ln45

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:7  %sext_ln45 = sext i21 %add_ln45 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="20" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:8  %v1_V_addr = getelementptr [589824 x i24]* %v1_V, i64 0, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="v1_V_addr"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:10  %v25_V = load i24* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v25_V"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_end:0  %v2_V_addr = getelementptr [768 x i24]* %v2_V, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="v2_V_addr"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="10">
<![CDATA[
l_y_end:1  %v35_V = load i24* %v2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v35_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="596" st_id="5" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:10  %v25_V = load i24* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v25_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:4  %sext_ln44 = sext i15 %add_ln44 to i64

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:5  %v0_V_addr = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln44

]]></Node>
<StgValue><ssdm name="v0_V_addr"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:9  %v24_V = load i24* %v0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v24_V"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:10  %v25_V = load i24* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v25_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="601" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:9  %v24_V = load i24* %v0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v24_V"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:10  %v25_V = load i24* %v1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v25_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:11  %v26_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v24_V, i16 0)

]]></Node>
<StgValue><ssdm name="v26_V"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:12  %v27_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v25_V, i16 0)

]]></Node>
<StgValue><ssdm name="v27_V"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:13  %sext_ln1116 = sext i40 %v26_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:14  %sext_ln1118 = sext i40 %v27_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:15  %r_V = mul i80 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="40" op_0_bw="40" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:17  %trunc_ln = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V, i32 32, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:16  %v31_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v29_V, i16 0)

]]></Node>
<StgValue><ssdm name="v31_V"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:18  %v32_V = add i40 %v31_V, %trunc_ln

]]></Node>
<StgValue><ssdm name="v32_V"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:19  %v33_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v32_V, i32 16, i32 39)

]]></Node>
<StgValue><ssdm name="v33_V"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438:20  br label %1

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="614" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="10">
<![CDATA[
l_y_end:1  %v35_V = load i24* %v2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v35_V"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_y_end:2  %v39_V = add i24 %v35_V, %v29_V

]]></Node>
<StgValue><ssdm name="v39_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="616" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
l_y_end:3  store i24 %v39_V, i24* %attn_sf_Q_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_y_end:4  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
l_y_end:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="619" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5169:0  %x_0_0 = phi i4 [ %x_0, %l_attn_sf_K_x_0_end ], [ 0, %.preheader5169.preheader ]

]]></Node>
<StgValue><ssdm name="x_0_0"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5169:1  %icmp_ln67 = icmp eq i4 %x_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5169:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5169:3  %x_0 = add i4 %x_0_0, 1

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5169:4  br i1 %icmp_ln67, label %.preheader5168.preheader, label %l_attn_sf_K_x_0_begin

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_K_x_0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_K_x_0_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_sf_K_x_0_begin:2  %tmp_47 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="14">
<![CDATA[
l_attn_sf_K_x_0_begin:3  %zext_ln74 = zext i14 %tmp_47 to i15

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_sf_K_x_0_begin:4  %tmp_48 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="15" op_0_bw="12">
<![CDATA[
l_attn_sf_K_x_0_begin:5  %zext_ln74_1 = zext i12 %tmp_48 to i15

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_sf_K_x_0_begin:6  %sub_ln74 = sub i15 %zext_ln74, %zext_ln74_1

]]></Node>
<StgValue><ssdm name="sub_ln74"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_K_x_0_begin:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.preheader5168.preheader:0  br label %.preheader5168

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_0_0 = phi i10 [ 0, %l_attn_sf_K_x_0_begin ], [ %y_0, %l_y_0_end ]

]]></Node>
<StgValue><ssdm name="y_0_0"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln68 = icmp eq i10 %y_0_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_0 = add i10 %y_0_0, 1

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln68, label %l_attn_sf_K_x_0_end, label %l_y_0_begin

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_y_0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_y_0_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
l_y_0_begin:2  %zext_ln75 = zext i10 %y_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="10">
<![CDATA[
l_y_0_begin:3  %zext_ln75_1 = zext i10 %y_0_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_y_0_begin:4  %tmp_53 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="21" op_0_bw="20">
<![CDATA[
l_y_0_begin:5  %zext_ln75_2 = zext i20 %tmp_53 to i21

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_y_0_begin:6  %tmp_54 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="21" op_0_bw="18">
<![CDATA[
l_y_0_begin:7  %zext_ln75_3 = zext i18 %tmp_54 to i21

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_y_0_begin:8  %sub_ln75 = sub i21 %zext_ln75_2, %zext_ln75_3

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="647" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_y_0_begin:9  %add_ln203_1 = add i15 %sub_ln74, %zext_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="15">
<![CDATA[
l_y_0_begin:10  %sext_ln203_1 = sext i15 %add_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_0_begin:11  %attn_sf_K_V_addr = getelementptr [9216 x i24]* %attn_sf_K_V, i64 0, i64 %sext_ln203_1

]]></Node>
<StgValue><ssdm name="attn_sf_K_V_addr"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
l_y_0_begin:12  br label %3

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="651" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_K_x_0_end:0  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_K_x_0_end:1  br label %.preheader5169

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="653" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %v51_V = phi i24 [ 0, %l_y_0_begin ], [ %v55_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326 ]

]]></Node>
<StgValue><ssdm name="v51_V"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %attn_sf_r11_0 = phi i10 [ 0, %l_y_0_begin ], [ %attn_sf_r11, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326 ]

]]></Node>
<StgValue><ssdm name="attn_sf_r11_0"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln72 = icmp eq i10 %attn_sf_r11_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %attn_sf_r11 = add i10 %attn_sf_r11_0, 1

]]></Node>
<StgValue><ssdm name="attn_sf_r11"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln72, label %l_y_0_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="21" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:1  %zext_ln74_2 = zext i10 %attn_sf_r11_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:2  %zext_ln74_3 = zext i10 %attn_sf_r11_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln74_3"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:3  %add_ln74 = add i15 %zext_ln74_3, %sub_ln74

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:6  %add_ln75 = add i21 %zext_ln74_2, %sub_ln75

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:7  %sext_ln75 = sext i21 %add_ln75 to i64

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="20" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:8  %v3_V_addr = getelementptr [589824 x i24]* %v3_V, i64 0, i64 %sext_ln75

]]></Node>
<StgValue><ssdm name="v3_V_addr"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:10  %v47_V = load i24* %v3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v47_V"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_0_end:0  %v4_V_addr = getelementptr [768 x i24]* %v4_V, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="v4_V_addr"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="10">
<![CDATA[
l_y_0_end:1  %v57_V = load i24* %v4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v57_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="668" st_id="15" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:10  %v47_V = load i24* %v3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v47_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="669" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:4  %sext_ln74 = sext i15 %add_ln74 to i64

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="670" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:5  %v0_V_addr_1 = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln74

]]></Node>
<StgValue><ssdm name="v0_V_addr_1"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:9  %v46_V = load i24* %v0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v46_V"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:10  %v47_V = load i24* %v3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v47_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="673" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:9  %v46_V = load i24* %v0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v46_V"/></StgValue>
</operation>

<operation id="674" st_id="17" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:10  %v47_V = load i24* %v3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v47_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="675" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:11  %v48_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v46_V, i16 0)

]]></Node>
<StgValue><ssdm name="v48_V"/></StgValue>
</operation>

<operation id="676" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:12  %v49_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v47_V, i16 0)

]]></Node>
<StgValue><ssdm name="v49_V"/></StgValue>
</operation>

<operation id="677" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:13  %sext_ln1116_1 = sext i40 %v48_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="678" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:14  %sext_ln1118_1 = sext i40 %v49_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="679" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:15  %r_V_1 = mul i80 %sext_ln1116_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="680" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:17  %trunc_ln700_1 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_1, i32 32, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln700_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="681" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:16  %v53_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v51_V, i16 0)

]]></Node>
<StgValue><ssdm name="v53_V"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:18  %v54_V = add i40 %v53_V, %trunc_ln700_1

]]></Node>
<StgValue><ssdm name="v54_V"/></StgValue>
</operation>

<operation id="684" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:19  %v55_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v54_V, i32 16, i32 39)

]]></Node>
<StgValue><ssdm name="v55_V"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326:20  br label %3

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="686" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="10">
<![CDATA[
l_y_0_end:1  %v57_V = load i24* %v4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v57_V"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_y_0_end:2  %v61_V = add i24 %v57_V, %v51_V

]]></Node>
<StgValue><ssdm name="v61_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="688" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
l_y_0_end:3  store i24 %v61_V, i24* %attn_sf_K_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="689" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_y_0_end:4  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="690" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
l_y_0_end:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="691" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5168:0  %x_1_0 = phi i4 [ %x_1, %l_attn_sf_V_x_1_end ], [ 0, %.preheader5168.preheader ]

]]></Node>
<StgValue><ssdm name="x_1_0"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5168:1  %icmp_ln97 = icmp eq i4 %x_1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5168:2  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5168:3  %x_1 = add i4 %x_1_0, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5168:4  br i1 %icmp_ln97, label %.preheader5167.preheader, label %l_attn_sf_V_x_1_begin

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_V_x_1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_V_x_1_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_sf_V_x_1_begin:2  %tmp_51 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_1_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="14">
<![CDATA[
l_attn_sf_V_x_1_begin:3  %zext_ln104 = zext i14 %tmp_51 to i15

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_sf_V_x_1_begin:4  %tmp_52 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_1_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="12">
<![CDATA[
l_attn_sf_V_x_1_begin:5  %zext_ln104_1 = zext i12 %tmp_52 to i15

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="702" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_sf_V_x_1_begin:6  %sub_ln104 = sub i15 %zext_ln104, %zext_ln104_1

]]></Node>
<StgValue><ssdm name="sub_ln104"/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_V_x_1_begin:7  br label %4

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.preheader5167.preheader:0  br label %.preheader5167

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="705" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_1_0 = phi i10 [ 0, %l_attn_sf_V_x_1_begin ], [ %y_1, %l_y_1_end ]

]]></Node>
<StgValue><ssdm name="y_1_0"/></StgValue>
</operation>

<operation id="706" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln98 = icmp eq i10 %y_1_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="707" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_1 = add i10 %y_1_0, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln98, label %l_attn_sf_V_x_1_end, label %l_y_1_begin

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="710" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_y_1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="711" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_y_1_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="712" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="10">
<![CDATA[
l_y_1_begin:2  %zext_ln105 = zext i10 %y_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="713" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="10">
<![CDATA[
l_y_1_begin:3  %zext_ln105_1 = zext i10 %y_1_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="714" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_y_1_begin:4  %tmp_57 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_1_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="21" op_0_bw="20">
<![CDATA[
l_y_1_begin:5  %zext_ln105_2 = zext i20 %tmp_57 to i21

]]></Node>
<StgValue><ssdm name="zext_ln105_2"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_y_1_begin:6  %tmp_58 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_1_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="18">
<![CDATA[
l_y_1_begin:7  %zext_ln105_3 = zext i18 %tmp_58 to i21

]]></Node>
<StgValue><ssdm name="zext_ln105_3"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_y_1_begin:8  %sub_ln105 = sub i21 %zext_ln105_2, %zext_ln105_3

]]></Node>
<StgValue><ssdm name="sub_ln105"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_y_1_begin:9  %add_ln203_2 = add i15 %sub_ln104, %zext_ln105_1

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="15">
<![CDATA[
l_y_1_begin:10  %sext_ln203_2 = sext i15 %add_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_2"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_1_begin:11  %attn_sf_V_V_addr = getelementptr [9216 x i24]* %attn_sf_V_V, i64 0, i64 %sext_ln203_2

]]></Node>
<StgValue><ssdm name="attn_sf_V_V_addr"/></StgValue>
</operation>

<operation id="722" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
l_y_1_begin:12  br label %5

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="723" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_V_x_1_end:0  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="724" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_V_x_1_end:1  br label %.preheader5168

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="725" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %v73_V = phi i24 [ 0, %l_y_1_begin ], [ %v77_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167 ]

]]></Node>
<StgValue><ssdm name="v73_V"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %attn_sf_r12_0 = phi i10 [ 0, %l_y_1_begin ], [ %attn_sf_r12, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167 ]

]]></Node>
<StgValue><ssdm name="attn_sf_r12_0"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln102 = icmp eq i10 %attn_sf_r12_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %attn_sf_r12 = add i10 %attn_sf_r12_0, 1

]]></Node>
<StgValue><ssdm name="attn_sf_r12"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln102, label %l_y_1_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="21" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:1  %zext_ln104_2 = zext i10 %attn_sf_r12_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:2  %zext_ln104_3 = zext i10 %attn_sf_r12_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln104_3"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:3  %add_ln104 = add i15 %zext_ln104_3, %sub_ln104

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:6  %add_ln105 = add i21 %zext_ln104_2, %sub_ln105

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:7  %sext_ln105 = sext i21 %add_ln105 to i64

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="20" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:8  %v5_V_addr = getelementptr [589824 x i24]* %v5_V, i64 0, i64 %sext_ln105

]]></Node>
<StgValue><ssdm name="v5_V_addr"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:10  %v69_V = load i24* %v5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v69_V"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_1_end:0  %v6_V_addr = getelementptr [768 x i24]* %v6_V, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="v6_V_addr"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="10">
<![CDATA[
l_y_1_end:1  %v79_V = load i24* %v6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v79_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="740" st_id="25" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:10  %v69_V = load i24* %v5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v69_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="741" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:4  %sext_ln104 = sext i15 %add_ln104 to i64

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="742" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:5  %v0_V_addr_2 = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln104

]]></Node>
<StgValue><ssdm name="v0_V_addr_2"/></StgValue>
</operation>

<operation id="743" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:9  %v68_V = load i24* %v0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v68_V"/></StgValue>
</operation>

<operation id="744" st_id="26" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:10  %v69_V = load i24* %v5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v69_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="745" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:9  %v68_V = load i24* %v0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v68_V"/></StgValue>
</operation>

<operation id="746" st_id="27" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:10  %v69_V = load i24* %v5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v69_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:11  %v70_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v68_V, i16 0)

]]></Node>
<StgValue><ssdm name="v70_V"/></StgValue>
</operation>

<operation id="748" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:12  %v71_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v69_V, i16 0)

]]></Node>
<StgValue><ssdm name="v71_V"/></StgValue>
</operation>

<operation id="749" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:13  %sext_ln1116_2 = sext i40 %v70_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="750" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:14  %sext_ln1118_2 = sext i40 %v71_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="751" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:15  %r_V_2 = mul i80 %sext_ln1116_2, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="752" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="40" op_0_bw="40" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:17  %trunc_ln700_2 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_2, i32 32, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln700_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="753" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="754" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:16  %v75_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v73_V, i16 0)

]]></Node>
<StgValue><ssdm name="v75_V"/></StgValue>
</operation>

<operation id="755" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:18  %v76_V = add i40 %v75_V, %trunc_ln700_2

]]></Node>
<StgValue><ssdm name="v76_V"/></StgValue>
</operation>

<operation id="756" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:19  %v77_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v76_V, i32 16, i32 39)

]]></Node>
<StgValue><ssdm name="v77_V"/></StgValue>
</operation>

<operation id="757" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167:20  br label %5

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="758" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="10">
<![CDATA[
l_y_1_end:1  %v79_V = load i24* %v6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v79_V"/></StgValue>
</operation>

<operation id="759" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_y_1_end:2  %v83_V = add i24 %v79_V, %v73_V

]]></Node>
<StgValue><ssdm name="v83_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="760" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
l_y_1_end:3  store i24 %v83_V, i24* %attn_sf_V_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="761" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_y_1_end:4  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="762" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
l_y_1_end:5  br label %4

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="763" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5167:0  %x_2_0 = phi i4 [ %x_2, %l_attn_sf_context_x_2_end ], [ 0, %.preheader5167.preheader ]

]]></Node>
<StgValue><ssdm name="x_2_0"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5167:1  %icmp_ln127 = icmp eq i4 %x_2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5167:2  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="766" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5167:3  %x_2 = add i4 %x_2_0, 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5167:4  br i1 %icmp_ln127, label %.preheader5166.preheader, label %l_attn_sf_context_x_2_begin

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_context_x_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln127"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_context_x_2_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_sf_context_x_2_begin:2  %tmp_55 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_2_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="14">
<![CDATA[
l_attn_sf_context_x_2_begin:3  %zext_ln203 = zext i14 %tmp_55 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_sf_context_x_2_begin:4  %tmp_56 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_2_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="12">
<![CDATA[
l_attn_sf_context_x_2_begin:5  %zext_ln203_1 = zext i12 %tmp_56 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_sf_context_x_2_begin:6  %sub_ln203 = sub i15 %zext_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_context_x_2_begin:7  br label %6

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
.preheader5166.preheader:0  br label %.preheader5166

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="777" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_2_0 = phi i10 [ 0, %l_attn_sf_context_x_2_begin ], [ %y_2, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019 ]

]]></Node>
<StgValue><ssdm name="y_2_0"/></StgValue>
</operation>

<operation id="778" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln128 = icmp eq i10 %y_2_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="779" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="780" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_2 = add i10 %y_2_0, 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="781" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln128, label %l_attn_sf_context_x_2_end, label %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="782" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln128"/></StgValue>
</operation>

<operation id="783" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019:1  %zext_ln203_2 = zext i10 %y_2_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="784" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019:2  %add_ln203_3 = add i15 %sub_ln203, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="785" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019:3  %sext_ln203_3 = sext i15 %add_ln203_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_3"/></StgValue>
</operation>

<operation id="786" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019:4  %attn_sf_context_V_ad = getelementptr [9216 x i24]* %attn_sf_context_V, i64 0, i64 %sext_ln203_3

]]></Node>
<StgValue><ssdm name="attn_sf_context_V_ad"/></StgValue>
</operation>

<operation id="787" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019:5  store i24 0, i24* %attn_sf_context_V_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="788" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019:6  br label %6

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="789" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_context_x_2_end:0  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str9, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="790" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_context_x_2_end:1  br label %.preheader5167

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="791" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5166:0  %i_0 = phi i4 [ %i, %l_attn_sf_mutihead_loop_i_end ], [ 0, %.preheader5166.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="792" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5166:1  %icmp_ln133 = icmp eq i4 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="793" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5166:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="794" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5166:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="795" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5166:4  br i1 %icmp_ln133, label %.preheader5156.preheader, label %l_attn_sf_mutihead_loop_i_begin

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="796" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_mutihead_loop_i_begin:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln133"/></StgValue>
</operation>

<operation id="797" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_mutihead_loop_i_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="798" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_attn_sf_mutihead_loop_i_begin:2  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="799" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_mutihead_loop_i_begin:3  br label %.preheader5165

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="800" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
.preheader5156.preheader:0  br label %.preheader5156

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="801" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5165:0  %x_3_0 = phi i4 [ %x_3, %l_attn_sf_Q_i_x_3_end ], [ 0, %l_attn_sf_mutihead_loop_i_begin ]

]]></Node>
<StgValue><ssdm name="x_3_0"/></StgValue>
</operation>

<operation id="802" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5165:1  %icmp_ln135 = icmp eq i4 %x_3_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="803" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5165:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="804" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5165:3  %x_3 = add i4 %x_3_0, 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="805" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5165:4  br i1 %icmp_ln135, label %.preheader5164.preheader, label %l_attn_sf_Q_i_x_3_begin

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="806" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="807" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="808" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:2  %tmp_61 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_3_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="809" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="14">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:3  %zext_ln137 = zext i14 %tmp_61 to i15

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="810" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:4  %tmp_62 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_3_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="811" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="12">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:5  %zext_ln137_1 = zext i12 %tmp_62 to i15

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="812" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:6  %sub_ln137 = sub i15 %zext_ln137, %zext_ln137_1

]]></Node>
<StgValue><ssdm name="sub_ln137"/></StgValue>
</operation>

<operation id="813" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:7  %tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_3_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="814" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="10">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:8  %zext_ln136_1 = zext i10 %tmp_63 to i11

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="815" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_Q_i_x_3_begin:9  br label %7

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="816" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
.preheader5164.preheader:0  br label %.preheader5164

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="817" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %y_3_0 = phi i7 [ 0, %l_attn_sf_Q_i_x_3_begin ], [ %y_3, %8 ]

]]></Node>
<StgValue><ssdm name="y_3_0"/></StgValue>
</operation>

<operation id="818" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln136 = zext i7 %y_3_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="819" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln136 = icmp eq i7 %y_3_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="820" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="821" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %y_3 = add i7 %y_3_0, 1

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="822" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln136, label %l_attn_sf_Q_i_x_3_end, label %8

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="823" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln137 = add i10 %zext_ln136, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="824" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln137_2 = zext i10 %add_ln137 to i15

]]></Node>
<StgValue><ssdm name="zext_ln137_2"/></StgValue>
</operation>

<operation id="825" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln137_1 = add i15 %sub_ln137, %zext_ln137_2

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="826" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln137 = sext i15 %add_ln137_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="827" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %attn_sf_Q_V_addr_1 = getelementptr [9216 x i24]* %attn_sf_Q_V, i64 0, i64 %sext_ln137

]]></Node>
<StgValue><ssdm name="attn_sf_Q_V_addr_1"/></StgValue>
</operation>

<operation id="828" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="14">
<![CDATA[
:6  %v92_V = load i24* %attn_sf_Q_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v92_V"/></StgValue>
</operation>

<operation id="829" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="7">
<![CDATA[
:7  %zext_ln203_3 = zext i7 %y_3_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="830" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln203_5 = add i11 %zext_ln136_1, %zext_ln203_3

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="831" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_Q_i_x_3_end:0  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="832" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_Q_i_x_3_end:1  br label %.preheader5165

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="833" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="834" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="14">
<![CDATA[
:6  %v92_V = load i24* %attn_sf_Q_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v92_V"/></StgValue>
</operation>

<operation id="835" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln203_4 = zext i11 %add_ln203_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="836" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %attn_sf_Q_i_V_addr = getelementptr [768 x i24]* %attn_sf_Q_i_V, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="attn_sf_Q_i_V_addr"/></StgValue>
</operation>

<operation id="837" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
:11  store i24 %v92_V, i24* %attn_sf_Q_i_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="838" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %7

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="839" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5164:0  %x_4_0 = phi i4 [ %x_4, %l_attn_sf_K_i_x_4_end ], [ 0, %.preheader5164.preheader ]

]]></Node>
<StgValue><ssdm name="x_4_0"/></StgValue>
</operation>

<operation id="840" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5164:1  %icmp_ln142 = icmp eq i4 %x_4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="841" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5164:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="842" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5164:3  %x_4 = add i4 %x_4_0, 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="843" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5164:4  br i1 %icmp_ln142, label %.preheader5163.preheader, label %l_attn_sf_K_i_x_4_begin

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="844" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_K_i_x_4_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln142"/></StgValue>
</operation>

<operation id="845" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_K_i_x_4_begin:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="846" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_sf_K_i_x_4_begin:2  %tmp_68 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_4_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="847" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="15" op_0_bw="14">
<![CDATA[
l_attn_sf_K_i_x_4_begin:3  %zext_ln144 = zext i14 %tmp_68 to i15

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="848" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_sf_K_i_x_4_begin:4  %tmp_69 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_4_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="849" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="12">
<![CDATA[
l_attn_sf_K_i_x_4_begin:5  %zext_ln144_1 = zext i12 %tmp_69 to i15

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="850" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_sf_K_i_x_4_begin:6  %sub_ln144 = sub i15 %zext_ln144, %zext_ln144_1

]]></Node>
<StgValue><ssdm name="sub_ln144"/></StgValue>
</operation>

<operation id="851" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_attn_sf_K_i_x_4_begin:7  %tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_4_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="852" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="10">
<![CDATA[
l_attn_sf_K_i_x_4_begin:8  %zext_ln143_1 = zext i10 %tmp_70 to i11

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="853" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_K_i_x_4_begin:9  br label %9

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="854" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
.preheader5163.preheader:0  br label %.preheader5163

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="855" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %y_4_0 = phi i7 [ 0, %l_attn_sf_K_i_x_4_begin ], [ %y_4, %10 ]

]]></Node>
<StgValue><ssdm name="y_4_0"/></StgValue>
</operation>

<operation id="856" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln143 = zext i7 %y_4_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="857" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln143 = icmp eq i7 %y_4_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="858" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="859" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %y_4 = add i7 %y_4_0, 1

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="860" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln143, label %l_attn_sf_K_i_x_4_end, label %10

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="861" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln144 = add i10 %zext_ln143, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="862" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln144_2 = zext i10 %add_ln144 to i15

]]></Node>
<StgValue><ssdm name="zext_ln144_2"/></StgValue>
</operation>

<operation id="863" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln144_1 = add i15 %sub_ln144, %zext_ln144_2

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="864" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln144 = sext i15 %add_ln144_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln144"/></StgValue>
</operation>

<operation id="865" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %attn_sf_K_V_addr_1 = getelementptr [9216 x i24]* %attn_sf_K_V, i64 0, i64 %sext_ln144

]]></Node>
<StgValue><ssdm name="attn_sf_K_V_addr_1"/></StgValue>
</operation>

<operation id="866" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="14">
<![CDATA[
:6  %v96_V = load i24* %attn_sf_K_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v96_V"/></StgValue>
</operation>

<operation id="867" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="7">
<![CDATA[
:7  %zext_ln203_5 = zext i7 %y_4_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="868" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln203_6 = add i11 %zext_ln143_1, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="869" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_K_i_x_4_end:0  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str14, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="870" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_K_i_x_4_end:1  br label %.preheader5164

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="871" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln143"/></StgValue>
</operation>

<operation id="872" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="14">
<![CDATA[
:6  %v96_V = load i24* %attn_sf_K_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v96_V"/></StgValue>
</operation>

<operation id="873" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln203_6 = zext i11 %add_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="874" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %attn_sf_K_i_V_addr = getelementptr [768 x i24]* %attn_sf_K_i_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="attn_sf_K_i_V_addr"/></StgValue>
</operation>

<operation id="875" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
:11  store i24 %v96_V, i24* %attn_sf_K_i_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="876" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %9

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="877" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5163:0  %x_5_0 = phi i4 [ %x_5, %l_attn_sf_V_i_x_5_end ], [ 0, %.preheader5163.preheader ]

]]></Node>
<StgValue><ssdm name="x_5_0"/></StgValue>
</operation>

<operation id="878" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5163:1  %icmp_ln149 = icmp eq i4 %x_5_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="879" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5163:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="880" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5163:3  %x_5 = add i4 %x_5_0, 1

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="881" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5163:4  br i1 %icmp_ln149, label %.preheader5162.preheader, label %l_attn_sf_V_i_x_5_begin

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="882" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_V_i_x_5_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="883" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_V_i_x_5_begin:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="884" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_sf_V_i_x_5_begin:2  %tmp_73 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_5_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="885" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="14">
<![CDATA[
l_attn_sf_V_i_x_5_begin:3  %zext_ln151 = zext i14 %tmp_73 to i15

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="886" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_sf_V_i_x_5_begin:4  %tmp_74 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_5_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="887" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="15" op_0_bw="12">
<![CDATA[
l_attn_sf_V_i_x_5_begin:5  %zext_ln151_1 = zext i12 %tmp_74 to i15

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="888" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_sf_V_i_x_5_begin:6  %sub_ln151 = sub i15 %zext_ln151, %zext_ln151_1

]]></Node>
<StgValue><ssdm name="sub_ln151"/></StgValue>
</operation>

<operation id="889" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_attn_sf_V_i_x_5_begin:7  %tmp_75 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_5_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="890" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="10">
<![CDATA[
l_attn_sf_V_i_x_5_begin:8  %zext_ln150_1 = zext i10 %tmp_75 to i11

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="891" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_V_i_x_5_begin:9  br label %11

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="892" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
.preheader5162.preheader:0  br label %.preheader5162

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="893" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %y_5_0 = phi i7 [ 0, %l_attn_sf_V_i_x_5_begin ], [ %y_5, %12 ]

]]></Node>
<StgValue><ssdm name="y_5_0"/></StgValue>
</operation>

<operation id="894" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln150 = zext i7 %y_5_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="895" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln150 = icmp eq i7 %y_5_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="896" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="897" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %y_5 = add i7 %y_5_0, 1

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="898" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln150, label %l_attn_sf_V_i_x_5_end, label %12

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="899" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln151 = add i10 %zext_ln150, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="900" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln151_2 = zext i10 %add_ln151 to i15

]]></Node>
<StgValue><ssdm name="zext_ln151_2"/></StgValue>
</operation>

<operation id="901" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln151_1 = add i15 %sub_ln151, %zext_ln151_2

]]></Node>
<StgValue><ssdm name="add_ln151_1"/></StgValue>
</operation>

<operation id="902" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln151 = sext i15 %add_ln151_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="903" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %attn_sf_V_V_addr_1 = getelementptr [9216 x i24]* %attn_sf_V_V, i64 0, i64 %sext_ln151

]]></Node>
<StgValue><ssdm name="attn_sf_V_V_addr_1"/></StgValue>
</operation>

<operation id="904" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="14">
<![CDATA[
:6  %v100_V = load i24* %attn_sf_V_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v100_V"/></StgValue>
</operation>

<operation id="905" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="7">
<![CDATA[
:7  %zext_ln203_10 = zext i7 %y_5_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="906" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln203_7 = add i11 %zext_ln150_1, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="907" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_V_i_x_5_end:0  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str16, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="908" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_V_i_x_5_end:1  br label %.preheader5163

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="909" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln150"/></StgValue>
</operation>

<operation id="910" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="14">
<![CDATA[
:6  %v100_V = load i24* %attn_sf_V_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v100_V"/></StgValue>
</operation>

<operation id="911" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln203_11 = zext i11 %add_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="912" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %attn_sf_V_i_V_addr = getelementptr [768 x i24]* %attn_sf_V_i_V, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="attn_sf_V_i_V_addr"/></StgValue>
</operation>

<operation id="913" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
:11  store i24 %v100_V, i24* %attn_sf_V_i_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="914" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %11

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="915" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5162:0  %x_6_0 = phi i4 [ %x_6, %l_attn_sf_attention_x_6_end ], [ 0, %.preheader5162.preheader ]

]]></Node>
<StgValue><ssdm name="x_6_0"/></StgValue>
</operation>

<operation id="916" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5162:1  %icmp_ln156 = icmp eq i4 %x_6_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="917" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5162:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="918" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5162:3  %x_6 = add i4 %x_6_0, 1

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="919" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5162:4  br i1 %icmp_ln156, label %.preheader5161.preheader, label %l_attn_sf_attention_x_6_begin

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="920" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_attention_x_6_begin:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln156"/></StgValue>
</operation>

<operation id="921" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_attention_x_6_begin:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="922" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_attn_sf_attention_x_6_begin:2  %tmp_78 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_6_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="923" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="10">
<![CDATA[
l_attn_sf_attention_x_6_begin:3  %zext_ln203_7 = zext i10 %tmp_78 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="924" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_attn_sf_attention_x_6_begin:4  %tmp_79 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_6_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="925" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8">
<![CDATA[
l_attn_sf_attention_x_6_begin:5  %zext_ln203_8 = zext i8 %tmp_79 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="926" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_attn_sf_attention_x_6_begin:6  %tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_6_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="927" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="6">
<![CDATA[
l_attn_sf_attention_x_6_begin:7  %zext_ln203_9 = zext i6 %tmp_80 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="928" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_attn_sf_attention_x_6_begin:8  %sub_ln203_1 = sub i9 %zext_ln203_8, %zext_ln203_9

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="929" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_attention_x_6_begin:9  br label %13

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="930" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
.preheader5161.preheader:0  br label %.preheader5161

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="931" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %y_6_0 = phi i4 [ 0, %l_attn_sf_attention_x_6_begin ], [ %y_6, %l_y_6_end ]

]]></Node>
<StgValue><ssdm name="y_6_0"/></StgValue>
</operation>

<operation id="932" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln157 = icmp eq i4 %y_6_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="933" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="934" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %y_6 = add i4 %y_6_0, 1

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="935" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln157, label %l_attn_sf_attention_x_6_end, label %l_y_6_begin

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="936" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_y_6_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln157"/></StgValue>
</operation>

<operation id="937" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_y_6_begin:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="938" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="4">
<![CDATA[
l_y_6_begin:2  %zext_ln164 = zext i4 %y_6_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="939" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_y_6_begin:3  %tmp_85 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %y_6_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="940" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="10">
<![CDATA[
l_y_6_begin:4  %zext_ln203_12 = zext i10 %tmp_85 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="941" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_y_6_begin:5  %add_ln203_8 = add i9 %zext_ln164, %sub_ln203_1

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="942" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="9">
<![CDATA[
l_y_6_begin:6  %sext_ln203_5 = sext i9 %add_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_5"/></StgValue>
</operation>

<operation id="943" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_6_begin:7  %attn_sf_attention_V_s = getelementptr [144 x i22]* %attn_sf_attention_V, i64 0, i64 %sext_ln203_5

]]></Node>
<StgValue><ssdm name="attn_sf_attention_V_s"/></StgValue>
</operation>

<operation id="944" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
l_y_6_begin:8  br label %14

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="945" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_attention_x_6_end:0  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str18, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="946" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_attention_x_6_end:1  br label %.preheader5162

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="947" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %v112_V = phi i24 [ 0, %l_y_6_begin ], [ %v116_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997 ]

]]></Node>
<StgValue><ssdm name="v112_V"/></StgValue>
</operation>

<operation id="948" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %attn_sf_r2_0 = phi i7 [ 0, %l_y_6_begin ], [ %attn_sf_r2, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997 ]

]]></Node>
<StgValue><ssdm name="attn_sf_r2_0"/></StgValue>
</operation>

<operation id="949" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln161 = icmp eq i7 %attn_sf_r2_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="950" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="951" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %attn_sf_r2 = add i7 %attn_sf_r2_0, 1

]]></Node>
<StgValue><ssdm name="attn_sf_r2"/></StgValue>
</operation>

<operation id="952" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln161, label %l_y_6_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="953" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:1  %zext_ln163 = zext i7 %attn_sf_r2_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="954" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:2  %add_ln163 = add i11 %zext_ln163, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="955" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:3  %zext_ln163_1 = zext i11 %add_ln163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="956" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:4  %attn_sf_Q_i_V_addr_1 = getelementptr [768 x i24]* %attn_sf_Q_i_V, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="attn_sf_Q_i_V_addr_1"/></StgValue>
</operation>

<operation id="957" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:5  %add_ln164 = add i11 %zext_ln163, %zext_ln203_12

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="958" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:6  %zext_ln164_1 = zext i11 %add_ln164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="959" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:7  %attn_sf_K_i_V_addr_1 = getelementptr [768 x i24]* %attn_sf_K_i_V, i64 0, i64 %zext_ln164_1

]]></Node>
<StgValue><ssdm name="attn_sf_K_i_V_addr_1"/></StgValue>
</operation>

<operation id="960" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:8  %v107_V = load i24* %attn_sf_Q_i_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v107_V"/></StgValue>
</operation>

<operation id="961" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:9  %v108_V = load i24* %attn_sf_K_i_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v108_V"/></StgValue>
</operation>

<operation id="962" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="104" op_0_bw="104" op_1_bw="24" op_2_bw="80">
<![CDATA[
l_y_6_end:0  %t_V_2 = call i104 @_ssdm_op_BitConcatenate.i104.i24.i80(i24 %v112_V, i80 0)

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="963" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="104" op_0_bw="104" op_1_bw="104">
<![CDATA[
l_y_6_end:2  %sub_ln1148 = sub i104 0, %t_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="964" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="53" op_0_bw="53" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_y_6_end:3  %tmp_90 = call i53 @_ssdm_op_PartSelect.i53.i104.i32.i32(i104 %sub_ln1148, i32 51, i32 103)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="965" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="54" op_0_bw="53">
<![CDATA[
l_y_6_end:4  %zext_ln1148 = zext i53 %tmp_90 to i54

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="966" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
l_y_6_end:5  %sub_ln1148_1 = sub i54 0, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="967" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="22" op_0_bw="22" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_y_6_end:8  %tmp_92 = call i22 @_ssdm_op_PartSelect.i22.i54.i32.i32(i54 %sub_ln1148_1, i32 32, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="968" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:8  %v107_V = load i24* %attn_sf_Q_i_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v107_V"/></StgValue>
</operation>

<operation id="969" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:9  %v108_V = load i24* %attn_sf_K_i_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v108_V"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="970" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:10  %v109_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v107_V, i16 0)

]]></Node>
<StgValue><ssdm name="v109_V"/></StgValue>
</operation>

<operation id="971" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:11  %v110_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v108_V, i16 0)

]]></Node>
<StgValue><ssdm name="v110_V"/></StgValue>
</operation>

<operation id="972" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:12  %sext_ln1116_4 = sext i40 %v109_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="973" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:13  %sext_ln1118_4 = sext i40 %v110_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="974" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:14  %r_V_3 = mul i80 %sext_ln1116_4, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="975" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="48" op_0_bw="48" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:15  %v111_V = call i48 @_ssdm_op_PartSelect.i48.i80.i32.i32(i80 %r_V_3, i32 32, i32 79)

]]></Node>
<StgValue><ssdm name="v111_V"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="976" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln161"/></StgValue>
</operation>

<operation id="977" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:16  %v114_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v112_V, i16 0)

]]></Node>
<StgValue><ssdm name="v114_V"/></StgValue>
</operation>

<operation id="978" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="49" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:17  %zext_ln728 = zext i40 %v114_V to i49

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="979" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="49" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:18  %zext_ln703 = zext i48 %v111_V to i49

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="980" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:19  %v115_V = add i49 %zext_ln728, %zext_ln703

]]></Node>
<StgValue><ssdm name="v115_V"/></StgValue>
</operation>

<operation id="981" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="24" op_0_bw="24" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:20  %v116_V = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %v115_V, i32 16, i32 39)

]]></Node>
<StgValue><ssdm name="v116_V"/></StgValue>
</operation>

<operation id="982" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997:21  br label %14

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="983" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
l_y_6_end:1  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %v112_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="984" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="21" op_0_bw="21" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_y_6_end:6  %tmp_91 = call i21 @_ssdm_op_PartSelect.i21.i24.i32.i32(i24 %v112_V, i32 3, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="985" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="22" op_0_bw="21">
<![CDATA[
l_y_6_end:7  %zext_ln708 = zext i21 %tmp_91 to i22

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="986" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
l_y_6_end:9  %select_ln1148 = select i1 %tmp_134, i22 %tmp_92, i22 %zext_ln708

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="987" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="22" op_1_bw="8">
<![CDATA[
l_y_6_end:10  store i22 %select_ln1148, i22* %attn_sf_attention_V_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="988" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_y_6_end:11  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str19, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="989" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
l_y_6_end:12  br label %13

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="990" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5161:0  %x_7_0 = phi i4 [ %x_7, %l_attn_sf_attn_exp_x_7_end ], [ 0, %.preheader5161.preheader ]

]]></Node>
<StgValue><ssdm name="x_7_0"/></StgValue>
</operation>

<operation id="991" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5161:1  %icmp_ln185 = icmp eq i4 %x_7_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="992" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5161:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="993" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5161:3  %x_7 = add i4 %x_7_0, 1

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="994" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5161:4  br i1 %icmp_ln185, label %.preheader5160.preheader, label %l_attn_sf_attn_exp_x_7_begin

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="995" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_attn_exp_x_7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln185"/></StgValue>
</operation>

<operation id="996" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_attn_exp_x_7_begin:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="997" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_attn_sf_attn_exp_x_7_begin:2  %tmp_83 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_7_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="998" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="8">
<![CDATA[
l_attn_sf_attn_exp_x_7_begin:3  %zext_ln187 = zext i8 %tmp_83 to i9

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="999" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_attn_sf_attn_exp_x_7_begin:4  %tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_7_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1000" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="6">
<![CDATA[
l_attn_sf_attn_exp_x_7_begin:5  %zext_ln187_1 = zext i6 %tmp_84 to i9

]]></Node>
<StgValue><ssdm name="zext_ln187_1"/></StgValue>
</operation>

<operation id="1001" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_attn_sf_attn_exp_x_7_begin:6  %sub_ln187 = sub i9 %zext_ln187, %zext_ln187_1

]]></Node>
<StgValue><ssdm name="sub_ln187"/></StgValue>
</operation>

<operation id="1002" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_attn_exp_x_7_begin:7  br label %15

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="1003" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
.preheader5160.preheader:0  br label %.preheader5160

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1004" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %y_7_0 = phi i4 [ 0, %l_attn_sf_attn_exp_x_7_begin ], [ %y_7, %_ifconv ]

]]></Node>
<StgValue><ssdm name="y_7_0"/></StgValue>
</operation>

<operation id="1005" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln186 = icmp eq i4 %y_7_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="1006" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1007" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %y_7 = add i4 %y_7_0, 1

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>

<operation id="1008" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln186, label %l_attn_sf_attn_exp_x_7_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="1009" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="9" op_0_bw="4">
<![CDATA[
_ifconv:1  %zext_ln187_2 = zext i4 %y_7_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln187_2"/></StgValue>
</operation>

<operation id="1010" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:2  %add_ln187 = add i9 %zext_ln187_2, %sub_ln187

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="1011" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:3  %sext_ln187 = sext i9 %add_ln187 to i64

]]></Node>
<StgValue><ssdm name="sext_ln187"/></StgValue>
</operation>

<operation id="1012" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %attn_sf_attention_V_1 = getelementptr [144 x i22]* %attn_sf_attention_V, i64 0, i64 %sext_ln187

]]></Node>
<StgValue><ssdm name="attn_sf_attention_V_1"/></StgValue>
</operation>

<operation id="1013" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="22" op_0_bw="8">
<![CDATA[
_ifconv:6  %attn_sf_attention_V_2 = load i22* %attn_sf_attention_V_1, align 4

]]></Node>
<StgValue><ssdm name="attn_sf_attention_V_2"/></StgValue>
</operation>

<operation id="1014" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_attn_exp_x_7_end:0  %empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str21, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1015" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_attn_exp_x_7_end:1  br label %.preheader5161

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1016" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="22" op_0_bw="8">
<![CDATA[
_ifconv:6  %attn_sf_attention_V_2 = load i22* %attn_sf_attention_V_1, align 4

]]></Node>
<StgValue><ssdm name="attn_sf_attention_V_2"/></StgValue>
</operation>

<operation id="1017" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
_ifconv:9  %p_Result_47 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %attn_sf_attention_V_2, i32 21)

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1018" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="23" op_0_bw="22">
<![CDATA[
_ifconv:7  %sext_ln941 = sext i22 %attn_sf_attention_V_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln941"/></StgValue>
</operation>

<operation id="1019" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:8  %icmp_ln935_1 = icmp eq i22 %attn_sf_attention_V_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_1"/></StgValue>
</operation>

<operation id="1020" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:10  %tmp_V_3 = sub i23 0, %sext_ln941

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="1021" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:11  %tmp_V_16 = select i1 %p_Result_47, i23 %tmp_V_3, i23 %sext_ln941

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="1022" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="23">
<![CDATA[
_ifconv:12  %sext_ln938 = sext i23 %tmp_V_16 to i24

]]></Node>
<StgValue><ssdm name="sext_ln938"/></StgValue>
</operation>

<operation id="1023" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:13  %p_Result_15 = call i24 @llvm.part.select.i24(i24 %sext_ln938, i32 23, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="1024" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ifconv:14  %p_Result_48 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_15)

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="1025" st_id="54" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:15  %l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_48, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="1026" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:51  %trunc_ln943_1 = trunc i32 %l_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1027" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %sub_ln944_1 = sub nsw i32 24, %l_1

]]></Node>
<StgValue><ssdm name="sub_ln944_1"/></StgValue>
</operation>

<operation id="1028" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="32">
<![CDATA[
_ifconv:17  %trunc_ln944_1 = trunc i32 %sub_ln944_1 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln944_1"/></StgValue>
</operation>

<operation id="1029" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %lsb_index_1 = add nsw i32 -24, %sub_ln944_1

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="1030" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %tmp_131 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1031" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:20  %icmp_ln947_2 = icmp sgt i31 %tmp_131, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_2"/></StgValue>
</operation>

<operation id="1032" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="32">
<![CDATA[
_ifconv:21  %trunc_ln947_1 = trunc i32 %sub_ln944_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_1"/></StgValue>
</operation>

<operation id="1033" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:22  %sub_ln947_1 = sub i5 -15, %trunc_ln947_1

]]></Node>
<StgValue><ssdm name="sub_ln947_1"/></StgValue>
</operation>

<operation id="1034" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="5">
<![CDATA[
_ifconv:23  %zext_ln947_1 = zext i5 %sub_ln947_1 to i24

]]></Node>
<StgValue><ssdm name="zext_ln947_1"/></StgValue>
</operation>

<operation id="1035" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:24  %lshr_ln947_1 = lshr i24 -1, %zext_ln947_1

]]></Node>
<StgValue><ssdm name="lshr_ln947_1"/></StgValue>
</operation>

<operation id="1036" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:25  %p_Result_17 = and i24 %sext_ln938, %lshr_ln947_1

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="1037" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:26  %icmp_ln947_3 = icmp ne i24 %p_Result_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_3"/></StgValue>
</operation>

<operation id="1038" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %a_1 = and i1 %icmp_ln947_2, %icmp_ln947_3

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="1039" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1040" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %xor_ln949_1 = xor i1 %tmp_132, true

]]></Node>
<StgValue><ssdm name="xor_ln949_1"/></StgValue>
</operation>

<operation id="1041" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:30  %add_ln949_2 = add i24 -24, %trunc_ln944_1

]]></Node>
<StgValue><ssdm name="add_ln949_2"/></StgValue>
</operation>

<operation id="1042" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:31  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %sext_ln938, i24 %add_ln949_2)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="1043" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %and_ln949_1 = and i1 %p_Result_7, %xor_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>

<operation id="1044" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %or_ln949_6 = or i1 %and_ln949_1, %a_1

]]></Node>
<StgValue><ssdm name="or_ln949_6"/></StgValue>
</operation>

<operation id="1045" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:34  %or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_6)

]]></Node>
<StgValue><ssdm name="or_ln949_1"/></StgValue>
</operation>

<operation id="1046" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1047" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="24">
<![CDATA[
_ifconv:35  %m_14 = zext i24 %sext_ln938 to i64

]]></Node>
<StgValue><ssdm name="m_14"/></StgValue>
</operation>

<operation id="1048" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:36  %zext_ln957_2 = zext i24 %sext_ln938 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_2"/></StgValue>
</operation>

<operation id="1049" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %add_ln958_1 = add nsw i32 -25, %sub_ln944_1

]]></Node>
<StgValue><ssdm name="add_ln958_1"/></StgValue>
</operation>

<operation id="1050" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %lshr_ln958_1 = lshr i32 %zext_ln957_2, %add_ln958_1

]]></Node>
<StgValue><ssdm name="lshr_ln958_1"/></StgValue>
</operation>

<operation id="1051" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="1"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:40  %zext_ln958_2 = zext i32 %lshr_ln958_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_2"/></StgValue>
</operation>

<operation id="1052" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  %sub_ln958 = sub i32 25, %sub_ln944_1

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="1053" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:42  %zext_ln958_3 = zext i32 %sub_ln958 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_3"/></StgValue>
</operation>

<operation id="1054" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_1" val="0"/>
<literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:43  %shl_ln958_1 = shl i64 %m_14, %zext_ln958_3

]]></Node>
<StgValue><ssdm name="shl_ln958_1"/></StgValue>
</operation>

<operation id="1055" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:44  %m_19 = select i1 %icmp_ln958_1, i64 %zext_ln958_2, i64 %shl_ln958_1

]]></Node>
<StgValue><ssdm name="m_19"/></StgValue>
</operation>

<operation id="1056" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:45  %zext_ln961_1 = zext i32 %or_ln949_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_1"/></StgValue>
</operation>

<operation id="1057" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:46  %m_23 = add i64 %zext_ln961_1, %m_19

]]></Node>
<StgValue><ssdm name="m_23"/></StgValue>
</operation>

<operation id="1058" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:47  %m_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_23, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="1059" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:49  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_23, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1060" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:48  %m_52 = zext i63 %m_3 to i64

]]></Node>
<StgValue><ssdm name="m_52"/></StgValue>
</operation>

<operation id="1061" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:50  %select_ln964_1 = select i1 %tmp_133, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_1"/></StgValue>
</operation>

<operation id="1062" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:52  %sub_ln964_2 = sub i8 8, %trunc_ln943_1

]]></Node>
<StgValue><ssdm name="sub_ln964_2"/></StgValue>
</operation>

<operation id="1063" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:53  %add_ln964_2 = add i8 %sub_ln964_2, %select_ln964_1

]]></Node>
<StgValue><ssdm name="add_ln964_2"/></StgValue>
</operation>

<operation id="1064" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:54  %tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_47, i8 %add_ln964_2)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1065" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:55  %p_Result_49 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_52, i9 %tmp_24, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="1066" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:56  %trunc_ln738_1 = trunc i64 %p_Result_49 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_1"/></StgValue>
</operation>

<operation id="1067" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:57  %bitcast_ln739_1 = bitcast i32 %trunc_ln738_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739_1"/></StgValue>
</operation>

<operation id="1068" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:58  %v126 = select i1 %icmp_ln935_1, float 0.000000e+00, float %bitcast_ln739_1

]]></Node>
<StgValue><ssdm name="v126"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1069" st_id="58" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %v127 = call float @llvm.exp.f32(float %v126) nounwind

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1070" st_id="59" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %v127 = call float @llvm.exp.f32(float %v126) nounwind

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1071" st_id="60" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %v127 = call float @llvm.exp.f32(float %v126) nounwind

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1072" st_id="61" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %v127 = call float @llvm.exp.f32(float %v126) nounwind

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1073" st_id="62" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %v127 = call float @llvm.exp.f32(float %v126) nounwind

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1074" st_id="63" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %v127 = call float @llvm.exp.f32(float %v126) nounwind

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1075" st_id="64" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %v127 = call float @llvm.exp.f32(float %v126) nounwind

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1076" st_id="65" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %v127 = call float @llvm.exp.f32(float %v126) nounwind

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1077" st_id="66" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %v127 = call float @llvm.exp.f32(float %v126) nounwind

]]></Node>
<StgValue><ssdm name="v127"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1078" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln186"/></StgValue>
</operation>

<operation id="1079" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %attn_sf_attn_exp_add = getelementptr [144 x float]* %attn_sf_attn_exp, i64 0, i64 %sext_ln187

]]></Node>
<StgValue><ssdm name="attn_sf_attn_exp_add"/></StgValue>
</operation>

<operation id="1080" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:60  store float %v127, float* %attn_sf_attn_exp_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="1081" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:61  br label %15

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1082" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5160:0  %x_8_0 = phi i4 [ %x_8, %l_attn_sf_attn_sum_x_8_end ], [ 0, %.preheader5160.preheader ]

]]></Node>
<StgValue><ssdm name="x_8_0"/></StgValue>
</operation>

<operation id="1083" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5160:1  %icmp_ln194 = icmp eq i4 %x_8_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="1084" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5160:2  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1085" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5160:3  %x_8 = add i4 %x_8_0, 1

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="1086" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5160:4  br i1 %icmp_ln194, label %.preheader5159.preheader, label %l_attn_sf_attn_sum_x_8_begin

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="1087" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_attn_sum_x_8_begin:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln194"/></StgValue>
</operation>

<operation id="1088" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_attn_sum_x_8_begin:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1089" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="4">
<![CDATA[
l_attn_sf_attn_sum_x_8_begin:2  %zext_ln200 = zext i4 %x_8_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="1090" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_attn_sf_attn_sum_x_8_begin:3  %tmp_88 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_8_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1091" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="8">
<![CDATA[
l_attn_sf_attn_sum_x_8_begin:4  %zext_ln200_1 = zext i8 %tmp_88 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="1092" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_attn_sf_attn_sum_x_8_begin:5  %tmp_89 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_8_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1093" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="9" op_0_bw="6">
<![CDATA[
l_attn_sf_attn_sum_x_8_begin:6  %zext_ln200_2 = zext i6 %tmp_89 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_2"/></StgValue>
</operation>

<operation id="1094" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_attn_sf_attn_sum_x_8_begin:7  %sub_ln200 = sub i9 %zext_ln200_1, %zext_ln200_2

]]></Node>
<StgValue><ssdm name="sub_ln200"/></StgValue>
</operation>

<operation id="1095" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_attn_sum_x_8_begin:8  br label %16

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1096" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
.preheader5159.preheader:0  br label %.preheader5159

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1097" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %attn_sf_r3_0 = phi i4 [ 0, %l_attn_sf_attn_sum_x_8_begin ], [ %attn_sf_r3, %17 ]

]]></Node>
<StgValue><ssdm name="attn_sf_r3_0"/></StgValue>
</operation>

<operation id="1098" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %v134 = phi float [ 0.000000e+00, %l_attn_sf_attn_sum_x_8_begin ], [ %v135, %17 ]

]]></Node>
<StgValue><ssdm name="v134"/></StgValue>
</operation>

<operation id="1099" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln198 = icmp eq i4 %attn_sf_r3_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="1100" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1101" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %attn_sf_r3 = add i4 %attn_sf_r3_0, 1

]]></Node>
<StgValue><ssdm name="attn_sf_r3"/></StgValue>
</operation>

<operation id="1102" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln198, label %l_attn_sf_attn_sum_x_8_end, label %17

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1103" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="4">
<![CDATA[
:1  %zext_ln200_3 = zext i4 %attn_sf_r3_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln200_3"/></StgValue>
</operation>

<operation id="1104" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln200 = add i9 %sub_ln200, %zext_ln200_3

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="1105" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="9">
<![CDATA[
:3  %sext_ln200 = sext i9 %add_ln200 to i64

]]></Node>
<StgValue><ssdm name="sext_ln200"/></StgValue>
</operation>

<operation id="1106" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %attn_sf_attn_exp_add_1 = getelementptr [144 x float]* %attn_sf_attn_exp, i64 0, i64 %sext_ln200

]]></Node>
<StgValue><ssdm name="attn_sf_attn_exp_add_1"/></StgValue>
</operation>

<operation id="1107" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="8">
<![CDATA[
:5  %v133 = load float* %attn_sf_attn_exp_add_1, align 4

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>

<operation id="1108" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_attn_sf_attn_sum_x_8_end:0  %attn_sf_attn_sum_add = getelementptr inbounds [12 x float]* %attn_sf_attn_sum, i64 0, i64 %zext_ln200

]]></Node>
<StgValue><ssdm name="attn_sf_attn_sum_add"/></StgValue>
</operation>

<operation id="1109" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
l_attn_sf_attn_sum_x_8_end:1  store float %v134, float* %attn_sf_attn_sum_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="1110" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_attn_sum_x_8_end:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str23, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1111" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_attn_sum_x_8_end:3  br label %.preheader5160

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1112" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="8">
<![CDATA[
:5  %v133 = load float* %attn_sf_attn_exp_add_1, align 4

]]></Node>
<StgValue><ssdm name="v133"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1113" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v135 = fadd float %v133, %v134

]]></Node>
<StgValue><ssdm name="v135"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1114" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v135 = fadd float %v133, %v134

]]></Node>
<StgValue><ssdm name="v135"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1115" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v135 = fadd float %v133, %v134

]]></Node>
<StgValue><ssdm name="v135"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1116" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v135 = fadd float %v133, %v134

]]></Node>
<StgValue><ssdm name="v135"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1117" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln198"/></StgValue>
</operation>

<operation id="1118" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v135 = fadd float %v133, %v134

]]></Node>
<StgValue><ssdm name="v135"/></StgValue>
</operation>

<operation id="1119" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %16

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1120" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5159:0  %x_9_0 = phi i4 [ %x_9, %l_attn_sf_attn_sfm_x_9_end ], [ 0, %.preheader5159.preheader ]

]]></Node>
<StgValue><ssdm name="x_9_0"/></StgValue>
</operation>

<operation id="1121" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5159:1  %icmp_ln210 = icmp eq i4 %x_9_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="1122" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5159:2  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1123" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5159:3  %x_9 = add i4 %x_9_0, 1

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="1124" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5159:4  br i1 %icmp_ln210, label %.preheader5158.preheader, label %l_attn_sf_attn_sfm_x_9_begin

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="1125" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1126" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="4">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:2  %zext_ln212 = zext i4 %x_9_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="1127" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:8  %attn_sf_attn_sum_add_1 = getelementptr inbounds [12 x float]* %attn_sf_attn_sum, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="attn_sf_attn_sum_add_1"/></StgValue>
</operation>

<operation id="1128" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="4">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:9  %v141 = load float* %attn_sf_attn_sum_add_1, align 4

]]></Node>
<StgValue><ssdm name="v141"/></StgValue>
</operation>

<operation id="1129" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
.preheader5158.preheader:0  br label %.preheader5158

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1130" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln210"/></StgValue>
</operation>

<operation id="1131" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:3  %tmp_96 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_9_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1132" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="8">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:4  %zext_ln212_1 = zext i8 %tmp_96 to i9

]]></Node>
<StgValue><ssdm name="zext_ln212_1"/></StgValue>
</operation>

<operation id="1133" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:5  %tmp_97 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_9_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1134" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="9" op_0_bw="6">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:6  %zext_ln212_2 = zext i6 %tmp_97 to i9

]]></Node>
<StgValue><ssdm name="zext_ln212_2"/></StgValue>
</operation>

<operation id="1135" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:7  %sub_ln212 = sub i9 %zext_ln212_1, %zext_ln212_2

]]></Node>
<StgValue><ssdm name="sub_ln212"/></StgValue>
</operation>

<operation id="1136" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="4">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:9  %v141 = load float* %attn_sf_attn_sum_add_1, align 4

]]></Node>
<StgValue><ssdm name="v141"/></StgValue>
</operation>

<operation id="1137" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_attn_sfm_x_9_begin:10  br label %18

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1138" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %y_8_0 = phi i4 [ 0, %l_attn_sf_attn_sfm_x_9_begin ], [ %y_8, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="y_8_0"/></StgValue>
</operation>

<operation id="1139" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln211 = icmp eq i4 %y_8_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="1140" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1141" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %y_8 = add i4 %y_8_0, 1

]]></Node>
<StgValue><ssdm name="y_8"/></StgValue>
</operation>

<operation id="1142" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln211, label %l_attn_sf_attn_sfm_x_9_end, label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="1143" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="4">
<![CDATA[
_ifconv1:1  %zext_ln212_3 = zext i4 %y_8_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln212_3"/></StgValue>
</operation>

<operation id="1144" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:2  %add_ln212 = add i9 %sub_ln212, %zext_ln212_3

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="1145" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="9">
<![CDATA[
_ifconv1:3  %sext_ln212 = sext i9 %add_ln212 to i64

]]></Node>
<StgValue><ssdm name="sext_ln212"/></StgValue>
</operation>

<operation id="1146" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:4  %attn_sf_attn_exp_add_2 = getelementptr [144 x float]* %attn_sf_attn_exp, i64 0, i64 %sext_ln212

]]></Node>
<StgValue><ssdm name="attn_sf_attn_exp_add_2"/></StgValue>
</operation>

<operation id="1147" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="8">
<![CDATA[
_ifconv1:6  %v140 = load float* %attn_sf_attn_exp_add_2, align 4

]]></Node>
<StgValue><ssdm name="v140"/></StgValue>
</operation>

<operation id="1148" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_attn_sfm_x_9_end:0  %empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str25, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1149" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_attn_sfm_x_9_end:1  br label %.preheader5159

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1150" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="8">
<![CDATA[
_ifconv1:6  %v140 = load float* %attn_sf_attn_exp_add_2, align 4

]]></Node>
<StgValue><ssdm name="v140"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1151" st_id="80" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1152" st_id="81" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1153" st_id="82" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1154" st_id="83" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1155" st_id="84" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1156" st_id="85" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1157" st_id="86" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1158" st_id="87" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1159" st_id="88" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1160" st_id="89" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1161" st_id="90" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1162" st_id="91" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1163" st_id="92" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1164" st_id="93" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1165" st_id="94" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1166" st_id="95" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %v142 = fdiv float %v140, %v141

]]></Node>
<StgValue><ssdm name="v142"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1167" st_id="96" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:8  %d_assign = fpext float %v142 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1168" st_id="97" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:8  %d_assign = fpext float %v142 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="1169" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:9  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="1170" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="63" op_0_bw="64">
<![CDATA[
_ifconv1:10  %trunc_ln556_2 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_2"/></StgValue>
</operation>

<operation id="1171" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv1:11  %p_Result_50 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="1172" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:12  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="1173" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="11">
<![CDATA[
_ifconv1:13  %zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_1"/></StgValue>
</operation>

<operation id="1174" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="52" op_0_bw="64">
<![CDATA[
_ifconv1:14  %trunc_ln565_2 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="1175" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv1:15  %tmp_33 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1176" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="54" op_0_bw="53">
<![CDATA[
_ifconv1:16  %p_Result_51 = zext i53 %tmp_33 to i54

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="1177" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv1:17  %man_V_7 = sub i54 0, %p_Result_51

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="1178" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv1:18  %man_V_8 = select i1 %p_Result_50, i54 %man_V_7, i54 %p_Result_51

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="1179" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv1:19  %icmp_ln571_1 = icmp eq i63 %trunc_ln556_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="1180" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:20  %F2_2 = sub i12 1075, %zext_ln461_1

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="1181" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:21  %icmp_ln581_1 = icmp sgt i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="1182" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:22  %add_ln581_1 = add i12 -16, %F2_2

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="1183" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:23  %sub_ln581_1 = sub i12 16, %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="1184" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv1:24  %sh_amt_2 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="1185" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:26  %icmp_ln582_1 = icmp eq i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="1186" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="54">
<![CDATA[
_ifconv1:27  %trunc_ln583_2 = trunc i54 %man_V_8 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1187" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="12">
<![CDATA[
_ifconv1:25  %sext_ln581_2 = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="1188" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:28  %icmp_ln585_1 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="1189" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:29  %icmp_ln603_1 = icmp ult i12 %sh_amt_2, 24

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="1190" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="54" op_0_bw="32">
<![CDATA[
_ifconv1:30  %zext_ln586_1 = zext i32 %sext_ln581_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="1191" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv1:31  %ashr_ln586_1 = ashr i54 %man_V_8, %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="1192" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="24" op_0_bw="54">
<![CDATA[
_ifconv1:32  %trunc_ln586_2 = trunc i54 %ashr_ln586_1 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="1193" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:33  %bitcast_ln696 = bitcast float %v142 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="1194" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:34  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1195" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv1:35  %select_ln588_2 = select i1 %tmp_142, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="1196" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="32">
<![CDATA[
_ifconv1:36  %sext_ln581_2cast = trunc i32 %sext_ln581_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln581_2cast"/></StgValue>
</operation>

<operation id="1197" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:37  %shl_ln604_1 = shl i24 %trunc_ln583_2, %sext_ln581_2cast

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="1198" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:38  %xor_ln571_2 = xor i1 %icmp_ln571_1, true

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="1199" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:39  %and_ln582_2 = and i1 %icmp_ln582_1, %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="1200" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:40  %or_ln582_2 = or i1 %icmp_ln571_1, %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="1201" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:41  %xor_ln582_2 = xor i1 %or_ln582_2, true

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="1202" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:42  %and_ln581_2 = and i1 %icmp_ln581_1, %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="1203" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:43  %xor_ln585_2 = xor i1 %icmp_ln585_1, true

]]></Node>
<StgValue><ssdm name="xor_ln585_2"/></StgValue>
</operation>

<operation id="1204" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:44  %and_ln585_4 = and i1 %and_ln581_2, %xor_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_4"/></StgValue>
</operation>

<operation id="1205" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:45  %and_ln585_5 = and i1 %and_ln581_2, %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_5"/></StgValue>
</operation>

<operation id="1206" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:46  %or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="1207" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:47  %xor_ln581_2 = xor i1 %or_ln581_2, true

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="1208" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:48  %and_ln603_2 = and i1 %icmp_ln603_1, %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="1209" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv1:49  %select_ln603_8 = select i1 %and_ln603_2, i24 %shl_ln604_1, i24 %trunc_ln586_2

]]></Node>
<StgValue><ssdm name="select_ln603_8"/></StgValue>
</operation>

<operation id="1210" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:50  %or_ln603_6 = or i1 %and_ln603_2, %and_ln585_5

]]></Node>
<StgValue><ssdm name="or_ln603_6"/></StgValue>
</operation>

<operation id="1211" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv1:51  %select_ln603_9 = select i1 %and_ln585_4, i24 %select_ln588_2, i24 %trunc_ln583_2

]]></Node>
<StgValue><ssdm name="select_ln603_9"/></StgValue>
</operation>

<operation id="1212" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:52  %or_ln603_7 = or i1 %and_ln585_4, %and_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln603_7"/></StgValue>
</operation>

<operation id="1213" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv1:53  %select_ln603_10 = select i1 %or_ln603_6, i24 %select_ln603_8, i24 %select_ln603_9

]]></Node>
<StgValue><ssdm name="select_ln603_10"/></StgValue>
</operation>

<operation id="1214" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:54  %or_ln603_8 = or i1 %or_ln603_6, %or_ln603_7

]]></Node>
<StgValue><ssdm name="or_ln603_8"/></StgValue>
</operation>

<operation id="1215" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv1:55  %v143_V = select i1 %or_ln603_8, i24 %select_ln603_10, i24 0

]]></Node>
<StgValue><ssdm name="v143_V"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1216" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv1:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str26) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln211"/></StgValue>
</operation>

<operation id="1217" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:5  %attn_sf_attn_sfm_V_a = getelementptr [144 x i24]* %attn_sf_attn_sfm_V, i64 0, i64 %sext_ln212

]]></Node>
<StgValue><ssdm name="attn_sf_attn_sfm_V_a"/></StgValue>
</operation>

<operation id="1218" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
_ifconv1:56  store i24 %v143_V, i24* %attn_sf_attn_sfm_V_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="1219" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:57  br label %18

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1220" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5158:0  %x_10_0 = phi i4 [ %x_10, %l_attn_sf_context_i_x_10_end ], [ 0, %.preheader5158.preheader ]

]]></Node>
<StgValue><ssdm name="x_10_0"/></StgValue>
</operation>

<operation id="1221" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5158:1  %icmp_ln220 = icmp eq i4 %x_10_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="1222" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5158:2  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1223" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5158:3  %x_10 = add i4 %x_10_0, 1

]]></Node>
<StgValue><ssdm name="x_10"/></StgValue>
</operation>

<operation id="1224" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5158:4  br i1 %icmp_ln220, label %.preheader5157.preheader, label %l_attn_sf_context_i_x_10_begin

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="1225" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_context_i_x_10_begin:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln220"/></StgValue>
</operation>

<operation id="1226" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_context_i_x_10_begin:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1227" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_attn_sf_context_i_x_10_begin:2  %tmp_102 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_10_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1228" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="9" op_0_bw="8">
<![CDATA[
l_attn_sf_context_i_x_10_begin:3  %zext_ln227 = zext i8 %tmp_102 to i9

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="1229" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_attn_sf_context_i_x_10_begin:4  %tmp_103 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_10_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1230" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="6">
<![CDATA[
l_attn_sf_context_i_x_10_begin:5  %zext_ln227_1 = zext i6 %tmp_103 to i9

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="1231" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_attn_sf_context_i_x_10_begin:6  %sub_ln227 = sub i9 %zext_ln227, %zext_ln227_1

]]></Node>
<StgValue><ssdm name="sub_ln227"/></StgValue>
</operation>

<operation id="1232" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_attn_sf_context_i_x_10_begin:7  %tmp_104 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_10_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1233" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="11" op_0_bw="10">
<![CDATA[
l_attn_sf_context_i_x_10_begin:8  %zext_ln221 = zext i10 %tmp_104 to i11

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="1234" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_context_i_x_10_begin:9  br label %19

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="1235" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
.preheader5157.preheader:0  br label %.preheader5157

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1236" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %y_9_0 = phi i7 [ 0, %l_attn_sf_context_i_x_10_begin ], [ %y_9, %l_y_9_end ]

]]></Node>
<StgValue><ssdm name="y_9_0"/></StgValue>
</operation>

<operation id="1237" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln221 = icmp eq i7 %y_9_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="1238" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1239" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %y_9 = add i7 %y_9_0, 1

]]></Node>
<StgValue><ssdm name="y_9"/></StgValue>
</operation>

<operation id="1240" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln221, label %l_attn_sf_context_i_x_10_end, label %l_y_9_begin

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="1241" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_y_9_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln221"/></StgValue>
</operation>

<operation id="1242" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_y_9_begin:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1243" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="7">
<![CDATA[
l_y_9_begin:2  %zext_ln203_17 = zext i7 %y_9_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="1244" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
l_y_9_begin:3  %add_ln203_10 = add i11 %zext_ln221, %zext_ln203_17

]]></Node>
<StgValue><ssdm name="add_ln203_10"/></StgValue>
</operation>

<operation id="1245" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="11">
<![CDATA[
l_y_9_begin:4  %zext_ln203_18 = zext i11 %add_ln203_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="1246" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_9_begin:5  %attn_sf_context_i_V_s = getelementptr [768 x i24]* %attn_sf_context_i_V, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="attn_sf_context_i_V_s"/></StgValue>
</operation>

<operation id="1247" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
l_y_9_begin:6  br label %20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1248" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_context_i_x_10_end:0  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str27, i32 %tmp_30)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1249" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_context_i_x_10_end:1  br label %.preheader5158

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1250" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %v155_V = phi i24 [ 0, %l_y_9_begin ], [ %v159_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806 ]

]]></Node>
<StgValue><ssdm name="v155_V"/></StgValue>
</operation>

<operation id="1251" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %attn_sf_r4_0 = phi i4 [ 0, %l_y_9_begin ], [ %attn_sf_r4, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806 ]

]]></Node>
<StgValue><ssdm name="attn_sf_r4_0"/></StgValue>
</operation>

<operation id="1252" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln225 = icmp eq i4 %attn_sf_r4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="1253" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="1254" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %attn_sf_r4 = add i4 %attn_sf_r4_0, 1

]]></Node>
<StgValue><ssdm name="attn_sf_r4"/></StgValue>
</operation>

<operation id="1255" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln225, label %l_y_9_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="1256" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:1  %zext_ln228 = zext i4 %attn_sf_r4_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="1257" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:2  %tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %attn_sf_r4_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1258" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:3  %zext_ln228_1 = zext i10 %tmp_116 to i11

]]></Node>
<StgValue><ssdm name="zext_ln228_1"/></StgValue>
</operation>

<operation id="1259" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:4  %add_ln228 = add i11 %zext_ln203_17, %zext_ln228_1

]]></Node>
<StgValue><ssdm name="add_ln228"/></StgValue>
</operation>

<operation id="1260" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:5  %zext_ln228_2 = zext i11 %add_ln228 to i64

]]></Node>
<StgValue><ssdm name="zext_ln228_2"/></StgValue>
</operation>

<operation id="1261" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:6  %attn_sf_V_i_V_addr_1 = getelementptr [768 x i24]* %attn_sf_V_i_V, i64 0, i64 %zext_ln228_2

]]></Node>
<StgValue><ssdm name="attn_sf_V_i_V_addr_1"/></StgValue>
</operation>

<operation id="1262" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:7  %add_ln227 = add i9 %zext_ln228, %sub_ln227

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="1263" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:8  %sext_ln227 = sext i9 %add_ln227 to i64

]]></Node>
<StgValue><ssdm name="sext_ln227"/></StgValue>
</operation>

<operation id="1264" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:9  %attn_sf_attn_sfm_V_a_1 = getelementptr [144 x i24]* %attn_sf_attn_sfm_V, i64 0, i64 %sext_ln227

]]></Node>
<StgValue><ssdm name="attn_sf_attn_sfm_V_a_1"/></StgValue>
</operation>

<operation id="1265" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="24" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:10  %v150_V = load i24* %attn_sf_attn_sfm_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="v150_V"/></StgValue>
</operation>

<operation id="1266" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="24" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:11  %v151_V = load i24* %attn_sf_V_i_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v151_V"/></StgValue>
</operation>

<operation id="1267" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
l_y_9_end:0  store i24 %v155_V, i24* %attn_sf_context_i_V_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1268" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_y_9_end:1  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str28, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1269" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
l_y_9_end:2  br label %19

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1270" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="24" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:10  %v150_V = load i24* %attn_sf_attn_sfm_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="v150_V"/></StgValue>
</operation>

<operation id="1271" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="24" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:11  %v151_V = load i24* %attn_sf_V_i_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v151_V"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1272" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:12  %v152_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v150_V, i16 0)

]]></Node>
<StgValue><ssdm name="v152_V"/></StgValue>
</operation>

<operation id="1273" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:13  %v153_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v151_V, i16 0)

]]></Node>
<StgValue><ssdm name="v153_V"/></StgValue>
</operation>

<operation id="1274" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:14  %sext_ln1116_6 = sext i40 %v152_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="1275" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:15  %sext_ln1118_6 = sext i40 %v153_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="1276" st_id="104" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:16  %r_V_4 = mul i80 %sext_ln1116_6, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="1277" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="40" op_0_bw="40" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:18  %trunc_ln700_5 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_4, i32 32, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln700_5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1278" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln225"/></StgValue>
</operation>

<operation id="1279" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:17  %v157_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v155_V, i16 0)

]]></Node>
<StgValue><ssdm name="v157_V"/></StgValue>
</operation>

<operation id="1280" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:19  %v158_V = add i40 %v157_V, %trunc_ln700_5

]]></Node>
<StgValue><ssdm name="v158_V"/></StgValue>
</operation>

<operation id="1281" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:20  %v159_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v158_V, i32 16, i32 39)

]]></Node>
<StgValue><ssdm name="v159_V"/></StgValue>
</operation>

<operation id="1282" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806:21  br label %20

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1283" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5157:0  %attn_sf_ct_m_0 = phi i4 [ %attn_sf_ct_m, %l_attn_sf_ct_m_end ], [ 0, %.preheader5157.preheader ]

]]></Node>
<StgValue><ssdm name="attn_sf_ct_m_0"/></StgValue>
</operation>

<operation id="1284" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5157:1  %icmp_ln244 = icmp eq i4 %attn_sf_ct_m_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="1285" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5157:2  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1286" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5157:3  %attn_sf_ct_m = add i4 %attn_sf_ct_m_0, 1

]]></Node>
<StgValue><ssdm name="attn_sf_ct_m"/></StgValue>
</operation>

<operation id="1287" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5157:4  br i1 %icmp_ln244, label %l_attn_sf_mutihead_loop_i_end, label %l_attn_sf_ct_m_begin

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="1288" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_sf_ct_m_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln244"/></StgValue>
</operation>

<operation id="1289" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_sf_ct_m_begin:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1290" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_sf_ct_m_begin:2  %tmp_109 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %attn_sf_ct_m_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1291" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="15" op_0_bw="14">
<![CDATA[
l_attn_sf_ct_m_begin:3  %zext_ln203_15 = zext i14 %tmp_109 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="1292" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_sf_ct_m_begin:4  %tmp_110 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %attn_sf_ct_m_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1293" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="15" op_0_bw="12">
<![CDATA[
l_attn_sf_ct_m_begin:5  %zext_ln203_16 = zext i12 %tmp_110 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="1294" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_sf_ct_m_begin:6  %sub_ln203_4 = sub i15 %zext_ln203_15, %zext_ln203_16

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="1295" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_attn_sf_ct_m_begin:7  %tmp_111 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %attn_sf_ct_m_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1296" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="11" op_0_bw="10">
<![CDATA[
l_attn_sf_ct_m_begin:8  %zext_ln245_1 = zext i10 %tmp_111 to i11

]]></Node>
<StgValue><ssdm name="zext_ln245_1"/></StgValue>
</operation>

<operation id="1297" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_ct_m_begin:9  br label %21

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="1298" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_mutihead_loop_i_end:0  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str11, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="1299" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_mutihead_loop_i_end:1  br label %.preheader5166

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1300" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %attn_sf_ct_n_0 = phi i7 [ 0, %l_attn_sf_ct_m_begin ], [ %attn_sf_ct_n, %22 ]

]]></Node>
<StgValue><ssdm name="attn_sf_ct_n_0"/></StgValue>
</operation>

<operation id="1301" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln245 = zext i7 %attn_sf_ct_n_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="1302" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln245 = icmp eq i7 %attn_sf_ct_n_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="1303" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1304" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %attn_sf_ct_n = add i7 %attn_sf_ct_n_0, 1

]]></Node>
<StgValue><ssdm name="attn_sf_ct_n"/></StgValue>
</operation>

<operation id="1305" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln245, label %l_attn_sf_ct_m_end, label %22

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="1306" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="11" op_0_bw="7">
<![CDATA[
:1  %zext_ln246 = zext i7 %attn_sf_ct_n_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="1307" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln246 = add i11 %zext_ln245_1, %zext_ln246

]]></Node>
<StgValue><ssdm name="add_ln246"/></StgValue>
</operation>

<operation id="1308" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln246_1 = zext i11 %add_ln246 to i64

]]></Node>
<StgValue><ssdm name="zext_ln246_1"/></StgValue>
</operation>

<operation id="1309" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %attn_sf_context_i_V_1 = getelementptr [768 x i24]* %attn_sf_context_i_V, i64 0, i64 %zext_ln246_1

]]></Node>
<StgValue><ssdm name="attn_sf_context_i_V_1"/></StgValue>
</operation>

<operation id="1310" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="24" op_0_bw="10">
<![CDATA[
:5  %v163_V = load i24* %attn_sf_context_i_V_1, align 4

]]></Node>
<StgValue><ssdm name="v163_V"/></StgValue>
</operation>

<operation id="1311" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln247 = add i10 %zext_ln245, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="1312" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="15" op_0_bw="10">
<![CDATA[
:7  %zext_ln203_19 = zext i10 %add_ln247 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="1313" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:8  %add_ln203_12 = add i15 %sub_ln203_4, %zext_ln203_19

]]></Node>
<StgValue><ssdm name="add_ln203_12"/></StgValue>
</operation>

<operation id="1314" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_sf_ct_m_end:0  %empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str30, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1315" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
l_attn_sf_ct_m_end:1  br label %.preheader5157

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1316" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln245"/></StgValue>
</operation>

<operation id="1317" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="24" op_0_bw="10">
<![CDATA[
:5  %v163_V = load i24* %attn_sf_context_i_V_1, align 4

]]></Node>
<StgValue><ssdm name="v163_V"/></StgValue>
</operation>

<operation id="1318" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="15">
<![CDATA[
:9  %sext_ln203_8 = sext i15 %add_ln203_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_8"/></StgValue>
</operation>

<operation id="1319" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %attn_sf_context_V_ad_1 = getelementptr [9216 x i24]* %attn_sf_context_V, i64 0, i64 %sext_ln203_8

]]></Node>
<StgValue><ssdm name="attn_sf_context_V_ad_1"/></StgValue>
</operation>

<operation id="1320" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
:11  store i24 %v163_V, i24* %attn_sf_context_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="1321" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %21

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1322" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5156:0  %x_11_0 = phi i4 [ %x_11, %l_attn_ds_outp_x_11_end ], [ 0, %.preheader5156.preheader ]

]]></Node>
<StgValue><ssdm name="x_11_0"/></StgValue>
</operation>

<operation id="1323" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5156:1  %icmp_ln252 = icmp eq i4 %x_11_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="1324" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5156:2  %empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1325" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5156:3  %x_11 = add i4 %x_11_0, 1

]]></Node>
<StgValue><ssdm name="x_11"/></StgValue>
</operation>

<operation id="1326" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5156:4  br i1 %icmp_ln252, label %.preheader5155.preheader, label %l_attn_ds_outp_x_11_begin

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="1327" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_ds_outp_x_11_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln252"/></StgValue>
</operation>

<operation id="1328" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_ds_outp_x_11_begin:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1329" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_ds_outp_x_11_begin:2  %tmp_59 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_11_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1330" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="15" op_0_bw="14">
<![CDATA[
l_attn_ds_outp_x_11_begin:3  %zext_ln259 = zext i14 %tmp_59 to i15

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="1331" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_ds_outp_x_11_begin:4  %tmp_60 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_11_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1332" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="15" op_0_bw="12">
<![CDATA[
l_attn_ds_outp_x_11_begin:5  %zext_ln259_1 = zext i12 %tmp_60 to i15

]]></Node>
<StgValue><ssdm name="zext_ln259_1"/></StgValue>
</operation>

<operation id="1333" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_ds_outp_x_11_begin:6  %sub_ln259 = sub i15 %zext_ln259, %zext_ln259_1

]]></Node>
<StgValue><ssdm name="sub_ln259"/></StgValue>
</operation>

<operation id="1334" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ds_outp_x_11_begin:7  br label %23

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="1335" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
.preheader5155.preheader:0  br label %.preheader5155

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1336" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_10_0 = phi i10 [ 0, %l_attn_ds_outp_x_11_begin ], [ %y_10, %l_y_10_end ]

]]></Node>
<StgValue><ssdm name="y_10_0"/></StgValue>
</operation>

<operation id="1337" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln253 = icmp eq i10 %y_10_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="1338" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="1339" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_10 = add i10 %y_10_0, 1

]]></Node>
<StgValue><ssdm name="y_10"/></StgValue>
</operation>

<operation id="1340" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln253, label %l_attn_ds_outp_x_11_end, label %l_y_10_begin

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="1341" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_y_10_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln253"/></StgValue>
</operation>

<operation id="1342" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_y_10_begin:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1343" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="10">
<![CDATA[
l_y_10_begin:2  %zext_ln260 = zext i10 %y_10_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="1344" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="15" op_0_bw="10">
<![CDATA[
l_y_10_begin:3  %zext_ln260_1 = zext i10 %y_10_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln260_1"/></StgValue>
</operation>

<operation id="1345" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_y_10_begin:4  %tmp_66 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_10_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1346" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="21" op_0_bw="20">
<![CDATA[
l_y_10_begin:5  %zext_ln260_2 = zext i20 %tmp_66 to i21

]]></Node>
<StgValue><ssdm name="zext_ln260_2"/></StgValue>
</operation>

<operation id="1347" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_y_10_begin:6  %tmp_67 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_10_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1348" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="21" op_0_bw="18">
<![CDATA[
l_y_10_begin:7  %zext_ln260_3 = zext i18 %tmp_67 to i21

]]></Node>
<StgValue><ssdm name="zext_ln260_3"/></StgValue>
</operation>

<operation id="1349" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_y_10_begin:8  %sub_ln260 = sub i21 %zext_ln260_2, %zext_ln260_3

]]></Node>
<StgValue><ssdm name="sub_ln260"/></StgValue>
</operation>

<operation id="1350" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_y_10_begin:9  %add_ln203_4 = add i15 %sub_ln259, %zext_ln260_1

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="1351" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="15">
<![CDATA[
l_y_10_begin:10  %sext_ln203_4 = sext i15 %add_ln203_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_4"/></StgValue>
</operation>

<operation id="1352" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_10_begin:11  %attn_ds_outp_V_addr_1 = getelementptr [9216 x i24]* %attn_ds_outp_V, i64 0, i64 %sext_ln203_4

]]></Node>
<StgValue><ssdm name="attn_ds_outp_V_addr_1"/></StgValue>
</operation>

<operation id="1353" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
l_y_10_begin:12  br label %24

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="1354" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_ds_outp_x_11_end:0  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str32, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="1355" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ds_outp_x_11_end:1  br label %.preheader5156

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1356" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %v175_V = phi i24 [ 0, %l_y_10_begin ], [ %v179_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704 ]

]]></Node>
<StgValue><ssdm name="v175_V"/></StgValue>
</operation>

<operation id="1357" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %attn_ds_r_0 = phi i10 [ 0, %l_y_10_begin ], [ %attn_ds_r, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704 ]

]]></Node>
<StgValue><ssdm name="attn_ds_r_0"/></StgValue>
</operation>

<operation id="1358" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln257 = icmp eq i10 %attn_ds_r_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="1359" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="1360" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %attn_ds_r = add i10 %attn_ds_r_0, 1

]]></Node>
<StgValue><ssdm name="attn_ds_r"/></StgValue>
</operation>

<operation id="1361" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln257, label %l_y_10_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="1362" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:1  %zext_ln260_4 = zext i10 %attn_ds_r_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln260_4"/></StgValue>
</operation>

<operation id="1363" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="21" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:2  %zext_ln260_5 = zext i10 %attn_ds_r_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln260_5"/></StgValue>
</operation>

<operation id="1364" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:3  %add_ln260 = add i21 %zext_ln260_5, %sub_ln260

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="1365" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="21">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:4  %sext_ln260 = sext i21 %add_ln260 to i64

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="1366" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="20" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:5  %v7_V_addr = getelementptr [589824 x i24]* %v7_V, i64 0, i64 %sext_ln260

]]></Node>
<StgValue><ssdm name="v7_V_addr"/></StgValue>
</operation>

<operation id="1367" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:6  %add_ln259 = add i15 %zext_ln260_4, %sub_ln259

]]></Node>
<StgValue><ssdm name="add_ln259"/></StgValue>
</operation>

<operation id="1368" st_id="111" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:10  %v171_V = load i24* %v7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v171_V"/></StgValue>
</operation>

<operation id="1369" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_10_end:0  %v8_V_addr = getelementptr [768 x i24]* %v8_V, i64 0, i64 %zext_ln260

]]></Node>
<StgValue><ssdm name="v8_V_addr"/></StgValue>
</operation>

<operation id="1370" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="24" op_0_bw="10">
<![CDATA[
l_y_10_end:1  %v181_V = load i24* %v8_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v181_V"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1371" st_id="112" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:10  %v171_V = load i24* %v7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v171_V"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1372" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:7  %sext_ln259 = sext i15 %add_ln259 to i64

]]></Node>
<StgValue><ssdm name="sext_ln259"/></StgValue>
</operation>

<operation id="1373" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:8  %attn_sf_context_V_ad_2 = getelementptr [9216 x i24]* %attn_sf_context_V, i64 0, i64 %sext_ln259

]]></Node>
<StgValue><ssdm name="attn_sf_context_V_ad_2"/></StgValue>
</operation>

<operation id="1374" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:9  %v170_V = load i24* %attn_sf_context_V_ad_2, align 4

]]></Node>
<StgValue><ssdm name="v170_V"/></StgValue>
</operation>

<operation id="1375" st_id="113" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:10  %v171_V = load i24* %v7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v171_V"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1376" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:9  %v170_V = load i24* %attn_sf_context_V_ad_2, align 4

]]></Node>
<StgValue><ssdm name="v170_V"/></StgValue>
</operation>

<operation id="1377" st_id="114" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="24" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:10  %v171_V = load i24* %v7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v171_V"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1378" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:11  %v172_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v170_V, i16 0)

]]></Node>
<StgValue><ssdm name="v172_V"/></StgValue>
</operation>

<operation id="1379" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:12  %v173_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v171_V, i16 0)

]]></Node>
<StgValue><ssdm name="v173_V"/></StgValue>
</operation>

<operation id="1380" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:13  %sext_ln1116_3 = sext i40 %v172_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="1381" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:14  %sext_ln1118_3 = sext i40 %v173_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="1382" st_id="115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:15  %r_V_5 = mul i80 %sext_ln1116_3, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="1383" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="40" op_0_bw="40" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:17  %trunc_ln700_3 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_5, i32 32, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln700_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1384" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str34) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln257"/></StgValue>
</operation>

<operation id="1385" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:16  %v177_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v175_V, i16 0)

]]></Node>
<StgValue><ssdm name="v177_V"/></StgValue>
</operation>

<operation id="1386" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:18  %v178_V = add i40 %v177_V, %trunc_ln700_3

]]></Node>
<StgValue><ssdm name="v178_V"/></StgValue>
</operation>

<operation id="1387" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:19  %v179_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v178_V, i32 16, i32 39)

]]></Node>
<StgValue><ssdm name="v179_V"/></StgValue>
</operation>

<operation id="1388" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704:20  br label %24

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1389" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="24" op_0_bw="10">
<![CDATA[
l_y_10_end:1  %v181_V = load i24* %v8_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v181_V"/></StgValue>
</operation>

<operation id="1390" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_y_10_end:2  %v185_V = add i24 %v181_V, %v175_V

]]></Node>
<StgValue><ssdm name="v185_V"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1391" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
l_y_10_end:3  store i24 %v185_V, i24* %attn_ds_outp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1392" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_y_10_end:4  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str33, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="1393" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
l_y_10_end:5  br label %23

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1394" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5155:0  %x_12_0 = phi i4 [ %x_12, %l_attn_res_outp_x_12_end ], [ 0, %.preheader5155.preheader ]

]]></Node>
<StgValue><ssdm name="x_12_0"/></StgValue>
</operation>

<operation id="1395" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5155:1  %icmp_ln282 = icmp eq i4 %x_12_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="1396" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5155:2  %empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="1397" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5155:3  %x_12 = add i4 %x_12_0, 1

]]></Node>
<StgValue><ssdm name="x_12"/></StgValue>
</operation>

<operation id="1398" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5155:4  br i1 %icmp_ln282, label %.preheader5154.preheader, label %l_attn_res_outp_x_12_begin

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="1399" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_res_outp_x_12_begin:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str35) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln282"/></StgValue>
</operation>

<operation id="1400" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_res_outp_x_12_begin:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str35)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1401" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_res_outp_x_12_begin:2  %tmp_64 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_12_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1402" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="15" op_0_bw="14">
<![CDATA[
l_attn_res_outp_x_12_begin:3  %zext_ln285 = zext i14 %tmp_64 to i15

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="1403" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_res_outp_x_12_begin:4  %tmp_65 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_12_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1404" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="15" op_0_bw="12">
<![CDATA[
l_attn_res_outp_x_12_begin:5  %zext_ln285_1 = zext i12 %tmp_65 to i15

]]></Node>
<StgValue><ssdm name="zext_ln285_1"/></StgValue>
</operation>

<operation id="1405" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_res_outp_x_12_begin:6  %sub_ln285 = sub i15 %zext_ln285, %zext_ln285_1

]]></Node>
<StgValue><ssdm name="sub_ln285"/></StgValue>
</operation>

<operation id="1406" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
l_attn_res_outp_x_12_begin:7  br label %25

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="1407" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0">
<![CDATA[
.preheader5154.preheader:0  br label %.preheader5154

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1408" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_11_0 = phi i10 [ 0, %l_attn_res_outp_x_12_begin ], [ %y_11, %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv ]

]]></Node>
<StgValue><ssdm name="y_11_0"/></StgValue>
</operation>

<operation id="1409" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln283 = icmp eq i10 %y_11_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln283"/></StgValue>
</operation>

<operation id="1410" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="1411" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_11 = add i10 %y_11_0, 1

]]></Node>
<StgValue><ssdm name="y_11"/></StgValue>
</operation>

<operation id="1412" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln283, label %l_attn_res_outp_x_12_end, label %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="1413" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:1  %zext_ln285_2 = zext i10 %y_11_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln285_2"/></StgValue>
</operation>

<operation id="1414" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:2  %add_ln285 = add i15 %zext_ln285_2, %sub_ln285

]]></Node>
<StgValue><ssdm name="add_ln285"/></StgValue>
</operation>

<operation id="1415" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:3  %sext_ln285 = sext i15 %add_ln285 to i64

]]></Node>
<StgValue><ssdm name="sext_ln285"/></StgValue>
</operation>

<operation id="1416" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:4  %v0_V_addr_3 = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln285

]]></Node>
<StgValue><ssdm name="v0_V_addr_3"/></StgValue>
</operation>

<operation id="1417" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:5  %attn_ds_outp_V_addr = getelementptr [9216 x i24]* %attn_ds_outp_V, i64 0, i64 %sext_ln285

]]></Node>
<StgValue><ssdm name="attn_ds_outp_V_addr"/></StgValue>
</operation>

<operation id="1418" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:7  %v189_V = load i24* %attn_ds_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v189_V"/></StgValue>
</operation>

<operation id="1419" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:8  %v190_V = load i24* %v0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v190_V"/></StgValue>
</operation>

<operation id="1420" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_res_outp_x_12_end:0  %empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str35, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="1421" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln283" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
l_attn_res_outp_x_12_end:1  br label %.preheader5155

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1422" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:7  %v189_V = load i24* %attn_ds_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v189_V"/></StgValue>
</operation>

<operation id="1423" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:8  %v190_V = load i24* %v0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v190_V"/></StgValue>
</operation>

<operation id="1424" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:9  %sext_ln703 = sext i24 %v189_V to i25

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="1425" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:10  %sext_ln703_1 = sext i24 %v190_V to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="1426" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:11  %tmp_V_17 = add i25 %sext_ln703_1, %sext_ln703

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="1427" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:13  %p_Result_52 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_V_17, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1428" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:12  %icmp_ln935 = icmp eq i25 %tmp_V_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="1429" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:14  %tmp_V = sub i25 0, %tmp_V_17

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="1430" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:15  %tmp_V_18 = select i1 %p_Result_52, i25 %tmp_V, i25 %tmp_V_17

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="1431" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:16  %p_Result_s = call i25 @llvm.part.select.i25(i25 %tmp_V_18, i32 24, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1432" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:17  %p_Result_53 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 -1, i25 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="1433" st_id="122" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:18  %l = call i32 @llvm.cttz.i32(i32 %p_Result_53, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="1434" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:53  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1435" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:19  %sub_ln944 = sub nsw i32 25, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="1436" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="25" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:20  %trunc_ln944 = trunc i32 %sub_ln944 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="1437" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:21  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="1438" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:22  %tmp_108 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1439" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:23  %icmp_ln947 = icmp sgt i31 %tmp_108, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="1440" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:24  %trunc_ln947 = trunc i32 %sub_ln944 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="1441" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:25  %sub_ln947 = sub i5 -14, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="1442" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="25" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:26  %zext_ln947 = zext i5 %sub_ln947 to i25

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="1443" st_id="123" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:27  %lshr_ln947 = lshr i25 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="1444" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:28  %p_Result_5 = and i25 %tmp_V_18, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1445" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:29  %icmp_ln947_1 = icmp ne i25 %p_Result_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_1"/></StgValue>
</operation>

<operation id="1446" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:30  %a = and i1 %icmp_ln947, %icmp_ln947_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="1447" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:31  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1448" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:32  %xor_ln949 = xor i1 %tmp_126, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="1449" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:33  %add_ln949 = add i25 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="1450" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:34  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i25.i25(i25 %tmp_V_18, i25 %add_ln949)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="1451" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:35  %and_ln949 = and i1 %p_Result_3, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="1452" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:36  %or_ln949_5 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949_5"/></StgValue>
</operation>

<operation id="1453" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:37  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_5)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1454" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:40  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="1455" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:41  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1456" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:38  %m = zext i25 %tmp_V_18 to i64

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="1457" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:39  %zext_ln957_1 = zext i25 %tmp_V_18 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_1"/></StgValue>
</operation>

<operation id="1458" st_id="124" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:42  %lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="1459" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:43  %zext_ln958 = zext i32 %lshr_ln958 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="1460" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:44  %zext_ln958_1 = zext i32 %l to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_1"/></StgValue>
</operation>

<operation id="1461" st_id="124" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:45  %shl_ln958 = shl i64 %m, %zext_ln958_1

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="1462" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:46  %m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="1463" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:47  %zext_ln961 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="1464" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:48  %m_2 = add i64 %zext_ln961, %m_1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="1465" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:49  %m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="1466" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:51  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1467" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:52  %select_ln964 = select i1 %tmp_127, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1468" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln283"/></StgValue>
</operation>

<operation id="1469" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:6  %attn_res_outp_addr_3 = getelementptr [9216 x float]* %attn_res_outp, i64 0, i64 %sext_ln285

]]></Node>
<StgValue><ssdm name="attn_res_outp_addr_3"/></StgValue>
</operation>

<operation id="1470" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="63">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:50  %m_53 = zext i63 %m_s to i64

]]></Node>
<StgValue><ssdm name="m_53"/></StgValue>
</operation>

<operation id="1471" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:54  %sub_ln964 = sub i8 9, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="1472" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:55  %add_ln964 = add i8 %sub_ln964, %select_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="1473" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:56  %tmp_17 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_52, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1474" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:57  %p_Result_54 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_53, i9 %tmp_17, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="1475" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:58  %trunc_ln738 = trunc i64 %p_Result_54 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738"/></StgValue>
</operation>

<operation id="1476" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:59  %bitcast_ln739 = bitcast i32 %trunc_ln738 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="1477" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:60  %v194 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739

]]></Node>
<StgValue><ssdm name="v194"/></StgValue>
</operation>

<operation id="1478" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:61  store float %v194, float* %attn_res_outp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="1479" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv:62  br label %25

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1480" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5154:0  %x_13_0 = phi i4 [ %x_13, %l_attn_ln_mean_x_13_end ], [ 0, %.preheader5154.preheader ]

]]></Node>
<StgValue><ssdm name="x_13_0"/></StgValue>
</operation>

<operation id="1481" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5154:1  %icmp_ln294 = icmp eq i4 %x_13_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="1482" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5154:2  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="1483" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5154:3  %x_13 = add i4 %x_13_0, 1

]]></Node>
<StgValue><ssdm name="x_13"/></StgValue>
</operation>

<operation id="1484" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5154:4  br i1 %icmp_ln294, label %.preheader5153.preheader, label %l_attn_ln_mean_x_13_begin

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="1485" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_ln_mean_x_13_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln294"/></StgValue>
</operation>

<operation id="1486" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_ln_mean_x_13_begin:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1487" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="4">
<![CDATA[
l_attn_ln_mean_x_13_begin:2  %zext_ln300 = zext i4 %x_13_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="1488" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_ln_mean_x_13_begin:3  %tmp_71 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_13_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1489" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="15" op_0_bw="14">
<![CDATA[
l_attn_ln_mean_x_13_begin:4  %zext_ln300_1 = zext i14 %tmp_71 to i15

]]></Node>
<StgValue><ssdm name="zext_ln300_1"/></StgValue>
</operation>

<operation id="1490" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_ln_mean_x_13_begin:5  %tmp_72 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_13_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1491" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="15" op_0_bw="12">
<![CDATA[
l_attn_ln_mean_x_13_begin:6  %zext_ln300_2 = zext i12 %tmp_72 to i15

]]></Node>
<StgValue><ssdm name="zext_ln300_2"/></StgValue>
</operation>

<operation id="1492" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_ln_mean_x_13_begin:7  %sub_ln300 = sub i15 %zext_ln300_1, %zext_ln300_2

]]></Node>
<StgValue><ssdm name="sub_ln300"/></StgValue>
</operation>

<operation id="1493" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ln_mean_x_13_begin:8  br label %26

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="1494" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0">
<![CDATA[
.preheader5153.preheader:0  br label %.preheader5153

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1495" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %v201 = phi float [ 0.000000e+00, %l_attn_ln_mean_x_13_begin ], [ %v202, %27 ]

]]></Node>
<StgValue><ssdm name="v201"/></StgValue>
</operation>

<operation id="1496" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %attn_ln_r_0 = phi i10 [ 0, %l_attn_ln_mean_x_13_begin ], [ %attn_ln_r, %27 ]

]]></Node>
<StgValue><ssdm name="attn_ln_r_0"/></StgValue>
</operation>

<operation id="1497" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln298 = icmp eq i10 %attn_ln_r_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="1498" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="1499" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %attn_ln_r = add i10 %attn_ln_r_0, 1

]]></Node>
<StgValue><ssdm name="attn_ln_r"/></StgValue>
</operation>

<operation id="1500" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln298, label %l_attn_ln_mean_x_13_end, label %27

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="1501" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="15" op_0_bw="10">
<![CDATA[
:1  %zext_ln300_3 = zext i10 %attn_ln_r_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln300_3"/></StgValue>
</operation>

<operation id="1502" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln300 = add i15 %sub_ln300, %zext_ln300_3

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="1503" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="15">
<![CDATA[
:3  %sext_ln300 = sext i15 %add_ln300 to i64

]]></Node>
<StgValue><ssdm name="sext_ln300"/></StgValue>
</operation>

<operation id="1504" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %attn_res_outp_addr = getelementptr [9216 x float]* %attn_res_outp, i64 0, i64 %sext_ln300

]]></Node>
<StgValue><ssdm name="attn_res_outp_addr"/></StgValue>
</operation>

<operation id="1505" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="14">
<![CDATA[
:5  %v200 = load float* %attn_res_outp_addr, align 4

]]></Node>
<StgValue><ssdm name="v200"/></StgValue>
</operation>

<operation id="1506" st_id="127" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1507" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="14">
<![CDATA[
:5  %v200 = load float* %attn_res_outp_addr, align 4

]]></Node>
<StgValue><ssdm name="v200"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1508" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v202 = fadd float %v200, %v201

]]></Node>
<StgValue><ssdm name="v202"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1509" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v202 = fadd float %v200, %v201

]]></Node>
<StgValue><ssdm name="v202"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1510" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v202 = fadd float %v200, %v201

]]></Node>
<StgValue><ssdm name="v202"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1511" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v202 = fadd float %v200, %v201

]]></Node>
<StgValue><ssdm name="v202"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1512" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln298"/></StgValue>
</operation>

<operation id="1513" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v202 = fadd float %v200, %v201

]]></Node>
<StgValue><ssdm name="v202"/></StgValue>
</operation>

<operation id="1514" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %26

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1515" st_id="134" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1516" st_id="135" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1517" st_id="136" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1518" st_id="137" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1519" st_id="138" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1520" st_id="139" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1521" st_id="140" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1522" st_id="141" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1523" st_id="142" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1524" st_id="143" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1525" st_id="144" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1526" st_id="145" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1527" st_id="146" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1528" st_id="147" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1529" st_id="148" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:0  %v205 = fdiv float %v201, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v205"/></StgValue>
</operation>

<operation id="1530" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_attn_ln_mean_x_13_end:1  %attn_ln_mean_addr = getelementptr inbounds [12 x float]* %attn_ln_mean, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="attn_ln_mean_addr"/></StgValue>
</operation>

<operation id="1531" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
l_attn_ln_mean_x_13_end:2  store float %v205, float* %attn_ln_mean_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="1532" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_ln_mean_x_13_end:3  %empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str37, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="1533" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ln_mean_x_13_end:4  br label %.preheader5154

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1534" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5153:0  %x_14_0 = phi i4 [ %x_14, %l_attn_ln_var_x_14_end ], [ 0, %.preheader5153.preheader ]

]]></Node>
<StgValue><ssdm name="x_14_0"/></StgValue>
</operation>

<operation id="1535" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5153:1  %icmp_ln312 = icmp eq i4 %x_14_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln312"/></StgValue>
</operation>

<operation id="1536" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5153:2  %empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="1537" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5153:3  %x_14 = add i4 %x_14_0, 1

]]></Node>
<StgValue><ssdm name="x_14"/></StgValue>
</operation>

<operation id="1538" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5153:4  br i1 %icmp_ln312, label %.preheader5152.preheader, label %l_attn_ln_var_x_14_begin

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="1539" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_ln_var_x_14_begin:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str39) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln312"/></StgValue>
</operation>

<operation id="1540" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_ln_var_x_14_begin:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1541" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="4">
<![CDATA[
l_attn_ln_var_x_14_begin:2  %zext_ln318 = zext i4 %x_14_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="1542" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_ln_var_x_14_begin:3  %tmp_76 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_14_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1543" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="15" op_0_bw="14">
<![CDATA[
l_attn_ln_var_x_14_begin:4  %zext_ln318_1 = zext i14 %tmp_76 to i15

]]></Node>
<StgValue><ssdm name="zext_ln318_1"/></StgValue>
</operation>

<operation id="1544" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_ln_var_x_14_begin:5  %tmp_77 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_14_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1545" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="15" op_0_bw="12">
<![CDATA[
l_attn_ln_var_x_14_begin:6  %zext_ln318_2 = zext i12 %tmp_77 to i15

]]></Node>
<StgValue><ssdm name="zext_ln318_2"/></StgValue>
</operation>

<operation id="1546" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_ln_var_x_14_begin:7  %sub_ln318 = sub i15 %zext_ln318_1, %zext_ln318_2

]]></Node>
<StgValue><ssdm name="sub_ln318"/></StgValue>
</operation>

<operation id="1547" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ln_var_x_14_begin:8  br label %28

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="1548" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
.preheader5152.preheader:0  br label %.preheader5152

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1549" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %v213 = phi float [ 0.000000e+00, %l_attn_ln_var_x_14_begin ], [ %v214, %29 ]

]]></Node>
<StgValue><ssdm name="v213"/></StgValue>
</operation>

<operation id="1550" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %attn_ln_r1_0 = phi i10 [ 0, %l_attn_ln_var_x_14_begin ], [ %attn_ln_r1, %29 ]

]]></Node>
<StgValue><ssdm name="attn_ln_r1_0"/></StgValue>
</operation>

<operation id="1551" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln316 = icmp eq i10 %attn_ln_r1_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln316"/></StgValue>
</operation>

<operation id="1552" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="1553" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %attn_ln_r1 = add i10 %attn_ln_r1_0, 1

]]></Node>
<StgValue><ssdm name="attn_ln_r1"/></StgValue>
</operation>

<operation id="1554" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln316, label %l_attn_ln_var_x_14_end, label %29

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="1555" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="15" op_0_bw="10">
<![CDATA[
:1  %zext_ln318_3 = zext i10 %attn_ln_r1_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln318_3"/></StgValue>
</operation>

<operation id="1556" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln318 = add i15 %sub_ln318, %zext_ln318_3

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="1557" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="15">
<![CDATA[
:3  %sext_ln318 = sext i15 %add_ln318 to i64

]]></Node>
<StgValue><ssdm name="sext_ln318"/></StgValue>
</operation>

<operation id="1558" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %attn_res_outp_addr_1 = getelementptr [9216 x float]* %attn_res_outp, i64 0, i64 %sext_ln318

]]></Node>
<StgValue><ssdm name="attn_res_outp_addr_1"/></StgValue>
</operation>

<operation id="1559" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="14">
<![CDATA[
:5  %v211 = load float* %attn_res_outp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v211"/></StgValue>
</operation>

<operation id="1560" st_id="150" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1561" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="14">
<![CDATA[
:5  %v211 = load float* %attn_res_outp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v211"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1562" st_id="152" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v212 = fmul float %v211, %v211

]]></Node>
<StgValue><ssdm name="v212"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1563" st_id="153" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v212 = fmul float %v211, %v211

]]></Node>
<StgValue><ssdm name="v212"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1564" st_id="154" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v212 = fmul float %v211, %v211

]]></Node>
<StgValue><ssdm name="v212"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1565" st_id="155" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v212 = fmul float %v211, %v211

]]></Node>
<StgValue><ssdm name="v212"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1566" st_id="156" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v214 = fadd float %v212, %v213

]]></Node>
<StgValue><ssdm name="v214"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1567" st_id="157" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v214 = fadd float %v212, %v213

]]></Node>
<StgValue><ssdm name="v214"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1568" st_id="158" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v214 = fadd float %v212, %v213

]]></Node>
<StgValue><ssdm name="v214"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1569" st_id="159" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v214 = fadd float %v212, %v213

]]></Node>
<StgValue><ssdm name="v214"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1570" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln316"/></StgValue>
</operation>

<operation id="1571" st_id="160" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v214 = fadd float %v212, %v213

]]></Node>
<StgValue><ssdm name="v214"/></StgValue>
</operation>

<operation id="1572" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %28

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1573" st_id="161" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1574" st_id="162" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1575" st_id="163" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1576" st_id="164" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1577" st_id="165" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1578" st_id="166" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1579" st_id="167" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1580" st_id="168" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1581" st_id="169" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1582" st_id="170" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1583" st_id="171" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>

<operation id="1584" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_attn_ln_var_x_14_end:1  %attn_ln_mean_addr_2 = getelementptr inbounds [12 x float]* %attn_ln_mean, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="attn_ln_mean_addr_2"/></StgValue>
</operation>

<operation id="1585" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="4">
<![CDATA[
l_attn_ln_var_x_14_end:2  %v218 = load float* %attn_ln_mean_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v218"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1586" st_id="172" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>

<operation id="1587" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="4">
<![CDATA[
l_attn_ln_var_x_14_end:2  %v218 = load float* %attn_ln_mean_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v218"/></StgValue>
</operation>

<operation id="1588" st_id="172" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:3  %v219 = fmul float %v218, %v218

]]></Node>
<StgValue><ssdm name="v219"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1589" st_id="173" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>

<operation id="1590" st_id="173" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:3  %v219 = fmul float %v218, %v218

]]></Node>
<StgValue><ssdm name="v219"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1591" st_id="174" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>

<operation id="1592" st_id="174" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:3  %v219 = fmul float %v218, %v218

]]></Node>
<StgValue><ssdm name="v219"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1593" st_id="175" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:0  %v217 = fdiv float %v213, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v217"/></StgValue>
</operation>

<operation id="1594" st_id="175" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:3  %v219 = fmul float %v218, %v218

]]></Node>
<StgValue><ssdm name="v219"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1595" st_id="176" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:4  %v220 = fsub float %v217, %v219

]]></Node>
<StgValue><ssdm name="v220"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1596" st_id="177" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:4  %v220 = fsub float %v217, %v219

]]></Node>
<StgValue><ssdm name="v220"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1597" st_id="178" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:4  %v220 = fsub float %v217, %v219

]]></Node>
<StgValue><ssdm name="v220"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1598" st_id="179" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:4  %v220 = fsub float %v217, %v219

]]></Node>
<StgValue><ssdm name="v220"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1599" st_id="180" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:4  %v220 = fsub float %v217, %v219

]]></Node>
<StgValue><ssdm name="v220"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1600" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_attn_ln_var_x_14_end:5  %attn_ln_var_addr_1 = getelementptr inbounds [12 x float]* %attn_ln_var, i64 0, i64 %zext_ln318

]]></Node>
<StgValue><ssdm name="attn_ln_var_addr_1"/></StgValue>
</operation>

<operation id="1601" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
l_attn_ln_var_x_14_end:6  store float %v220, float* %attn_ln_var_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="1602" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_ln_var_x_14_end:7  %empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str39, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="1603" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ln_var_x_14_end:8  br label %.preheader5153

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1604" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5152:0  %x_15_0 = phi i4 [ %x_15, %l_attn_ln_outp_x_15_end ], [ 0, %.preheader5152.preheader ]

]]></Node>
<StgValue><ssdm name="x_15_0"/></StgValue>
</operation>

<operation id="1605" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5152:1  %icmp_ln334 = icmp eq i4 %x_15_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln334"/></StgValue>
</operation>

<operation id="1606" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5152:2  %empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="1607" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5152:3  %x_15 = add i4 %x_15_0, 1

]]></Node>
<StgValue><ssdm name="x_15"/></StgValue>
</operation>

<operation id="1608" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5152:4  br i1 %icmp_ln334, label %.preheader5151.preheader, label %l_attn_ln_outp_x_15_begin

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="1609" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_ln_outp_x_15_begin:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1610" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="4">
<![CDATA[
l_attn_ln_outp_x_15_begin:2  %zext_ln336 = zext i4 %x_15_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="1611" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_attn_ln_outp_x_15_begin:8  %attn_ln_mean_addr_1 = getelementptr inbounds [12 x float]* %attn_ln_mean, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="attn_ln_mean_addr_1"/></StgValue>
</operation>

<operation id="1612" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="4">
<![CDATA[
l_attn_ln_outp_x_15_begin:9  %v225 = load float* %attn_ln_mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v225"/></StgValue>
</operation>

<operation id="1613" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_attn_ln_outp_x_15_begin:10  %attn_ln_var_addr = getelementptr inbounds [12 x float]* %attn_ln_var, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="attn_ln_var_addr"/></StgValue>
</operation>

<operation id="1614" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="4">
<![CDATA[
l_attn_ln_outp_x_15_begin:11  %v227 = load float* %attn_ln_var_addr, align 4

]]></Node>
<StgValue><ssdm name="v227"/></StgValue>
</operation>

<operation id="1615" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0">
<![CDATA[
.preheader5151.preheader:0  br label %.preheader5151

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1616" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="4">
<![CDATA[
l_attn_ln_outp_x_15_begin:9  %v225 = load float* %attn_ln_mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v225"/></StgValue>
</operation>

<operation id="1617" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="4">
<![CDATA[
l_attn_ln_outp_x_15_begin:11  %v227 = load float* %attn_ln_var_addr, align 4

]]></Node>
<StgValue><ssdm name="v227"/></StgValue>
</operation>

<operation id="1618" st_id="183" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="32">
<![CDATA[
l_attn_ln_outp_x_15_begin:12  %v228 = fpext float %v227 to double

]]></Node>
<StgValue><ssdm name="v228"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1619" st_id="184" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="32">
<![CDATA[
l_attn_ln_outp_x_15_begin:12  %v228 = fpext float %v227 to double

]]></Node>
<StgValue><ssdm name="v228"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1620" st_id="185" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_attn_ln_outp_x_15_begin:13  %v229 = fadd double %v228, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v229"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1621" st_id="186" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_attn_ln_outp_x_15_begin:13  %v229 = fadd double %v228, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v229"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1622" st_id="187" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_attn_ln_outp_x_15_begin:13  %v229 = fadd double %v228, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v229"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1623" st_id="188" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_attn_ln_outp_x_15_begin:13  %v229 = fadd double %v228, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v229"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1624" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_ln_outp_x_15_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str41) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln334"/></StgValue>
</operation>

<operation id="1625" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_ln_outp_x_15_begin:3  %tmp_81 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_15_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1626" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="15" op_0_bw="14">
<![CDATA[
l_attn_ln_outp_x_15_begin:4  %zext_ln336_1 = zext i14 %tmp_81 to i15

]]></Node>
<StgValue><ssdm name="zext_ln336_1"/></StgValue>
</operation>

<operation id="1627" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_ln_outp_x_15_begin:5  %tmp_82 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_15_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1628" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="15" op_0_bw="12">
<![CDATA[
l_attn_ln_outp_x_15_begin:6  %zext_ln336_2 = zext i12 %tmp_82 to i15

]]></Node>
<StgValue><ssdm name="zext_ln336_2"/></StgValue>
</operation>

<operation id="1629" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_ln_outp_x_15_begin:7  %sub_ln336 = sub i15 %zext_ln336_1, %zext_ln336_2

]]></Node>
<StgValue><ssdm name="sub_ln336"/></StgValue>
</operation>

<operation id="1630" st_id="189" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_attn_ln_outp_x_15_begin:13  %v229 = fadd double %v228, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v229"/></StgValue>
</operation>

<operation id="1631" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ln_outp_x_15_begin:14  br label %30

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1632" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_12_0 = phi i10 [ 0, %l_attn_ln_outp_x_15_begin ], [ %y_12, %_ifconv29 ]

]]></Node>
<StgValue><ssdm name="y_12_0"/></StgValue>
</operation>

<operation id="1633" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln335 = icmp eq i10 %y_12_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="1634" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="1635" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_12 = add i10 %y_12_0, 1

]]></Node>
<StgValue><ssdm name="y_12"/></StgValue>
</operation>

<operation id="1636" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln335, label %l_attn_ln_outp_x_15_end, label %_ifconv29

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="1637" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="15" op_0_bw="10">
<![CDATA[
_ifconv29:1  %zext_ln336_3 = zext i10 %y_12_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln336_3"/></StgValue>
</operation>

<operation id="1638" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv29:2  %add_ln336 = add i15 %sub_ln336, %zext_ln336_3

]]></Node>
<StgValue><ssdm name="add_ln336"/></StgValue>
</operation>

<operation id="1639" st_id="190" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>

<operation id="1640" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_ln_outp_x_15_end:0  %empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str41, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="1641" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ln_outp_x_15_end:1  br label %.preheader5152

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1642" st_id="191" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1643" st_id="192" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1644" st_id="193" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1645" st_id="194" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1646" st_id="195" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1647" st_id="196" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1648" st_id="197" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1649" st_id="198" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1650" st_id="199" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1651" st_id="200" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1652" st_id="201" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1653" st_id="202" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1654" st_id="203" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1655" st_id="204" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1656" st_id="205" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1657" st_id="206" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1658" st_id="207" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1659" st_id="208" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1660" st_id="209" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1661" st_id="210" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1662" st_id="211" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1663" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="15">
<![CDATA[
_ifconv29:3  %sext_ln336 = sext i15 %add_ln336 to i64

]]></Node>
<StgValue><ssdm name="sext_ln336"/></StgValue>
</operation>

<operation id="1664" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv29:4  %attn_res_outp_addr_2 = getelementptr [9216 x float]* %attn_res_outp, i64 0, i64 %sext_ln336

]]></Node>
<StgValue><ssdm name="attn_res_outp_addr_2"/></StgValue>
</operation>

<operation id="1665" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="14">
<![CDATA[
_ifconv29:6  %v224 = load float* %attn_res_outp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v224"/></StgValue>
</operation>

<operation id="1666" st_id="212" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1667" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="14">
<![CDATA[
_ifconv29:6  %v224 = load float* %attn_res_outp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v224"/></StgValue>
</operation>

<operation id="1668" st_id="213" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1669" st_id="214" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv29:7  %v226 = fsub float %v224, %v225

]]></Node>
<StgValue><ssdm name="v226"/></StgValue>
</operation>

<operation id="1670" st_id="214" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1671" st_id="215" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv29:7  %v226 = fsub float %v224, %v225

]]></Node>
<StgValue><ssdm name="v226"/></StgValue>
</operation>

<operation id="1672" st_id="215" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1673" st_id="216" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv29:7  %v226 = fsub float %v224, %v225

]]></Node>
<StgValue><ssdm name="v226"/></StgValue>
</operation>

<operation id="1674" st_id="216" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1675" st_id="217" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv29:7  %v226 = fsub float %v224, %v225

]]></Node>
<StgValue><ssdm name="v226"/></StgValue>
</operation>

<operation id="1676" st_id="217" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1677" st_id="218" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv29:7  %v226 = fsub float %v224, %v225

]]></Node>
<StgValue><ssdm name="v226"/></StgValue>
</operation>

<operation id="1678" st_id="218" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1679" st_id="219" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>

<operation id="1680" st_id="219" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="32">
<![CDATA[
_ifconv29:9  %v231 = fpext float %v226 to double

]]></Node>
<StgValue><ssdm name="v231"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1681" st_id="220" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:8  %v230 = call double @llvm.sqrt.f64(double %v229)

]]></Node>
<StgValue><ssdm name="v230"/></StgValue>
</operation>

<operation id="1682" st_id="220" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="32">
<![CDATA[
_ifconv29:9  %v231 = fpext float %v226 to double

]]></Node>
<StgValue><ssdm name="v231"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1683" st_id="221" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1684" st_id="222" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1685" st_id="223" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1686" st_id="224" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1687" st_id="225" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1688" st_id="226" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1689" st_id="227" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1690" st_id="228" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1691" st_id="229" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1692" st_id="230" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1693" st_id="231" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1694" st_id="232" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1695" st_id="233" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1696" st_id="234" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1697" st_id="235" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1698" st_id="236" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1699" st_id="237" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1700" st_id="238" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1701" st_id="239" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1702" st_id="240" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1703" st_id="241" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1704" st_id="242" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1705" st_id="243" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1706" st_id="244" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1707" st_id="245" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1708" st_id="246" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1709" st_id="247" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1710" st_id="248" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1711" st_id="249" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1712" st_id="250" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1713" st_id="251" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv29:10  %v232 = fdiv double %v231, %v230

]]></Node>
<StgValue><ssdm name="v232"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1714" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64">
<![CDATA[
_ifconv29:11  %ireg_V_3 = bitcast double %v232 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="1715" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="63" op_0_bw="64">
<![CDATA[
_ifconv29:12  %trunc_ln556 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="1716" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv29:13  %p_Result_55 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="1717" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv29:14  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="1718" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="12" op_0_bw="11">
<![CDATA[
_ifconv29:15  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="1719" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="52" op_0_bw="64">
<![CDATA[
_ifconv29:16  %trunc_ln565 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="1720" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv29:17  %tmp_21 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1721" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="54" op_0_bw="53">
<![CDATA[
_ifconv29:18  %p_Result_56 = zext i53 %tmp_21 to i54

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="1722" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv29:19  %man_V_1 = sub i54 0, %p_Result_56

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="1723" st_id="252" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv29:20  %man_V_2 = select i1 %p_Result_55, i54 %man_V_1, i54 %p_Result_56

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="1724" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv29:21  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="1725" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv29:22  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="1726" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv29:23  %icmp_ln581 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="1727" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv29:24  %add_ln581 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="1728" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv29:25  %sub_ln581 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="1729" st_id="252" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv29:26  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="1730" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv29:28  %icmp_ln582 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="1731" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="24" op_0_bw="54">
<![CDATA[
_ifconv29:29  %trunc_ln583 = trunc i54 %man_V_2 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="1732" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv29:30  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="1733" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv29:31  %icmp_ln603 = icmp ult i12 %sh_amt, 24

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="1734" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv29:35  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1735" st_id="252" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv29:36  %select_ln588 = select i1 %tmp_129, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="1736" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:41  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="1737" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:42  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="1738" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:43  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="1739" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:44  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="1740" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:45  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="1741" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:46  %and_ln585_1 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="1742" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:47  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="1743" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:48  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="1744" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:49  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="1745" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:51  %or_ln603 = or i1 %and_ln603, %and_ln585_1

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="1746" st_id="252" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv29:52  %select_ln603_1 = select i1 %and_ln585, i24 %select_ln588, i24 %trunc_ln583

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1747" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv29:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln335"/></StgValue>
</operation>

<operation id="1748" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv29:5  %attn_ln_outp_V_addr_1 = getelementptr [9216 x i24]* %attn_ln_outp_V, i64 0, i64 %sext_ln336

]]></Node>
<StgValue><ssdm name="attn_ln_outp_V_addr_1"/></StgValue>
</operation>

<operation id="1749" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="12">
<![CDATA[
_ifconv29:27  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="1750" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="54" op_0_bw="32">
<![CDATA[
_ifconv29:32  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="1751" st_id="253" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv29:33  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="1752" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="24" op_0_bw="54">
<![CDATA[
_ifconv29:34  %trunc_ln586 = trunc i54 %ashr_ln586 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="1753" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="24" op_0_bw="32">
<![CDATA[
_ifconv29:37  %sext_ln581cast = trunc i32 %sext_ln581 to i24

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="1754" st_id="253" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv29:38  %shl_ln604 = shl i24 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="1755" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:39  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="1756" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:40  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="1757" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv29:50  %select_ln603 = select i1 %and_ln603, i24 %shl_ln604, i24 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="1758" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:53  %or_ln603_1 = or i1 %and_ln585, %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_1"/></StgValue>
</operation>

<operation id="1759" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv29:54  %select_ln603_2 = select i1 %or_ln603, i24 %select_ln603, i24 %select_ln603_1

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="1760" st_id="253" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv29:55  %or_ln603_2 = or i1 %or_ln603, %or_ln603_1

]]></Node>
<StgValue><ssdm name="or_ln603_2"/></StgValue>
</operation>

<operation id="1761" st_id="253" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv29:56  %select_ln603_3 = select i1 %or_ln603_2, i24 %select_ln603_2, i24 0

]]></Node>
<StgValue><ssdm name="select_ln603_3"/></StgValue>
</operation>

<operation id="1762" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
_ifconv29:57  store i24 %select_ln603_3, i24* %attn_ln_outp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="1763" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
_ifconv29:58  br label %30

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1764" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5151:0  %x_16_0 = phi i4 [ %x_16, %l_attn_ln_outp_linear_x_16_end ], [ 0, %.preheader5151.preheader ]

]]></Node>
<StgValue><ssdm name="x_16_0"/></StgValue>
</operation>

<operation id="1765" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5151:1  %icmp_ln349 = icmp eq i4 %x_16_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="1766" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5151:2  %empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="1767" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5151:3  %x_16 = add i4 %x_16_0, 1

]]></Node>
<StgValue><ssdm name="x_16"/></StgValue>
</operation>

<operation id="1768" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5151:4  br i1 %icmp_ln349, label %.preheader5150.preheader, label %l_attn_ln_outp_linear_x_16_begin

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="1769" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_attn_ln_outp_linear_x_16_begin:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str43) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln349"/></StgValue>
</operation>

<operation id="1770" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_attn_ln_outp_linear_x_16_begin:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str43)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1771" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_attn_ln_outp_linear_x_16_begin:2  %tmp_86 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_16_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1772" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="15" op_0_bw="14">
<![CDATA[
l_attn_ln_outp_linear_x_16_begin:3  %zext_ln351 = zext i14 %tmp_86 to i15

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="1773" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_attn_ln_outp_linear_x_16_begin:4  %tmp_87 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_16_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1774" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="15" op_0_bw="12">
<![CDATA[
l_attn_ln_outp_linear_x_16_begin:5  %zext_ln351_2 = zext i12 %tmp_87 to i15

]]></Node>
<StgValue><ssdm name="zext_ln351_2"/></StgValue>
</operation>

<operation id="1775" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_attn_ln_outp_linear_x_16_begin:6  %sub_ln351 = sub i15 %zext_ln351, %zext_ln351_2

]]></Node>
<StgValue><ssdm name="sub_ln351"/></StgValue>
</operation>

<operation id="1776" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ln_outp_linear_x_16_begin:7  br label %31

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="1777" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0">
<![CDATA[
.preheader5150.preheader:0  br label %.preheader5150

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1778" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_13_0 = phi i10 [ 0, %l_attn_ln_outp_linear_x_16_begin ], [ %y_13, %_ifconv54 ]

]]></Node>
<StgValue><ssdm name="y_13_0"/></StgValue>
</operation>

<operation id="1779" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln350 = icmp eq i10 %y_13_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="1780" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="1781" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_13 = add i10 %y_13_0, 1

]]></Node>
<StgValue><ssdm name="y_13"/></StgValue>
</operation>

<operation id="1782" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln350, label %l_attn_ln_outp_linear_x_16_end, label %_ifconv54

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="1783" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="15" op_0_bw="10">
<![CDATA[
_ifconv54:2  %zext_ln351_3 = zext i10 %y_13_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln351_3"/></StgValue>
</operation>

<operation id="1784" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv54:3  %add_ln351 = add i15 %sub_ln351, %zext_ln351_3

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="1785" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="15">
<![CDATA[
_ifconv54:4  %sext_ln351 = sext i15 %add_ln351 to i64

]]></Node>
<StgValue><ssdm name="sext_ln351"/></StgValue>
</operation>

<operation id="1786" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv54:5  %attn_ln_outp_V_addr = getelementptr [9216 x i24]* %attn_ln_outp_V, i64 0, i64 %sext_ln351

]]></Node>
<StgValue><ssdm name="attn_ln_outp_V_addr"/></StgValue>
</operation>

<operation id="1787" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="24" op_0_bw="14">
<![CDATA[
_ifconv54:6  %tmp_V_19 = load i24* %attn_ln_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="1788" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_attn_ln_outp_linear_x_16_end:0  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str43, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="1789" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0">
<![CDATA[
l_attn_ln_outp_linear_x_16_end:1  br label %.preheader5151

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1790" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="24" op_0_bw="14">
<![CDATA[
_ifconv54:6  %tmp_V_19 = load i24* %attn_ln_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="1791" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv54:10  %p_Result_57 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_V_19, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1792" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv54:9  %icmp_ln935_2 = icmp eq i24 %tmp_V_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_2"/></StgValue>
</operation>

<operation id="1793" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv54:11  %tmp_V_6 = sub i24 0, %tmp_V_19

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="1794" st_id="257" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv54:12  %tmp_V_20 = select i1 %p_Result_57, i24 %tmp_V_6, i24 %tmp_V_19

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="1795" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv54:13  %p_Result_20 = call i24 @llvm.part.select.i24(i24 %tmp_V_20, i32 23, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="1796" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ifconv54:14  %p_Result_58 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_20)

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="1797" st_id="257" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv54:15  %l_2 = call i32 @llvm.cttz.i32(i32 %p_Result_58, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="1798" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="32">
<![CDATA[
_ifconv54:51  %trunc_ln943_2 = trunc i32 %l_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_2"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1799" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:16  %sub_ln944_2 = sub nsw i32 24, %l_2

]]></Node>
<StgValue><ssdm name="sub_ln944_2"/></StgValue>
</operation>

<operation id="1800" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="24" op_0_bw="32">
<![CDATA[
_ifconv54:17  %trunc_ln944_2 = trunc i32 %sub_ln944_2 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln944_2"/></StgValue>
</operation>

<operation id="1801" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:18  %lsb_index_2 = add nsw i32 -24, %sub_ln944_2

]]></Node>
<StgValue><ssdm name="lsb_index_2"/></StgValue>
</operation>

<operation id="1802" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv54:19  %tmp_136 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1803" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv54:20  %icmp_ln947_4 = icmp sgt i31 %tmp_136, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_4"/></StgValue>
</operation>

<operation id="1804" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="5" op_0_bw="32">
<![CDATA[
_ifconv54:21  %trunc_ln947_2 = trunc i32 %sub_ln944_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_2"/></StgValue>
</operation>

<operation id="1805" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv54:22  %sub_ln947_2 = sub i5 -15, %trunc_ln947_2

]]></Node>
<StgValue><ssdm name="sub_ln947_2"/></StgValue>
</operation>

<operation id="1806" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="24" op_0_bw="5">
<![CDATA[
_ifconv54:23  %zext_ln947_2 = zext i5 %sub_ln947_2 to i24

]]></Node>
<StgValue><ssdm name="zext_ln947_2"/></StgValue>
</operation>

<operation id="1807" st_id="258" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv54:24  %lshr_ln947_2 = lshr i24 -1, %zext_ln947_2

]]></Node>
<StgValue><ssdm name="lshr_ln947_2"/></StgValue>
</operation>

<operation id="1808" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv54:25  %p_Result_22 = and i24 %tmp_V_20, %lshr_ln947_2

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="1809" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv54:26  %icmp_ln947_5 = icmp ne i24 %p_Result_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_5"/></StgValue>
</operation>

<operation id="1810" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:27  %a_2 = and i1 %icmp_ln947_4, %icmp_ln947_5

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="1811" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv54:28  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1812" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:29  %xor_ln949_2 = xor i1 %tmp_137, true

]]></Node>
<StgValue><ssdm name="xor_ln949_2"/></StgValue>
</operation>

<operation id="1813" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv54:30  %add_ln949_1 = add i24 -24, %trunc_ln944_2

]]></Node>
<StgValue><ssdm name="add_ln949_1"/></StgValue>
</operation>

<operation id="1814" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv54:31  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_20, i24 %add_ln949_1)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="1815" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:32  %and_ln949_2 = and i1 %p_Result_6, %xor_ln949_2

]]></Node>
<StgValue><ssdm name="and_ln949_2"/></StgValue>
</operation>

<operation id="1816" st_id="258" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:33  %or_ln949 = or i1 %and_ln949_2, %a_2

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="1817" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv54:34  %or_ln949_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln949_2"/></StgValue>
</operation>

<operation id="1818" st_id="258" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:37  %icmp_ln958_2 = icmp sgt i32 %lsb_index_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_2"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1819" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="10">
<![CDATA[
_ifconv54:1  %zext_ln351_1 = zext i10 %y_13_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln351_1"/></StgValue>
</operation>

<operation id="1820" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv54:7  %v13_addr = getelementptr [768 x float]* %v13, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="v13_addr"/></StgValue>
</operation>

<operation id="1821" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="10">
<![CDATA[
_ifconv54:8  %v237 = load float* %v13_addr, align 4

]]></Node>
<StgValue><ssdm name="v237"/></StgValue>
</operation>

<operation id="1822" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="24">
<![CDATA[
_ifconv54:35  %m_29 = zext i24 %tmp_V_20 to i64

]]></Node>
<StgValue><ssdm name="m_29"/></StgValue>
</operation>

<operation id="1823" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="24">
<![CDATA[
_ifconv54:36  %zext_ln957_3 = zext i24 %tmp_V_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_3"/></StgValue>
</operation>

<operation id="1824" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:38  %add_ln958_2 = add nsw i32 -25, %sub_ln944_2

]]></Node>
<StgValue><ssdm name="add_ln958_2"/></StgValue>
</operation>

<operation id="1825" st_id="259" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:39  %lshr_ln958_2 = lshr i32 %zext_ln957_3, %add_ln958_2

]]></Node>
<StgValue><ssdm name="lshr_ln958_2"/></StgValue>
</operation>

<operation id="1826" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_2" val="1"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="32">
<![CDATA[
_ifconv54:40  %zext_ln958_4 = zext i32 %lshr_ln958_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_4"/></StgValue>
</operation>

<operation id="1827" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:41  %sub_ln958_1 = sub i32 25, %sub_ln944_2

]]></Node>
<StgValue><ssdm name="sub_ln958_1"/></StgValue>
</operation>

<operation id="1828" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="32">
<![CDATA[
_ifconv54:42  %zext_ln958_5 = zext i32 %sub_ln958_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_5"/></StgValue>
</operation>

<operation id="1829" st_id="259" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_2" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv54:43  %shl_ln958_2 = shl i64 %m_29, %zext_ln958_5

]]></Node>
<StgValue><ssdm name="shl_ln958_2"/></StgValue>
</operation>

<operation id="1830" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv54:44  %m_30 = select i1 %icmp_ln958_2, i64 %zext_ln958_4, i64 %shl_ln958_2

]]></Node>
<StgValue><ssdm name="m_30"/></StgValue>
</operation>

<operation id="1831" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="32">
<![CDATA[
_ifconv54:45  %zext_ln961_2 = zext i32 %or_ln949_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_2"/></StgValue>
</operation>

<operation id="1832" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv54:46  %m_35 = add i64 %m_30, %zext_ln961_2

]]></Node>
<StgValue><ssdm name="m_35"/></StgValue>
</operation>

<operation id="1833" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv54:47  %m_8 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_35, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="1834" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv54:49  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_35, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1835" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv54:60  %v14_addr = getelementptr [768 x float]* %v14, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="v14_addr"/></StgValue>
</operation>

<operation id="1836" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="10">
<![CDATA[
_ifconv54:61  %v240 = load float* %v14_addr, align 4

]]></Node>
<StgValue><ssdm name="v240"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1837" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="10">
<![CDATA[
_ifconv54:8  %v237 = load float* %v13_addr, align 4

]]></Node>
<StgValue><ssdm name="v237"/></StgValue>
</operation>

<operation id="1838" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="63">
<![CDATA[
_ifconv54:48  %m_54 = zext i63 %m_8 to i64

]]></Node>
<StgValue><ssdm name="m_54"/></StgValue>
</operation>

<operation id="1839" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv54:50  %select_ln964_2 = select i1 %tmp_138, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_2"/></StgValue>
</operation>

<operation id="1840" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv54:52  %sub_ln964_1 = sub i8 8, %trunc_ln943_2

]]></Node>
<StgValue><ssdm name="sub_ln964_1"/></StgValue>
</operation>

<operation id="1841" st_id="260" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv54:53  %add_ln964_1 = add i8 %select_ln964_2, %sub_ln964_1

]]></Node>
<StgValue><ssdm name="add_ln964_1"/></StgValue>
</operation>

<operation id="1842" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv54:54  %tmp_29 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_57, i8 %add_ln964_1)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1843" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv54:55  %p_Result_59 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_54, i9 %tmp_29, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="1844" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="64">
<![CDATA[
_ifconv54:56  %trunc_ln738_2 = trunc i64 %p_Result_59 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_2"/></StgValue>
</operation>

<operation id="1845" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32">
<![CDATA[
_ifconv54:57  %bitcast_ln739_2 = bitcast i32 %trunc_ln738_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739_2"/></StgValue>
</operation>

<operation id="1846" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv54:58  %v238 = select i1 %icmp_ln935_2, float 0.000000e+00, float %bitcast_ln739_2

]]></Node>
<StgValue><ssdm name="v238"/></StgValue>
</operation>

<operation id="1847" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="10">
<![CDATA[
_ifconv54:61  %v240 = load float* %v14_addr, align 4

]]></Node>
<StgValue><ssdm name="v240"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1848" st_id="261" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:59  %v239 = fmul float %v238, %v237

]]></Node>
<StgValue><ssdm name="v239"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1849" st_id="262" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:59  %v239 = fmul float %v238, %v237

]]></Node>
<StgValue><ssdm name="v239"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1850" st_id="263" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:59  %v239 = fmul float %v238, %v237

]]></Node>
<StgValue><ssdm name="v239"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1851" st_id="264" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:59  %v239 = fmul float %v238, %v237

]]></Node>
<StgValue><ssdm name="v239"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1852" st_id="265" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:62  %v241 = fadd float %v239, %v240

]]></Node>
<StgValue><ssdm name="v241"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1853" st_id="266" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:62  %v241 = fadd float %v239, %v240

]]></Node>
<StgValue><ssdm name="v241"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1854" st_id="267" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:62  %v241 = fadd float %v239, %v240

]]></Node>
<StgValue><ssdm name="v241"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1855" st_id="268" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:62  %v241 = fadd float %v239, %v240

]]></Node>
<StgValue><ssdm name="v241"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1856" st_id="269" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv54:62  %v241 = fadd float %v239, %v240

]]></Node>
<StgValue><ssdm name="v241"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1857" st_id="270" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="32">
<![CDATA[
_ifconv54:63  %d_assign_5 = fpext float %v241 to double

]]></Node>
<StgValue><ssdm name="d_assign_5"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1858" st_id="271" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="32">
<![CDATA[
_ifconv54:63  %d_assign_5 = fpext float %v241 to double

]]></Node>
<StgValue><ssdm name="d_assign_5"/></StgValue>
</operation>

<operation id="1859" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64">
<![CDATA[
_ifconv54:64  %ireg_V_4 = bitcast double %d_assign_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4"/></StgValue>
</operation>

<operation id="1860" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="63" op_0_bw="64">
<![CDATA[
_ifconv54:65  %trunc_ln556_1 = trunc i64 %ireg_V_4 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_1"/></StgValue>
</operation>

<operation id="1861" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv54:66  %p_Result_60 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="1862" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv54:67  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="1863" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="12" op_0_bw="11">
<![CDATA[
_ifconv54:68  %zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_2"/></StgValue>
</operation>

<operation id="1864" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="52" op_0_bw="64">
<![CDATA[
_ifconv54:69  %trunc_ln565_1 = trunc i64 %ireg_V_4 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="1865" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv54:70  %tmp_36 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1866" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="54" op_0_bw="53">
<![CDATA[
_ifconv54:71  %p_Result_61 = zext i53 %tmp_36 to i54

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="1867" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv54:72  %man_V_4 = sub i54 0, %p_Result_61

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="1868" st_id="271" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv54:73  %man_V_5 = select i1 %p_Result_60, i54 %man_V_4, i54 %p_Result_61

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="1869" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv54:74  %icmp_ln571_2 = icmp eq i63 %trunc_ln556_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="1870" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv54:75  %F2_1 = sub i12 1075, %zext_ln461_2

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="1871" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv54:76  %icmp_ln581_2 = icmp sgt i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="1872" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv54:77  %add_ln581_2 = add i12 -16, %F2_1

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="1873" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv54:78  %sub_ln581_2 = sub i12 16, %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="1874" st_id="271" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv54:79  %sh_amt_1 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="1875" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv54:81  %icmp_ln582_2 = icmp eq i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="1876" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="24" op_0_bw="54">
<![CDATA[
_ifconv54:82  %trunc_ln583_1 = trunc i54 %man_V_5 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1877" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="12">
<![CDATA[
_ifconv54:80  %sext_ln581_1 = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="1878" st_id="272" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv54:83  %icmp_ln585_2 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="1879" st_id="272" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv54:84  %icmp_ln603_2 = icmp ult i12 %sh_amt_1, 24

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="1880" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="54" op_0_bw="32">
<![CDATA[
_ifconv54:85  %zext_ln586_2 = zext i32 %sext_ln581_1 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="1881" st_id="272" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv54:86  %ashr_ln586_2 = ashr i54 %man_V_5, %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="1882" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="24" op_0_bw="54">
<![CDATA[
_ifconv54:87  %trunc_ln586_1 = trunc i54 %ashr_ln586_2 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="1883" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32">
<![CDATA[
_ifconv54:88  %bitcast_ln696_1 = bitcast float %v241 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_1"/></StgValue>
</operation>

<operation id="1884" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv54:89  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1885" st_id="272" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv54:90  %select_ln588_1 = select i1 %tmp_140, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="1886" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="24" op_0_bw="32">
<![CDATA[
_ifconv54:91  %sext_ln581_1cast = trunc i32 %sext_ln581_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln581_1cast"/></StgValue>
</operation>

<operation id="1887" st_id="272" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv54:92  %shl_ln604_2 = shl i24 %trunc_ln583_1, %sext_ln581_1cast

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="1888" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:93  %xor_ln571_1 = xor i1 %icmp_ln571_2, true

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="1889" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:94  %and_ln582_1 = and i1 %icmp_ln582_2, %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="1890" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:95  %or_ln582_1 = or i1 %icmp_ln571_2, %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="1891" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:96  %xor_ln582_1 = xor i1 %or_ln582_1, true

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="1892" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:97  %and_ln581_1 = and i1 %icmp_ln581_2, %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="1893" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:98  %xor_ln585_1 = xor i1 %icmp_ln585_2, true

]]></Node>
<StgValue><ssdm name="xor_ln585_1"/></StgValue>
</operation>

<operation id="1894" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:99  %and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="1895" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:100  %and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="1896" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:101  %or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="1897" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:102  %xor_ln581_1 = xor i1 %or_ln581_1, true

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="1898" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:103  %and_ln603_1 = and i1 %icmp_ln603_2, %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="1899" st_id="272" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv54:104  %select_ln603_4 = select i1 %and_ln603_1, i24 %shl_ln604_2, i24 %trunc_ln586_1

]]></Node>
<StgValue><ssdm name="select_ln603_4"/></StgValue>
</operation>

<operation id="1900" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:105  %or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3

]]></Node>
<StgValue><ssdm name="or_ln603_3"/></StgValue>
</operation>

<operation id="1901" st_id="272" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv54:106  %select_ln603_5 = select i1 %and_ln585_2, i24 %select_ln588_1, i24 %trunc_ln583_1

]]></Node>
<StgValue><ssdm name="select_ln603_5"/></StgValue>
</operation>

<operation id="1902" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:107  %or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln603_4"/></StgValue>
</operation>

<operation id="1903" st_id="272" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv54:108  %select_ln603_6 = select i1 %or_ln603_3, i24 %select_ln603_4, i24 %select_ln603_5

]]></Node>
<StgValue><ssdm name="select_ln603_6"/></StgValue>
</operation>

<operation id="1904" st_id="272" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv54:109  %or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4

]]></Node>
<StgValue><ssdm name="or_ln603_5"/></StgValue>
</operation>

<operation id="1905" st_id="272" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv54:110  %v242_V = select i1 %or_ln603_5, i24 %select_ln603_6, i24 0

]]></Node>
<StgValue><ssdm name="v242_V"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1906" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv54:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str44) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln350"/></StgValue>
</operation>

<operation id="1907" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="24" op_1_bw="14" op_2_bw="24">
<![CDATA[
_ifconv54:111  store i24 %v242_V, i24* %attn_ln_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="1908" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0">
<![CDATA[
_ifconv54:112  br label %31

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1909" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5150:0  %x_17_0 = phi i4 [ %x_17, %l_ffn_ds1_outp_x_17_end ], [ 0, %.preheader5150.preheader ]

]]></Node>
<StgValue><ssdm name="x_17_0"/></StgValue>
</operation>

<operation id="1910" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5150:1  %icmp_ln362 = icmp eq i4 %x_17_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="1911" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5150:2  %empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="1912" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5150:3  %x_17 = add i4 %x_17_0, 1

]]></Node>
<StgValue><ssdm name="x_17"/></StgValue>
</operation>

<operation id="1913" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5150:4  br i1 %icmp_ln362, label %.preheader5149.preheader, label %l_ffn_ds1_outp_x_17_begin

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="1914" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str45) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln362"/></StgValue>
</operation>

<operation id="1915" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1916" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:2  %tmp_93 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_17_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1917" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="17" op_0_bw="14">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:3  %zext_ln369 = zext i14 %tmp_93 to i17

]]></Node>
<StgValue><ssdm name="zext_ln369"/></StgValue>
</operation>

<operation id="1918" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="15" op_0_bw="14">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:4  %zext_ln369_1 = zext i14 %tmp_93 to i15

]]></Node>
<StgValue><ssdm name="zext_ln369_1"/></StgValue>
</operation>

<operation id="1919" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:5  %tmp_94 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_17_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1920" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="15" op_0_bw="12">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:6  %zext_ln369_2 = zext i12 %tmp_94 to i15

]]></Node>
<StgValue><ssdm name="zext_ln369_2"/></StgValue>
</operation>

<operation id="1921" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:7  %sub_ln369 = sub i15 %zext_ln369_1, %zext_ln369_2

]]></Node>
<StgValue><ssdm name="sub_ln369"/></StgValue>
</operation>

<operation id="1922" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:8  %tmp_95 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %x_17_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1923" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="17" op_0_bw="16">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:9  %zext_ln203_13 = zext i16 %tmp_95 to i17

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="1924" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:10  %sub_ln203_2 = sub i17 %zext_ln203_13, %zext_ln369

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="1925" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ds1_outp_x_17_begin:11  br label %32

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="1926" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0">
<![CDATA[
.preheader5149.preheader:0  br label %.preheader5149

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1927" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %y_14_0 = phi i12 [ 0, %l_ffn_ds1_outp_x_17_begin ], [ %y_14, %l_y_14_end ]

]]></Node>
<StgValue><ssdm name="y_14_0"/></StgValue>
</operation>

<operation id="1928" st_id="275" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln363 = icmp eq i12 %y_14_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="1929" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="1930" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %y_14 = add i12 %y_14_0, 1

]]></Node>
<StgValue><ssdm name="y_14"/></StgValue>
</operation>

<operation id="1931" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln363, label %l_ffn_ds1_outp_x_17_end, label %l_y_14_begin

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="1932" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_y_14_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str46) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln363"/></StgValue>
</operation>

<operation id="1933" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_y_14_begin:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1934" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="12">
<![CDATA[
l_y_14_begin:2  %zext_ln370 = zext i12 %y_14_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln370"/></StgValue>
</operation>

<operation id="1935" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="17" op_0_bw="12">
<![CDATA[
l_y_14_begin:3  %zext_ln370_1 = zext i12 %y_14_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln370_1"/></StgValue>
</operation>

<operation id="1936" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
l_y_14_begin:4  %tmp_100 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %y_14_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1937" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="23" op_0_bw="22">
<![CDATA[
l_y_14_begin:5  %zext_ln370_2 = zext i22 %tmp_100 to i23

]]></Node>
<StgValue><ssdm name="zext_ln370_2"/></StgValue>
</operation>

<operation id="1938" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
l_y_14_begin:6  %tmp_101 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %y_14_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1939" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="23" op_0_bw="20">
<![CDATA[
l_y_14_begin:7  %zext_ln370_3 = zext i20 %tmp_101 to i23

]]></Node>
<StgValue><ssdm name="zext_ln370_3"/></StgValue>
</operation>

<operation id="1940" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_y_14_begin:8  %sub_ln370 = sub i23 %zext_ln370_2, %zext_ln370_3

]]></Node>
<StgValue><ssdm name="sub_ln370"/></StgValue>
</operation>

<operation id="1941" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_y_14_begin:9  %add_ln203_9 = add i17 %sub_ln203_2, %zext_ln370_1

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="1942" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="17">
<![CDATA[
l_y_14_begin:10  %sext_ln203_6 = sext i17 %add_ln203_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_6"/></StgValue>
</operation>

<operation id="1943" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_14_begin:11  %ffn_ds1_outp_V_addr_1 = getelementptr [36864 x i24]* %ffn_ds1_outp_V, i64 0, i64 %sext_ln203_6

]]></Node>
<StgValue><ssdm name="ffn_ds1_outp_V_addr_1"/></StgValue>
</operation>

<operation id="1944" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0">
<![CDATA[
l_y_14_begin:12  br label %33

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="1945" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_ffn_ds1_outp_x_17_end:0  %empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str45, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="1946" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ds1_outp_x_17_end:1  br label %.preheader5150

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1947" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %v254_V = phi i24 [ 0, %l_y_14_begin ], [ %v258_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417 ]

]]></Node>
<StgValue><ssdm name="v254_V"/></StgValue>
</operation>

<operation id="1948" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %ffn_ds1_r_0 = phi i10 [ 0, %l_y_14_begin ], [ %ffn_ds1_r, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417 ]

]]></Node>
<StgValue><ssdm name="ffn_ds1_r_0"/></StgValue>
</operation>

<operation id="1949" st_id="276" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln367 = icmp eq i10 %ffn_ds1_r_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln367"/></StgValue>
</operation>

<operation id="1950" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="1951" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %ffn_ds1_r = add i10 %ffn_ds1_r_0, 1

]]></Node>
<StgValue><ssdm name="ffn_ds1_r"/></StgValue>
</operation>

<operation id="1952" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln367, label %l_y_14_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="1953" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:1  %zext_ln370_4 = zext i10 %ffn_ds1_r_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln370_4"/></StgValue>
</operation>

<operation id="1954" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="23" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:2  %zext_ln370_5 = zext i10 %ffn_ds1_r_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln370_5"/></StgValue>
</operation>

<operation id="1955" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:3  %add_ln370 = add i23 %zext_ln370_5, %sub_ln370

]]></Node>
<StgValue><ssdm name="add_ln370"/></StgValue>
</operation>

<operation id="1956" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:4  %sext_ln370 = sext i23 %add_ln370 to i64

]]></Node>
<StgValue><ssdm name="sext_ln370"/></StgValue>
</operation>

<operation id="1957" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="22" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:5  %v9_V_addr = getelementptr [2359296 x i24]* %v9_V, i64 0, i64 %sext_ln370

]]></Node>
<StgValue><ssdm name="v9_V_addr"/></StgValue>
</operation>

<operation id="1958" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:6  %add_ln369 = add i15 %zext_ln370_4, %sub_ln369

]]></Node>
<StgValue><ssdm name="add_ln369"/></StgValue>
</operation>

<operation id="1959" st_id="276" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:10  %v250_V = load i24* %v9_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v250_V"/></StgValue>
</operation>

<operation id="1960" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_14_end:0  %v10_V_addr = getelementptr [3072 x i24]* %v10_V, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="v10_V_addr"/></StgValue>
</operation>

<operation id="1961" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln367" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="24" op_0_bw="12">
<![CDATA[
l_y_14_end:1  %v260_V = load i24* %v10_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v260_V"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1962" st_id="277" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:10  %v250_V = load i24* %v9_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v250_V"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1963" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:7  %sext_ln369 = sext i15 %add_ln369 to i64

]]></Node>
<StgValue><ssdm name="sext_ln369"/></StgValue>
</operation>

<operation id="1964" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:8  %attn_ln_outp_V_addr_2 = getelementptr [9216 x i24]* %attn_ln_outp_V, i64 0, i64 %sext_ln369

]]></Node>
<StgValue><ssdm name="attn_ln_outp_V_addr_2"/></StgValue>
</operation>

<operation id="1965" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:9  %v249_V = load i24* %attn_ln_outp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v249_V"/></StgValue>
</operation>

<operation id="1966" st_id="278" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:10  %v250_V = load i24* %v9_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v250_V"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1967" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:9  %v249_V = load i24* %attn_ln_outp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v249_V"/></StgValue>
</operation>

<operation id="1968" st_id="279" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:10  %v250_V = load i24* %v9_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v250_V"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1969" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:11  %v251_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v249_V, i16 0)

]]></Node>
<StgValue><ssdm name="v251_V"/></StgValue>
</operation>

<operation id="1970" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:12  %v252_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v250_V, i16 0)

]]></Node>
<StgValue><ssdm name="v252_V"/></StgValue>
</operation>

<operation id="1971" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:13  %sext_ln1116_5 = sext i40 %v251_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="1972" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:14  %sext_ln1118_5 = sext i40 %v252_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="1973" st_id="280" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:15  %r_V_6 = mul i80 %sext_ln1116_5, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="1974" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="40" op_0_bw="40" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:17  %trunc_ln700_4 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_6, i32 32, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln700_4"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1975" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln367"/></StgValue>
</operation>

<operation id="1976" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:16  %v256_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v254_V, i16 0)

]]></Node>
<StgValue><ssdm name="v256_V"/></StgValue>
</operation>

<operation id="1977" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:18  %v257_V = add i40 %v256_V, %trunc_ln700_4

]]></Node>
<StgValue><ssdm name="v257_V"/></StgValue>
</operation>

<operation id="1978" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:19  %v258_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v257_V, i32 16, i32 39)

]]></Node>
<StgValue><ssdm name="v258_V"/></StgValue>
</operation>

<operation id="1979" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417:20  br label %33

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1980" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="24" op_0_bw="12">
<![CDATA[
l_y_14_end:1  %v260_V = load i24* %v10_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v260_V"/></StgValue>
</operation>

<operation id="1981" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_y_14_end:2  %v264_V = add i24 %v260_V, %v254_V

]]></Node>
<StgValue><ssdm name="v264_V"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1982" st_id="283" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="24" op_1_bw="16">
<![CDATA[
l_y_14_end:3  store i24 %v264_V, i24* %ffn_ds1_outp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="1983" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_y_14_end:4  %empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str46, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="1984" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0">
<![CDATA[
l_y_14_end:5  br label %32

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1985" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5149:0  %x_18_0 = phi i4 [ %x_18, %l_ffn_gelu_outp_x_18_end ], [ 0, %.preheader5149.preheader ]

]]></Node>
<StgValue><ssdm name="x_18_0"/></StgValue>
</operation>

<operation id="1986" st_id="284" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5149:1  %icmp_ln392 = icmp eq i4 %x_18_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="1987" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5149:2  %empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="1988" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5149:3  %x_18 = add i4 %x_18_0, 1

]]></Node>
<StgValue><ssdm name="x_18"/></StgValue>
</operation>

<operation id="1989" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5149:4  br i1 %icmp_ln392, label %.preheader5148.preheader, label %l_ffn_gelu_outp_x_18_begin

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="1990" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_ffn_gelu_outp_x_18_begin:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str48) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln392"/></StgValue>
</operation>

<operation id="1991" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_ffn_gelu_outp_x_18_begin:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str48)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1992" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_ffn_gelu_outp_x_18_begin:2  %tmp_98 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %x_18_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1993" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="17" op_0_bw="16">
<![CDATA[
l_ffn_gelu_outp_x_18_begin:3  %zext_ln394 = zext i16 %tmp_98 to i17

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="1994" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_ffn_gelu_outp_x_18_begin:4  %tmp_99 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_18_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1995" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="17" op_0_bw="14">
<![CDATA[
l_ffn_gelu_outp_x_18_begin:5  %zext_ln394_1 = zext i14 %tmp_99 to i17

]]></Node>
<StgValue><ssdm name="zext_ln394_1"/></StgValue>
</operation>

<operation id="1996" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_ffn_gelu_outp_x_18_begin:6  %sub_ln394 = sub i17 %zext_ln394, %zext_ln394_1

]]></Node>
<StgValue><ssdm name="sub_ln394"/></StgValue>
</operation>

<operation id="1997" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_gelu_outp_x_18_begin:7  br label %34

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>

<operation id="1998" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0">
<![CDATA[
.preheader5148.preheader:0  br label %.preheader5148

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1999" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %y_15_0 = phi i12 [ 0, %l_ffn_gelu_outp_x_18_begin ], [ %y_15, %_ifconv83 ]

]]></Node>
<StgValue><ssdm name="y_15_0"/></StgValue>
</operation>

<operation id="2000" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln393 = icmp eq i12 %y_15_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln393"/></StgValue>
</operation>

<operation id="2001" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="2002" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %y_15 = add i12 %y_15_0, 1

]]></Node>
<StgValue><ssdm name="y_15"/></StgValue>
</operation>

<operation id="2003" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln393, label %l_ffn_gelu_outp_x_18_end, label %_ifconv83

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>

<operation id="2004" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="17" op_0_bw="12">
<![CDATA[
_ifconv83:1  %zext_ln394_2 = zext i12 %y_15_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln394_2"/></StgValue>
</operation>

<operation id="2005" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv83:2  %add_ln394 = add i17 %sub_ln394, %zext_ln394_2

]]></Node>
<StgValue><ssdm name="add_ln394"/></StgValue>
</operation>

<operation id="2006" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="17">
<![CDATA[
_ifconv83:3  %sext_ln394 = sext i17 %add_ln394 to i64

]]></Node>
<StgValue><ssdm name="sext_ln394"/></StgValue>
</operation>

<operation id="2007" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv83:4  %ffn_ds1_outp_V_addr = getelementptr [36864 x i24]* %ffn_ds1_outp_V, i64 0, i64 %sext_ln394

]]></Node>
<StgValue><ssdm name="ffn_ds1_outp_V_addr"/></StgValue>
</operation>

<operation id="2008" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="24" op_0_bw="16">
<![CDATA[
_ifconv83:6  %tmp_V_21 = load i24* %ffn_ds1_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="2009" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_ffn_gelu_outp_x_18_end:0  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str48, i32 %tmp_25)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="2010" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_gelu_outp_x_18_end:1  br label %.preheader5149

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2011" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="24" op_0_bw="16">
<![CDATA[
_ifconv83:6  %tmp_V_21 = load i24* %ffn_ds1_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="2012" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv83:8  %p_Result_62 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_V_21, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2013" st_id="287" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:7  %icmp_ln885 = icmp eq i24 %tmp_V_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="2014" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:9  %tmp_V_9 = sub i24 0, %tmp_V_21

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="2015" st_id="287" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv83:10  %tmp_V_22 = select i1 %p_Result_62, i24 %tmp_V_9, i24 %tmp_V_21

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="2016" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv83:11  %p_Result_4 = call i24 @llvm.part.select.i24(i24 %tmp_V_22, i32 23, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="2017" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ifconv83:12  %p_Result_63 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_4)

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="2018" st_id="287" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv83:13  %l_3 = call i32 @llvm.cttz.i32(i32 %p_Result_63, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="2019" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="11" op_0_bw="32">
<![CDATA[
_ifconv83:49  %trunc_ln893 = trunc i32 %l_3 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>

<operation id="2020" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="8" op_0_bw="32">
<![CDATA[
_ifconv83:88  %trunc_ln943_3 = trunc i32 %l_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_3"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2021" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:14  %sub_ln894 = sub nsw i32 24, %l_3

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="2022" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="24" op_0_bw="32">
<![CDATA[
_ifconv83:15  %trunc_ln894 = trunc i32 %sub_ln894 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln894"/></StgValue>
</operation>

<operation id="2023" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:16  %lsb_index_3 = add nsw i32 -53, %sub_ln894

]]></Node>
<StgValue><ssdm name="lsb_index_3"/></StgValue>
</operation>

<operation id="2024" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv83:17  %tmp_144 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2025" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv83:18  %icmp_ln897 = icmp sgt i31 %tmp_144, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="2026" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="5" op_0_bw="32">
<![CDATA[
_ifconv83:19  %trunc_ln897 = trunc i32 %sub_ln894 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="2027" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv83:20  %sub_ln897 = sub i5 14, %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="2028" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="24" op_0_bw="5">
<![CDATA[
_ifconv83:21  %zext_ln897 = zext i5 %sub_ln897 to i24

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="2029" st_id="288" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:22  %lshr_ln897 = lshr i24 -1, %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="2030" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:23  %p_Result_32 = and i24 %tmp_V_22, %lshr_ln897

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="2031" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:24  %icmp_ln897_1 = icmp ne i24 %p_Result_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln897_1"/></StgValue>
</operation>

<operation id="2032" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:25  %a_3 = and i1 %icmp_ln897, %icmp_ln897_1

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="2033" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:26  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2034" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:27  %xor_ln899 = xor i1 %tmp_145, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="2035" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:28  %add_ln899 = add i24 -53, %trunc_ln894

]]></Node>
<StgValue><ssdm name="add_ln899"/></StgValue>
</operation>

<operation id="2036" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv83:29  %p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_22, i24 %add_ln899)

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="2037" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:30  %and_ln899 = and i1 %p_Result_33, %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="2038" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:31  %or_ln899 = or i1 %and_ln899, %a_3

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="2039" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv83:32  %or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="2040" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:35  %icmp_ln908 = icmp sgt i32 %lsb_index_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="2041" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:57  %lsb_index_4 = add nsw i32 -24, %sub_ln894

]]></Node>
<StgValue><ssdm name="lsb_index_4"/></StgValue>
</operation>

<operation id="2042" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv83:58  %tmp_147 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_4, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2043" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv83:59  %icmp_ln947_6 = icmp sgt i31 %tmp_147, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_6"/></StgValue>
</operation>

<operation id="2044" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="5" op_0_bw="32">
<![CDATA[
_ifconv83:60  %trunc_ln947_3 = trunc i32 %sub_ln894 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_3"/></StgValue>
</operation>

<operation id="2045" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv83:61  %sub_ln947_3 = sub i5 -15, %trunc_ln947_3

]]></Node>
<StgValue><ssdm name="sub_ln947_3"/></StgValue>
</operation>

<operation id="2046" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="24" op_0_bw="5">
<![CDATA[
_ifconv83:62  %zext_ln947_3 = zext i5 %sub_ln947_3 to i24

]]></Node>
<StgValue><ssdm name="zext_ln947_3"/></StgValue>
</operation>

<operation id="2047" st_id="288" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:63  %lshr_ln947_3 = lshr i24 -1, %zext_ln947_3

]]></Node>
<StgValue><ssdm name="lshr_ln947_3"/></StgValue>
</operation>

<operation id="2048" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:64  %p_Result_36 = and i24 %tmp_V_22, %lshr_ln947_3

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="2049" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:65  %icmp_ln947_8 = icmp ne i24 %p_Result_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_8"/></StgValue>
</operation>

<operation id="2050" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:66  %a_4 = and i1 %icmp_ln947_6, %icmp_ln947_8

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="2051" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:67  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2052" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:68  %xor_ln949_3 = xor i1 %tmp_148, true

]]></Node>
<StgValue><ssdm name="xor_ln949_3"/></StgValue>
</operation>

<operation id="2053" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:69  %add_ln949_4 = add i24 -24, %trunc_ln894

]]></Node>
<StgValue><ssdm name="add_ln949_4"/></StgValue>
</operation>

<operation id="2054" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv83:70  %p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_22, i24 %add_ln949_4)

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="2055" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:71  %and_ln949_3 = and i1 %p_Result_37, %xor_ln949_3

]]></Node>
<StgValue><ssdm name="and_ln949_3"/></StgValue>
</operation>

<operation id="2056" st_id="288" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:72  %or_ln949_8 = or i1 %and_ln949_3, %a_4

]]></Node>
<StgValue><ssdm name="or_ln949_8"/></StgValue>
</operation>

<operation id="2057" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv83:73  %or_ln949_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_8)

]]></Node>
<StgValue><ssdm name="or_ln949_4"/></StgValue>
</operation>

<operation id="2058" st_id="288" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:74  %icmp_ln958_4 = icmp sgt i32 %lsb_index_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_4"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2059" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="24">
<![CDATA[
_ifconv83:33  %m_38 = zext i24 %tmp_V_22 to i64

]]></Node>
<StgValue><ssdm name="m_38"/></StgValue>
</operation>

<operation id="2060" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="24">
<![CDATA[
_ifconv83:34  %zext_ln907_1 = zext i24 %tmp_V_22 to i32

]]></Node>
<StgValue><ssdm name="zext_ln907_1"/></StgValue>
</operation>

<operation id="2061" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:36  %add_ln908 = add nsw i32 -54, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="2062" st_id="289" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:37  %lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="2063" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="32">
<![CDATA[
_ifconv83:38  %zext_ln908 = zext i32 %lshr_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="2064" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:39  %sub_ln908 = sub i32 54, %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln908"/></StgValue>
</operation>

<operation id="2065" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="32">
<![CDATA[
_ifconv83:40  %zext_ln908_1 = zext i32 %sub_ln908 to i64

]]></Node>
<StgValue><ssdm name="zext_ln908_1"/></StgValue>
</operation>

<operation id="2066" st_id="289" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:41  %shl_ln908 = shl i64 %m_38, %zext_ln908_1

]]></Node>
<StgValue><ssdm name="shl_ln908"/></StgValue>
</operation>

<operation id="2067" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv83:42  %m_39 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908

]]></Node>
<StgValue><ssdm name="m_39"/></StgValue>
</operation>

<operation id="2068" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="32">
<![CDATA[
_ifconv83:43  %zext_ln911 = zext i32 %or_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="2069" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:44  %m_40 = add i64 %m_39, %zext_ln911

]]></Node>
<StgValue><ssdm name="m_40"/></StgValue>
</operation>

<operation id="2070" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv83:45  %m_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_40, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="2071" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv83:47  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_40, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2072" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_4" val="1"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:75  %add_ln958_4 = add nsw i32 -25, %sub_ln894

]]></Node>
<StgValue><ssdm name="add_ln958_4"/></StgValue>
</operation>

<operation id="2073" st_id="289" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_4" val="1"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:76  %lshr_ln958_4 = lshr i32 %zext_ln907_1, %add_ln958_4

]]></Node>
<StgValue><ssdm name="lshr_ln958_4"/></StgValue>
</operation>

<operation id="2074" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_4" val="1"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="64" op_0_bw="32">
<![CDATA[
_ifconv83:77  %zext_ln958_6 = zext i32 %lshr_ln958_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_6"/></StgValue>
</operation>

<operation id="2075" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_4" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv83:78  %sub_ln958_2 = sub i32 25, %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln958_2"/></StgValue>
</operation>

<operation id="2076" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_4" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="32">
<![CDATA[
_ifconv83:79  %zext_ln958_8 = zext i32 %sub_ln958_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_8"/></StgValue>
</operation>

<operation id="2077" st_id="289" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_4" val="0"/>
<literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:80  %shl_ln958_4 = shl i64 %m_38, %zext_ln958_8

]]></Node>
<StgValue><ssdm name="shl_ln958_4"/></StgValue>
</operation>

<operation id="2078" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv83:81  %m_43 = select i1 %icmp_ln958_4, i64 %zext_ln958_6, i64 %shl_ln958_4

]]></Node>
<StgValue><ssdm name="m_43"/></StgValue>
</operation>

<operation id="2079" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="32">
<![CDATA[
_ifconv83:82  %zext_ln961_4 = zext i32 %or_ln949_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_4"/></StgValue>
</operation>

<operation id="2080" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:83  %m_44 = add i64 %m_43, %zext_ln961_4

]]></Node>
<StgValue><ssdm name="m_44"/></StgValue>
</operation>

<operation id="2081" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv83:84  %m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_44, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="2082" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv83:86  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_44, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2083" st_id="289" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv83:87  %select_ln964_3 = select i1 %tmp_149, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_3"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2084" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="63">
<![CDATA[
_ifconv83:46  %m_55 = zext i63 %m_4 to i64

]]></Node>
<StgValue><ssdm name="m_55"/></StgValue>
</operation>

<operation id="2085" st_id="290" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv83:48  %select_ln915 = select i1 %tmp_146, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln915"/></StgValue>
</operation>

<operation id="2086" st_id="290" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv83:50  %sub_ln915 = sub i11 8, %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="2087" st_id="290" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv83:51  %add_ln915 = add i11 %select_ln915, %sub_ln915

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="2088" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv83:52  %tmp_38 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_62, i11 %add_ln915)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2089" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv83:53  %p_Result_64 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_55, i12 %tmp_38, i32 52, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="2090" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="63">
<![CDATA[
_ifconv83:85  %m_56 = zext i63 %m_5 to i64

]]></Node>
<StgValue><ssdm name="m_56"/></StgValue>
</operation>

<operation id="2091" st_id="290" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv83:89  %sub_ln964_4 = sub i8 8, %trunc_ln943_3

]]></Node>
<StgValue><ssdm name="sub_ln964_4"/></StgValue>
</operation>

<operation id="2092" st_id="290" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv83:90  %add_ln964_4 = add i8 %select_ln964_3, %sub_ln964_4

]]></Node>
<StgValue><ssdm name="add_ln964_4"/></StgValue>
</operation>

<operation id="2093" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv83:91  %tmp_41 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_62, i8 %add_ln964_4)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2094" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv83:92  %p_Result_65 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_56, i9 %tmp_41, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="2095" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="64">
<![CDATA[
_ifconv83:93  %trunc_ln738_3 = trunc i64 %p_Result_65 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_3"/></StgValue>
</operation>

<operation id="2096" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32">
<![CDATA[
_ifconv83:94  %bitcast_ln739_4 = bitcast i32 %trunc_ln738_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739_4"/></StgValue>
</operation>

<operation id="2097" st_id="290" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv83:95  %v273 = select i1 %icmp_ln885, float 0.000000e+00, float %bitcast_ln739_4

]]></Node>
<StgValue><ssdm name="v273"/></StgValue>
</operation>

<operation id="2098" st_id="290" stage="23" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2099" st_id="291" stage="22" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2100" st_id="292" stage="21" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2101" st_id="293" stage="20" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2102" st_id="294" stage="19" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2103" st_id="295" stage="18" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2104" st_id="296" stage="17" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2105" st_id="297" stage="16" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2106" st_id="298" stage="15" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2107" st_id="299" stage="14" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2108" st_id="300" stage="13" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2109" st_id="301" stage="12" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2110" st_id="302" stage="11" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2111" st_id="303" stage="10" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2112" st_id="304" stage="9" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2113" st_id="305" stage="8" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2114" st_id="306" stage="7" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2115" st_id="307" stage="6" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2116" st_id="308" stage="5" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2117" st_id="309" stage="4" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2118" st_id="310" stage="3" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2119" st_id="311" stage="2" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2120" st_id="312" stage="1" lat="23">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
_ifconv83:96  %v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind

]]></Node>
<StgValue><ssdm name="v275"/></StgValue>
</operation>

<operation id="2121" st_id="312" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="32">
<![CDATA[
_ifconv83:97  %v276 = fpext float %v275 to double

]]></Node>
<StgValue><ssdm name="v276"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2122" st_id="313" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="32">
<![CDATA[
_ifconv83:97  %v276 = fpext float %v275 to double

]]></Node>
<StgValue><ssdm name="v276"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2123" st_id="314" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:98  %v277 = fmul double %v276, 4.471500e-02

]]></Node>
<StgValue><ssdm name="v277"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2124" st_id="315" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:98  %v277 = fmul double %v276, 4.471500e-02

]]></Node>
<StgValue><ssdm name="v277"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2125" st_id="316" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:98  %v277 = fmul double %v276, 4.471500e-02

]]></Node>
<StgValue><ssdm name="v277"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2126" st_id="317" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:98  %v277 = fmul double %v276, 4.471500e-02

]]></Node>
<StgValue><ssdm name="v277"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2127" st_id="318" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:98  %v277 = fmul double %v276, 4.471500e-02

]]></Node>
<StgValue><ssdm name="v277"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2128" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64">
<![CDATA[
_ifconv83:54  %bitcast_ln729 = bitcast i64 %p_Result_64 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln729"/></StgValue>
</operation>

<operation id="2129" st_id="319" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:55  %phitmp = fmul double %bitcast_ln729, 5.000000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="2130" st_id="319" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:98  %v277 = fmul double %v276, 4.471500e-02

]]></Node>
<StgValue><ssdm name="v277"/></StgValue>
</operation>

<operation id="2131" st_id="319" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv83:99  %v278 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729

]]></Node>
<StgValue><ssdm name="v278"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2132" st_id="320" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:55  %phitmp = fmul double %bitcast_ln729, 5.000000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="2133" st_id="320" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:100  %v279 = fadd double %v278, %v277

]]></Node>
<StgValue><ssdm name="v279"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2134" st_id="321" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:55  %phitmp = fmul double %bitcast_ln729, 5.000000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="2135" st_id="321" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:100  %v279 = fadd double %v278, %v277

]]></Node>
<StgValue><ssdm name="v279"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2136" st_id="322" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:55  %phitmp = fmul double %bitcast_ln729, 5.000000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="2137" st_id="322" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:100  %v279 = fadd double %v278, %v277

]]></Node>
<StgValue><ssdm name="v279"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2138" st_id="323" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:55  %phitmp = fmul double %bitcast_ln729, 5.000000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="2139" st_id="323" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:100  %v279 = fadd double %v278, %v277

]]></Node>
<StgValue><ssdm name="v279"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2140" st_id="324" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:55  %phitmp = fmul double %bitcast_ln729, 5.000000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="2141" st_id="324" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:100  %v279 = fadd double %v278, %v277

]]></Node>
<StgValue><ssdm name="v279"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2142" st_id="325" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv83:56  %v270 = select i1 %icmp_ln885, double 0.000000e+00, double %phitmp

]]></Node>
<StgValue><ssdm name="v270"/></StgValue>
</operation>

<operation id="2143" st_id="325" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:101  %v280 = fmul double %v279, 0x3FE9884580698753

]]></Node>
<StgValue><ssdm name="v280"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2144" st_id="326" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:101  %v280 = fmul double %v279, 0x3FE9884580698753

]]></Node>
<StgValue><ssdm name="v280"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2145" st_id="327" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:101  %v280 = fmul double %v279, 0x3FE9884580698753

]]></Node>
<StgValue><ssdm name="v280"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2146" st_id="328" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:101  %v280 = fmul double %v279, 0x3FE9884580698753

]]></Node>
<StgValue><ssdm name="v280"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2147" st_id="329" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:101  %v280 = fmul double %v279, 0x3FE9884580698753

]]></Node>
<StgValue><ssdm name="v280"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2148" st_id="330" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:101  %v280 = fmul double %v279, 0x3FE9884580698753

]]></Node>
<StgValue><ssdm name="v280"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2149" st_id="331" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
_ifconv83:102  %v281 = call fastcc double @"generic_tanh<double>"(double %v280) nounwind

]]></Node>
<StgValue><ssdm name="v281"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2150" st_id="332" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
_ifconv83:102  %v281 = call fastcc double @"generic_tanh<double>"(double %v280) nounwind

]]></Node>
<StgValue><ssdm name="v281"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2151" st_id="333" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:103  %v283 = fadd double %v281, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v283"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2152" st_id="334" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:103  %v283 = fadd double %v281, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v283"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2153" st_id="335" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:103  %v283 = fadd double %v281, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v283"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2154" st_id="336" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:103  %v283 = fadd double %v281, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v283"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2155" st_id="337" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:103  %v283 = fadd double %v281, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v283"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2156" st_id="338" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:104  %v284 = fmul double %v270, %v283

]]></Node>
<StgValue><ssdm name="v284"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2157" st_id="339" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:104  %v284 = fmul double %v270, %v283

]]></Node>
<StgValue><ssdm name="v284"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2158" st_id="340" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:104  %v284 = fmul double %v270, %v283

]]></Node>
<StgValue><ssdm name="v284"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2159" st_id="341" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:104  %v284 = fmul double %v270, %v283

]]></Node>
<StgValue><ssdm name="v284"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2160" st_id="342" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:104  %v284 = fmul double %v270, %v283

]]></Node>
<StgValue><ssdm name="v284"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2161" st_id="343" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv83:104  %v284 = fmul double %v270, %v283

]]></Node>
<StgValue><ssdm name="v284"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2162" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="64">
<![CDATA[
_ifconv83:105  %ireg_V_5 = bitcast double %v284 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5"/></StgValue>
</operation>

<operation id="2163" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="63" op_0_bw="64">
<![CDATA[
_ifconv83:106  %trunc_ln556_3 = trunc i64 %ireg_V_5 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_3"/></StgValue>
</operation>

<operation id="2164" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv83:107  %p_Result_66 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="2165" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv83:108  %exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_3"/></StgValue>
</operation>

<operation id="2166" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="12" op_0_bw="11">
<![CDATA[
_ifconv83:109  %zext_ln461_3 = zext i11 %exp_tmp_V_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_3"/></StgValue>
</operation>

<operation id="2167" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="52" op_0_bw="64">
<![CDATA[
_ifconv83:110  %trunc_ln565_3 = trunc i64 %ireg_V_5 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="2168" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv83:111  %tmp_42 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2169" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="54" op_0_bw="53">
<![CDATA[
_ifconv83:112  %p_Result_67 = zext i53 %tmp_42 to i54

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="2170" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv83:113  %man_V_10 = sub i54 0, %p_Result_67

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="2171" st_id="344" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv83:114  %man_V_11 = select i1 %p_Result_66, i54 %man_V_10, i54 %p_Result_67

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="2172" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv83:115  %icmp_ln571_3 = icmp eq i63 %trunc_ln556_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>

<operation id="2173" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv83:116  %F2_3 = sub i12 1075, %zext_ln461_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="2174" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv83:117  %icmp_ln581_3 = icmp sgt i12 %F2_3, 16

]]></Node>
<StgValue><ssdm name="icmp_ln581_3"/></StgValue>
</operation>

<operation id="2175" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv83:118  %add_ln581_3 = add i12 -16, %F2_3

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="2176" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv83:119  %sub_ln581_3 = sub i12 16, %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln581_3"/></StgValue>
</operation>

<operation id="2177" st_id="344" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv83:120  %sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="2178" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv83:122  %icmp_ln582_3 = icmp eq i12 %F2_3, 16

]]></Node>
<StgValue><ssdm name="icmp_ln582_3"/></StgValue>
</operation>

<operation id="2179" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="24" op_0_bw="54">
<![CDATA[
_ifconv83:123  %trunc_ln583_3 = trunc i54 %man_V_11 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln583_3"/></StgValue>
</operation>

<operation id="2180" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv83:124  %icmp_ln585_3 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_3"/></StgValue>
</operation>

<operation id="2181" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv83:125  %icmp_ln603_3 = icmp ult i12 %sh_amt_3, 24

]]></Node>
<StgValue><ssdm name="icmp_ln603_3"/></StgValue>
</operation>

<operation id="2182" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv83:129  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2183" st_id="344" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv83:130  %select_ln588_3 = select i1 %tmp_151, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln588_3"/></StgValue>
</operation>

<operation id="2184" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:135  %or_ln582_3 = or i1 %icmp_ln571_3, %icmp_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln582_3"/></StgValue>
</operation>

<operation id="2185" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:136  %xor_ln582_3 = xor i1 %or_ln582_3, true

]]></Node>
<StgValue><ssdm name="xor_ln582_3"/></StgValue>
</operation>

<operation id="2186" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:137  %and_ln581_3 = and i1 %icmp_ln581_3, %xor_ln582_3

]]></Node>
<StgValue><ssdm name="and_ln581_3"/></StgValue>
</operation>

<operation id="2187" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:138  %xor_ln585_3 = xor i1 %icmp_ln585_3, true

]]></Node>
<StgValue><ssdm name="xor_ln585_3"/></StgValue>
</operation>

<operation id="2188" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:139  %and_ln585_6 = and i1 %and_ln581_3, %xor_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_6"/></StgValue>
</operation>

<operation id="2189" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:140  %and_ln585_7 = and i1 %and_ln581_3, %icmp_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_7"/></StgValue>
</operation>

<operation id="2190" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:141  %or_ln581_3 = or i1 %or_ln582_3, %icmp_ln581_3

]]></Node>
<StgValue><ssdm name="or_ln581_3"/></StgValue>
</operation>

<operation id="2191" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:142  %xor_ln581_3 = xor i1 %or_ln581_3, true

]]></Node>
<StgValue><ssdm name="xor_ln581_3"/></StgValue>
</operation>

<operation id="2192" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:143  %and_ln603_3 = and i1 %icmp_ln603_3, %xor_ln581_3

]]></Node>
<StgValue><ssdm name="and_ln603_3"/></StgValue>
</operation>

<operation id="2193" st_id="344" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:145  %or_ln603_9 = or i1 %and_ln603_3, %and_ln585_7

]]></Node>
<StgValue><ssdm name="or_ln603_9"/></StgValue>
</operation>

<operation id="2194" st_id="344" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv83:146  %select_ln603_13 = select i1 %and_ln585_6, i24 %select_ln588_3, i24 %trunc_ln583_3

]]></Node>
<StgValue><ssdm name="select_ln603_13"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2195" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv83:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str49) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln393"/></StgValue>
</operation>

<operation id="2196" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv83:5  %ffn_gelu_outp_V_addr_1 = getelementptr [36864 x i24]* %ffn_gelu_outp_V, i64 0, i64 %sext_ln394

]]></Node>
<StgValue><ssdm name="ffn_gelu_outp_V_addr_1"/></StgValue>
</operation>

<operation id="2197" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="12">
<![CDATA[
_ifconv83:121  %sext_ln581_3 = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_3"/></StgValue>
</operation>

<operation id="2198" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="54" op_0_bw="32">
<![CDATA[
_ifconv83:126  %zext_ln586_3 = zext i32 %sext_ln581_3 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="2199" st_id="345" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv83:127  %ashr_ln586_3 = ashr i54 %man_V_11, %zext_ln586_3

]]></Node>
<StgValue><ssdm name="ashr_ln586_3"/></StgValue>
</operation>

<operation id="2200" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="24" op_0_bw="54">
<![CDATA[
_ifconv83:128  %trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="2201" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="1"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="24" op_0_bw="32">
<![CDATA[
_ifconv83:131  %sext_ln581_3cast = trunc i32 %sext_ln581_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln581_3cast"/></StgValue>
</operation>

<operation id="2202" st_id="345" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="1"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv83:132  %shl_ln604_3 = shl i24 %trunc_ln583_3, %sext_ln581_3cast

]]></Node>
<StgValue><ssdm name="shl_ln604_3"/></StgValue>
</operation>

<operation id="2203" st_id="345" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:133  %xor_ln571_3 = xor i1 %icmp_ln571_3, true

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="2204" st_id="345" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:134  %and_ln582_3 = and i1 %icmp_ln582_3, %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln582_3"/></StgValue>
</operation>

<operation id="2205" st_id="345" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv83:144  %select_ln603_12 = select i1 %and_ln603_3, i24 %shl_ln604_3, i24 %trunc_ln586_3

]]></Node>
<StgValue><ssdm name="select_ln603_12"/></StgValue>
</operation>

<operation id="2206" st_id="345" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:147  %or_ln603_10 = or i1 %and_ln585_6, %and_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln603_10"/></StgValue>
</operation>

<operation id="2207" st_id="345" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv83:148  %select_ln603_14 = select i1 %or_ln603_9, i24 %select_ln603_12, i24 %select_ln603_13

]]></Node>
<StgValue><ssdm name="select_ln603_14"/></StgValue>
</operation>

<operation id="2208" st_id="345" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv83:149  %or_ln603_11 = or i1 %or_ln603_9, %or_ln603_10

]]></Node>
<StgValue><ssdm name="or_ln603_11"/></StgValue>
</operation>

<operation id="2209" st_id="345" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv83:150  %select_ln603_15 = select i1 %or_ln603_11, i24 %select_ln603_14, i24 0

]]></Node>
<StgValue><ssdm name="select_ln603_15"/></StgValue>
</operation>

<operation id="2210" st_id="345" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="24" op_1_bw="16">
<![CDATA[
_ifconv83:151  store i24 %select_ln603_15, i24* %ffn_gelu_outp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="2211" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0">
<![CDATA[
_ifconv83:152  br label %34

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2212" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5148:0  %x_19_0 = phi i4 [ %x_19, %l_ffn_ds2_outp_x_19_end ], [ 0, %.preheader5148.preheader ]

]]></Node>
<StgValue><ssdm name="x_19_0"/></StgValue>
</operation>

<operation id="2213" st_id="346" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5148:1  %icmp_ln416 = icmp eq i4 %x_19_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="2214" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5148:2  %empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="2215" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5148:3  %x_19 = add i4 %x_19_0, 1

]]></Node>
<StgValue><ssdm name="x_19"/></StgValue>
</operation>

<operation id="2216" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5148:4  br i1 %icmp_ln416, label %.preheader5147.preheader, label %l_ffn_ds2_outp_x_19_begin

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="2217" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str50) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln416"/></StgValue>
</operation>

<operation id="2218" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2219" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:2  %tmp_105 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %x_19_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2220" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="17" op_0_bw="16">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:3  %zext_ln423 = zext i16 %tmp_105 to i17

]]></Node>
<StgValue><ssdm name="zext_ln423"/></StgValue>
</operation>

<operation id="2221" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:4  %tmp_106 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_19_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2222" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="15" op_0_bw="14">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:5  %zext_ln423_1 = zext i14 %tmp_106 to i15

]]></Node>
<StgValue><ssdm name="zext_ln423_1"/></StgValue>
</operation>

<operation id="2223" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="17" op_0_bw="14">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:6  %zext_ln423_2 = zext i14 %tmp_106 to i17

]]></Node>
<StgValue><ssdm name="zext_ln423_2"/></StgValue>
</operation>

<operation id="2224" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:7  %sub_ln423 = sub i17 %zext_ln423, %zext_ln423_2

]]></Node>
<StgValue><ssdm name="sub_ln423"/></StgValue>
</operation>

<operation id="2225" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:8  %tmp_107 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_19_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2226" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="15" op_0_bw="12">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:9  %zext_ln203_14 = zext i12 %tmp_107 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="2227" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:10  %sub_ln203_3 = sub i15 %zext_ln423_1, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="2228" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ds2_outp_x_19_begin:11  br label %35

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>

<operation id="2229" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0">
<![CDATA[
.preheader5147.preheader:0  br label %.preheader5147

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2230" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_16_0 = phi i10 [ 0, %l_ffn_ds2_outp_x_19_begin ], [ %y_16, %l_y_16_end ]

]]></Node>
<StgValue><ssdm name="y_16_0"/></StgValue>
</operation>

<operation id="2231" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln417 = icmp eq i10 %y_16_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln417"/></StgValue>
</operation>

<operation id="2232" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_149 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="2233" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_16 = add i10 %y_16_0, 1

]]></Node>
<StgValue><ssdm name="y_16"/></StgValue>
</operation>

<operation id="2234" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln417, label %l_ffn_ds2_outp_x_19_end, label %l_y_16_begin

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>

<operation id="2235" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_y_16_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln417"/></StgValue>
</operation>

<operation id="2236" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_y_16_begin:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2237" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="10">
<![CDATA[
l_y_16_begin:2  %zext_ln424 = zext i10 %y_16_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln424"/></StgValue>
</operation>

<operation id="2238" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="15" op_0_bw="10">
<![CDATA[
l_y_16_begin:3  %zext_ln424_1 = zext i10 %y_16_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln424_1"/></StgValue>
</operation>

<operation id="2239" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
l_y_16_begin:4  %tmp_114 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %y_16_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2240" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="23" op_0_bw="22">
<![CDATA[
l_y_16_begin:5  %zext_ln424_2 = zext i22 %tmp_114 to i23

]]></Node>
<StgValue><ssdm name="zext_ln424_2"/></StgValue>
</operation>

<operation id="2241" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_y_16_begin:6  %tmp_115 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_16_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2242" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="23" op_0_bw="20">
<![CDATA[
l_y_16_begin:7  %zext_ln424_3 = zext i20 %tmp_115 to i23

]]></Node>
<StgValue><ssdm name="zext_ln424_3"/></StgValue>
</operation>

<operation id="2243" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_y_16_begin:8  %sub_ln424 = sub i23 %zext_ln424_2, %zext_ln424_3

]]></Node>
<StgValue><ssdm name="sub_ln424"/></StgValue>
</operation>

<operation id="2244" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_y_16_begin:9  %add_ln203_11 = add i15 %sub_ln203_3, %zext_ln424_1

]]></Node>
<StgValue><ssdm name="add_ln203_11"/></StgValue>
</operation>

<operation id="2245" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="15">
<![CDATA[
l_y_16_begin:10  %sext_ln203_7 = sext i15 %add_ln203_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_7"/></StgValue>
</operation>

<operation id="2246" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_16_begin:11  %ffn_ds2_outp_V_addr_1 = getelementptr [9216 x i24]* %ffn_ds2_outp_V, i64 0, i64 %sext_ln203_7

]]></Node>
<StgValue><ssdm name="ffn_ds2_outp_V_addr_1"/></StgValue>
</operation>

<operation id="2247" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="0">
<![CDATA[
l_y_16_begin:12  br label %36

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>

<operation id="2248" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_ffn_ds2_outp_x_19_end:0  %empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str50, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="2249" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ds2_outp_x_19_end:1  br label %.preheader5148

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2250" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %v297_V = phi i24 [ 0, %l_y_16_begin ], [ %v301_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161 ]

]]></Node>
<StgValue><ssdm name="v297_V"/></StgValue>
</operation>

<operation id="2251" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1  %ffn_ds2_r_0 = phi i12 [ 0, %l_y_16_begin ], [ %ffn_ds2_r, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161 ]

]]></Node>
<StgValue><ssdm name="ffn_ds2_r_0"/></StgValue>
</operation>

<operation id="2252" st_id="348" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %icmp_ln421 = icmp eq i12 %ffn_ds2_r_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln421"/></StgValue>
</operation>

<operation id="2253" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="2254" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %ffn_ds2_r = add i12 %ffn_ds2_r_0, 1

]]></Node>
<StgValue><ssdm name="ffn_ds2_r"/></StgValue>
</operation>

<operation id="2255" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln421, label %l_y_16_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>

<operation id="2256" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="17" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:1  %zext_ln424_4 = zext i12 %ffn_ds2_r_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln424_4"/></StgValue>
</operation>

<operation id="2257" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="23" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:2  %zext_ln424_5 = zext i12 %ffn_ds2_r_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln424_5"/></StgValue>
</operation>

<operation id="2258" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:3  %add_ln424 = add i23 %zext_ln424_5, %sub_ln424

]]></Node>
<StgValue><ssdm name="add_ln424"/></StgValue>
</operation>

<operation id="2259" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:4  %sext_ln424 = sext i23 %add_ln424 to i64

]]></Node>
<StgValue><ssdm name="sext_ln424"/></StgValue>
</operation>

<operation id="2260" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="22" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:5  %v11_V_addr = getelementptr [2359296 x i24]* %v11_V, i64 0, i64 %sext_ln424

]]></Node>
<StgValue><ssdm name="v11_V_addr"/></StgValue>
</operation>

<operation id="2261" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:6  %add_ln423 = add i17 %zext_ln424_4, %sub_ln423

]]></Node>
<StgValue><ssdm name="add_ln423"/></StgValue>
</operation>

<operation id="2262" st_id="348" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:10  %v293_V = load i24* %v11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v293_V"/></StgValue>
</operation>

<operation id="2263" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_y_16_end:0  %v12_V_addr = getelementptr [768 x i24]* %v12_V, i64 0, i64 %zext_ln424

]]></Node>
<StgValue><ssdm name="v12_V_addr"/></StgValue>
</operation>

<operation id="2264" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="24" op_0_bw="10">
<![CDATA[
l_y_16_end:1  %v303_V = load i24* %v12_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v303_V"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2265" st_id="349" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:10  %v293_V = load i24* %v11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v293_V"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2266" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:7  %sext_ln423 = sext i17 %add_ln423 to i64

]]></Node>
<StgValue><ssdm name="sext_ln423"/></StgValue>
</operation>

<operation id="2267" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:8  %ffn_gelu_outp_V_addr = getelementptr [36864 x i24]* %ffn_gelu_outp_V, i64 0, i64 %sext_ln423

]]></Node>
<StgValue><ssdm name="ffn_gelu_outp_V_addr"/></StgValue>
</operation>

<operation id="2268" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="24" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:9  %v292_V = load i24* %ffn_gelu_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v292_V"/></StgValue>
</operation>

<operation id="2269" st_id="350" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:10  %v293_V = load i24* %v11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v293_V"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2270" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="24" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:9  %v292_V = load i24* %ffn_gelu_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v292_V"/></StgValue>
</operation>

<operation id="2271" st_id="351" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="24" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:10  %v293_V = load i24* %v11_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v293_V"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2272" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:11  %v294_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v292_V, i16 0)

]]></Node>
<StgValue><ssdm name="v294_V"/></StgValue>
</operation>

<operation id="2273" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:12  %v295_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v293_V, i16 0)

]]></Node>
<StgValue><ssdm name="v295_V"/></StgValue>
</operation>

<operation id="2274" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:13  %sext_ln1116_7 = sext i40 %v294_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="2275" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="80" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:14  %sext_ln1118_7 = sext i40 %v295_V to i80

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="2276" st_id="352" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:15  %r_V_7 = mul i80 %sext_ln1116_7, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="2277" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="40" op_0_bw="40" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:17  %trunc_ln700_6 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_7, i32 32, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln700_6"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2278" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln421"/></StgValue>
</operation>

<operation id="2279" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:16  %v299_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v297_V, i16 0)

]]></Node>
<StgValue><ssdm name="v299_V"/></StgValue>
</operation>

<operation id="2280" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:18  %v300_V = add i40 %v299_V, %trunc_ln700_6

]]></Node>
<StgValue><ssdm name="v300_V"/></StgValue>
</operation>

<operation id="2281" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:19  %v301_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v300_V, i32 16, i32 39)

]]></Node>
<StgValue><ssdm name="v301_V"/></StgValue>
</operation>

<operation id="2282" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161:20  br label %36

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2283" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="24" op_0_bw="10">
<![CDATA[
l_y_16_end:1  %v303_V = load i24* %v12_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v303_V"/></StgValue>
</operation>

<operation id="2284" st_id="354" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_y_16_end:2  %v307_V = add i24 %v303_V, %v297_V

]]></Node>
<StgValue><ssdm name="v307_V"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2285" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
l_y_16_end:3  store i24 %v307_V, i24* %ffn_ds2_outp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln442"/></StgValue>
</operation>

<operation id="2286" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_y_16_end:4  %empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str51, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="2287" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="0">
<![CDATA[
l_y_16_end:5  br label %35

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2288" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5147:0  %x_20_0 = phi i4 [ %x_20, %l_ffn_res_outp_x_20_end ], [ 0, %.preheader5147.preheader ]

]]></Node>
<StgValue><ssdm name="x_20_0"/></StgValue>
</operation>

<operation id="2289" st_id="356" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5147:1  %icmp_ln446 = icmp eq i4 %x_20_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln446"/></StgValue>
</operation>

<operation id="2290" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5147:2  %empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="2291" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5147:3  %x_20 = add i4 %x_20_0, 1

]]></Node>
<StgValue><ssdm name="x_20"/></StgValue>
</operation>

<operation id="2292" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5147:4  br i1 %icmp_ln446, label %.preheader5146.preheader, label %l_ffn_res_outp_x_20_begin

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>

<operation id="2293" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_ffn_res_outp_x_20_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str53) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln446"/></StgValue>
</operation>

<operation id="2294" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_ffn_res_outp_x_20_begin:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str53)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2295" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_ffn_res_outp_x_20_begin:2  %tmp_112 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_20_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2296" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="15" op_0_bw="14">
<![CDATA[
l_ffn_res_outp_x_20_begin:3  %zext_ln449 = zext i14 %tmp_112 to i15

]]></Node>
<StgValue><ssdm name="zext_ln449"/></StgValue>
</operation>

<operation id="2297" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_ffn_res_outp_x_20_begin:4  %tmp_113 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_20_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2298" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="15" op_0_bw="12">
<![CDATA[
l_ffn_res_outp_x_20_begin:5  %zext_ln449_1 = zext i12 %tmp_113 to i15

]]></Node>
<StgValue><ssdm name="zext_ln449_1"/></StgValue>
</operation>

<operation id="2299" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_ffn_res_outp_x_20_begin:6  %sub_ln449 = sub i15 %zext_ln449, %zext_ln449_1

]]></Node>
<StgValue><ssdm name="sub_ln449"/></StgValue>
</operation>

<operation id="2300" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_res_outp_x_20_begin:7  br label %37

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>

<operation id="2301" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0">
<![CDATA[
.preheader5146.preheader:0  br label %.preheader5146

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2302" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_17_0 = phi i10 [ 0, %l_ffn_res_outp_x_20_begin ], [ %y_17, %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv ]

]]></Node>
<StgValue><ssdm name="y_17_0"/></StgValue>
</operation>

<operation id="2303" st_id="357" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln447 = icmp eq i10 %y_17_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln447"/></StgValue>
</operation>

<operation id="2304" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="2305" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_17 = add i10 %y_17_0, 1

]]></Node>
<StgValue><ssdm name="y_17"/></StgValue>
</operation>

<operation id="2306" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln447, label %l_ffn_res_outp_x_20_end, label %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>

<operation id="2307" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:1  %zext_ln449_2 = zext i10 %y_17_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln449_2"/></StgValue>
</operation>

<operation id="2308" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:2  %add_ln449 = add i15 %zext_ln449_2, %sub_ln449

]]></Node>
<StgValue><ssdm name="add_ln449"/></StgValue>
</operation>

<operation id="2309" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:3  %sext_ln449 = sext i15 %add_ln449 to i64

]]></Node>
<StgValue><ssdm name="sext_ln449"/></StgValue>
</operation>

<operation id="2310" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:4  %attn_ln_outp_V_addr_3 = getelementptr [9216 x i24]* %attn_ln_outp_V, i64 0, i64 %sext_ln449

]]></Node>
<StgValue><ssdm name="attn_ln_outp_V_addr_3"/></StgValue>
</operation>

<operation id="2311" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:5  %ffn_ds2_outp_V_addr = getelementptr [9216 x i24]* %ffn_ds2_outp_V, i64 0, i64 %sext_ln449

]]></Node>
<StgValue><ssdm name="ffn_ds2_outp_V_addr"/></StgValue>
</operation>

<operation id="2312" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:7  %v311_V = load i24* %ffn_ds2_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v311_V"/></StgValue>
</operation>

<operation id="2313" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:8  %v312_V = load i24* %attn_ln_outp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v312_V"/></StgValue>
</operation>

<operation id="2314" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_ffn_res_outp_x_20_end:0  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str53, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="2315" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_res_outp_x_20_end:1  br label %.preheader5147

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2316" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:7  %v311_V = load i24* %ffn_ds2_outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v311_V"/></StgValue>
</operation>

<operation id="2317" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="24" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:8  %v312_V = load i24* %attn_ln_outp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v312_V"/></StgValue>
</operation>

<operation id="2318" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:9  %sext_ln703_2 = sext i24 %v311_V to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="2319" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:10  %sext_ln703_3 = sext i24 %v312_V to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="2320" st_id="358" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:11  %tmp_V_23 = add i25 %sext_ln703_3, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="2321" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:13  %p_Result_68 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_V_23, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2322" st_id="359" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:12  %icmp_ln935_3 = icmp eq i25 %tmp_V_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_3"/></StgValue>
</operation>

<operation id="2323" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:14  %tmp_V_14 = sub i25 0, %tmp_V_23

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="2324" st_id="359" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:15  %tmp_V_24 = select i1 %p_Result_68, i25 %tmp_V_14, i25 %tmp_V_23

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="2325" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:16  %p_Result_42 = call i25 @llvm.part.select.i25(i25 %tmp_V_24, i32 24, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="2326" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:17  %p_Result_69 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 -1, i25 %p_Result_42)

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="2327" st_id="359" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:18  %l_4 = call i32 @llvm.cttz.i32(i32 %p_Result_69, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="2328" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="8" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:53  %trunc_ln943_4 = trunc i32 %l_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_4"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2329" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:19  %sub_ln944_3 = sub nsw i32 25, %l_4

]]></Node>
<StgValue><ssdm name="sub_ln944_3"/></StgValue>
</operation>

<operation id="2330" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="25" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:20  %trunc_ln944_3 = trunc i32 %sub_ln944_3 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln944_3"/></StgValue>
</operation>

<operation id="2331" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:21  %lsb_index_5 = add nsw i32 -24, %sub_ln944_3

]]></Node>
<StgValue><ssdm name="lsb_index_5"/></StgValue>
</operation>

<operation id="2332" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:22  %tmp_153 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_5, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2333" st_id="360" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:23  %icmp_ln947_9 = icmp sgt i31 %tmp_153, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_9"/></StgValue>
</operation>

<operation id="2334" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="5" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:24  %trunc_ln947_4 = trunc i32 %sub_ln944_3 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_4"/></StgValue>
</operation>

<operation id="2335" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:25  %sub_ln947_4 = sub i5 -14, %trunc_ln947_4

]]></Node>
<StgValue><ssdm name="sub_ln947_4"/></StgValue>
</operation>

<operation id="2336" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="25" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:26  %zext_ln947_4 = zext i5 %sub_ln947_4 to i25

]]></Node>
<StgValue><ssdm name="zext_ln947_4"/></StgValue>
</operation>

<operation id="2337" st_id="360" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:27  %lshr_ln947_4 = lshr i25 -1, %zext_ln947_4

]]></Node>
<StgValue><ssdm name="lshr_ln947_4"/></StgValue>
</operation>

<operation id="2338" st_id="360" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:28  %p_Result_44 = and i25 %tmp_V_24, %lshr_ln947_4

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="2339" st_id="360" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:29  %icmp_ln947_7 = icmp ne i25 %p_Result_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_7"/></StgValue>
</operation>

<operation id="2340" st_id="360" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:30  %a_5 = and i1 %icmp_ln947_9, %icmp_ln947_7

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="2341" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:31  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2342" st_id="360" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:32  %xor_ln949_4 = xor i1 %tmp_154, true

]]></Node>
<StgValue><ssdm name="xor_ln949_4"/></StgValue>
</operation>

<operation id="2343" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:33  %add_ln949_3 = add i25 -24, %trunc_ln944_3

]]></Node>
<StgValue><ssdm name="add_ln949_3"/></StgValue>
</operation>

<operation id="2344" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:34  %p_Result_45 = call i1 @_ssdm_op_BitSelect.i1.i25.i25(i25 %tmp_V_24, i25 %add_ln949_3)

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="2345" st_id="360" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:35  %and_ln949_4 = and i1 %p_Result_45, %xor_ln949_4

]]></Node>
<StgValue><ssdm name="and_ln949_4"/></StgValue>
</operation>

<operation id="2346" st_id="360" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:36  %or_ln949_7 = or i1 %and_ln949_4, %a_5

]]></Node>
<StgValue><ssdm name="or_ln949_7"/></StgValue>
</operation>

<operation id="2347" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:37  %or_ln949_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_7)

]]></Node>
<StgValue><ssdm name="or_ln949_3"/></StgValue>
</operation>

<operation id="2348" st_id="360" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:40  %icmp_ln958_3 = icmp sgt i32 %lsb_index_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_3"/></StgValue>
</operation>

<operation id="2349" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:41  %add_ln958_3 = add nsw i32 -25, %sub_ln944_3

]]></Node>
<StgValue><ssdm name="add_ln958_3"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2350" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_3" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="64" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:38  %m_47 = zext i25 %tmp_V_24 to i64

]]></Node>
<StgValue><ssdm name="m_47"/></StgValue>
</operation>

<operation id="2351" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_3" val="1"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:39  %zext_ln957_4 = zext i25 %tmp_V_24 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_4"/></StgValue>
</operation>

<operation id="2352" st_id="361" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_3" val="1"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:42  %lshr_ln958_3 = lshr i32 %zext_ln957_4, %add_ln958_3

]]></Node>
<StgValue><ssdm name="lshr_ln958_3"/></StgValue>
</operation>

<operation id="2353" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_3" val="1"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:43  %zext_ln958_9 = zext i32 %lshr_ln958_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_9"/></StgValue>
</operation>

<operation id="2354" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_3" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:44  %zext_ln958_7 = zext i32 %l_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_7"/></StgValue>
</operation>

<operation id="2355" st_id="361" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958_3" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:45  %shl_ln958_3 = shl i64 %m_47, %zext_ln958_7

]]></Node>
<StgValue><ssdm name="shl_ln958_3"/></StgValue>
</operation>

<operation id="2356" st_id="361" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:46  %m_48 = select i1 %icmp_ln958_3, i64 %zext_ln958_9, i64 %shl_ln958_3

]]></Node>
<StgValue><ssdm name="m_48"/></StgValue>
</operation>

<operation id="2357" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:47  %zext_ln961_3 = zext i32 %or_ln949_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_3"/></StgValue>
</operation>

<operation id="2358" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:48  %m_49 = add i64 %zext_ln961_3, %m_48

]]></Node>
<StgValue><ssdm name="m_49"/></StgValue>
</operation>

<operation id="2359" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:49  %m_6 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_49, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="2360" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:51  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_49, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2361" st_id="361" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:52  %select_ln964_4 = select i1 %tmp_155, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_4"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2362" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str54) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln447"/></StgValue>
</operation>

<operation id="2363" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:6  %ffn_res_outp_addr_3 = getelementptr [9216 x float]* %ffn_res_outp, i64 0, i64 %sext_ln449

]]></Node>
<StgValue><ssdm name="ffn_res_outp_addr_3"/></StgValue>
</operation>

<operation id="2364" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="63">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:50  %m_57 = zext i63 %m_6 to i64

]]></Node>
<StgValue><ssdm name="m_57"/></StgValue>
</operation>

<operation id="2365" st_id="362" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:54  %sub_ln964_3 = sub i8 9, %trunc_ln943_4

]]></Node>
<StgValue><ssdm name="sub_ln964_3"/></StgValue>
</operation>

<operation id="2366" st_id="362" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:55  %add_ln964_3 = add i8 %sub_ln964_3, %select_ln964_4

]]></Node>
<StgValue><ssdm name="add_ln964_3"/></StgValue>
</operation>

<operation id="2367" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:56  %tmp_43 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_68, i8 %add_ln964_3)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2368" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:57  %p_Result_70 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_57, i9 %tmp_43, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="2369" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:58  %trunc_ln738_4 = trunc i64 %p_Result_70 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_4"/></StgValue>
</operation>

<operation id="2370" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:59  %bitcast_ln739_3 = bitcast i32 %trunc_ln738_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739_3"/></StgValue>
</operation>

<operation id="2371" st_id="362" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:60  %v316 = select i1 %icmp_ln935_3, float 0.000000e+00, float %bitcast_ln739_3

]]></Node>
<StgValue><ssdm name="v316"/></StgValue>
</operation>

<operation id="2372" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:61  store float %v316, float* %ffn_res_outp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln454"/></StgValue>
</operation>

<operation id="2373" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv:62  br label %37

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2374" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5146:0  %x_21_0 = phi i4 [ %x_21, %l_ffn_ln_mean_x_21_end ], [ 0, %.preheader5146.preheader ]

]]></Node>
<StgValue><ssdm name="x_21_0"/></StgValue>
</operation>

<operation id="2375" st_id="363" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5146:1  %icmp_ln458 = icmp eq i4 %x_21_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln458"/></StgValue>
</operation>

<operation id="2376" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5146:2  %empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="2377" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5146:3  %x_21 = add i4 %x_21_0, 1

]]></Node>
<StgValue><ssdm name="x_21"/></StgValue>
</operation>

<operation id="2378" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5146:4  br i1 %icmp_ln458, label %.preheader5145.preheader, label %l_ffn_ln_mean_x_21_begin

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="2379" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_ffn_ln_mean_x_21_begin:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str55) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln458"/></StgValue>
</operation>

<operation id="2380" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_ffn_ln_mean_x_21_begin:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2381" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="4">
<![CDATA[
l_ffn_ln_mean_x_21_begin:2  %zext_ln464 = zext i4 %x_21_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln464"/></StgValue>
</operation>

<operation id="2382" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_ffn_ln_mean_x_21_begin:3  %tmp_117 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_21_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2383" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="15" op_0_bw="14">
<![CDATA[
l_ffn_ln_mean_x_21_begin:4  %zext_ln464_1 = zext i14 %tmp_117 to i15

]]></Node>
<StgValue><ssdm name="zext_ln464_1"/></StgValue>
</operation>

<operation id="2384" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_ffn_ln_mean_x_21_begin:5  %tmp_118 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_21_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2385" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="15" op_0_bw="12">
<![CDATA[
l_ffn_ln_mean_x_21_begin:6  %zext_ln464_2 = zext i12 %tmp_118 to i15

]]></Node>
<StgValue><ssdm name="zext_ln464_2"/></StgValue>
</operation>

<operation id="2386" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_ffn_ln_mean_x_21_begin:7  %sub_ln464 = sub i15 %zext_ln464_1, %zext_ln464_2

]]></Node>
<StgValue><ssdm name="sub_ln464"/></StgValue>
</operation>

<operation id="2387" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ln_mean_x_21_begin:8  br label %38

]]></Node>
<StgValue><ssdm name="br_ln462"/></StgValue>
</operation>

<operation id="2388" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0">
<![CDATA[
.preheader5145.preheader:0  br label %.preheader5145

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2389" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %v323 = phi float [ 0.000000e+00, %l_ffn_ln_mean_x_21_begin ], [ %v324, %39 ]

]]></Node>
<StgValue><ssdm name="v323"/></StgValue>
</operation>

<operation id="2390" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %ffn_ln_r_0 = phi i10 [ 0, %l_ffn_ln_mean_x_21_begin ], [ %ffn_ln_r, %39 ]

]]></Node>
<StgValue><ssdm name="ffn_ln_r_0"/></StgValue>
</operation>

<operation id="2391" st_id="364" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln462 = icmp eq i10 %ffn_ln_r_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln462"/></StgValue>
</operation>

<operation id="2392" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="2393" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %ffn_ln_r = add i10 %ffn_ln_r_0, 1

]]></Node>
<StgValue><ssdm name="ffn_ln_r"/></StgValue>
</operation>

<operation id="2394" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln462, label %l_ffn_ln_mean_x_21_end, label %39

]]></Node>
<StgValue><ssdm name="br_ln462"/></StgValue>
</operation>

<operation id="2395" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln462" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="15" op_0_bw="10">
<![CDATA[
:1  %zext_ln464_3 = zext i10 %ffn_ln_r_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln464_3"/></StgValue>
</operation>

<operation id="2396" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln462" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln464 = add i15 %sub_ln464, %zext_ln464_3

]]></Node>
<StgValue><ssdm name="add_ln464"/></StgValue>
</operation>

<operation id="2397" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln462" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="15">
<![CDATA[
:3  %sext_ln464 = sext i15 %add_ln464 to i64

]]></Node>
<StgValue><ssdm name="sext_ln464"/></StgValue>
</operation>

<operation id="2398" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln462" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ffn_res_outp_addr = getelementptr [9216 x float]* %ffn_res_outp, i64 0, i64 %sext_ln464

]]></Node>
<StgValue><ssdm name="ffn_res_outp_addr"/></StgValue>
</operation>

<operation id="2399" st_id="364" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln462" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="14">
<![CDATA[
:5  %v322 = load float* %ffn_res_outp_addr, align 4

]]></Node>
<StgValue><ssdm name="v322"/></StgValue>
</operation>

<operation id="2400" st_id="364" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln462" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2401" st_id="365" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="14">
<![CDATA[
:5  %v322 = load float* %ffn_res_outp_addr, align 4

]]></Node>
<StgValue><ssdm name="v322"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2402" st_id="366" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v324 = fadd float %v322, %v323

]]></Node>
<StgValue><ssdm name="v324"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2403" st_id="367" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v324 = fadd float %v322, %v323

]]></Node>
<StgValue><ssdm name="v324"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2404" st_id="368" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v324 = fadd float %v322, %v323

]]></Node>
<StgValue><ssdm name="v324"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2405" st_id="369" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v324 = fadd float %v322, %v323

]]></Node>
<StgValue><ssdm name="v324"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2406" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str56) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln462"/></StgValue>
</operation>

<operation id="2407" st_id="370" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v324 = fadd float %v322, %v323

]]></Node>
<StgValue><ssdm name="v324"/></StgValue>
</operation>

<operation id="2408" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %38

]]></Node>
<StgValue><ssdm name="br_ln462"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2409" st_id="371" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2410" st_id="372" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2411" st_id="373" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2412" st_id="374" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2413" st_id="375" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2414" st_id="376" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2415" st_id="377" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2416" st_id="378" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2417" st_id="379" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2418" st_id="380" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2419" st_id="381" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2420" st_id="382" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2421" st_id="383" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2422" st_id="384" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2423" st_id="385" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:0  %v327 = fdiv float %v323, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v327"/></StgValue>
</operation>

<operation id="2424" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_ffn_ln_mean_x_21_end:1  %ffn_ln_mean_addr = getelementptr inbounds [12 x float]* %ffn_ln_mean, i64 0, i64 %zext_ln464

]]></Node>
<StgValue><ssdm name="ffn_ln_mean_addr"/></StgValue>
</operation>

<operation id="2425" st_id="385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
l_ffn_ln_mean_x_21_end:2  store float %v327, float* %ffn_ln_mean_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln473"/></StgValue>
</operation>

<operation id="2426" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_ffn_ln_mean_x_21_end:3  %empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str55, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="2427" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ln_mean_x_21_end:4  br label %.preheader5146

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2428" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5145:0  %x_22_0 = phi i4 [ %x_22, %l_ffn_ln_var_x_22_end ], [ 0, %.preheader5145.preheader ]

]]></Node>
<StgValue><ssdm name="x_22_0"/></StgValue>
</operation>

<operation id="2429" st_id="386" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5145:1  %icmp_ln476 = icmp eq i4 %x_22_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln476"/></StgValue>
</operation>

<operation id="2430" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5145:2  %empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="2431" st_id="386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5145:3  %x_22 = add i4 %x_22_0, 1

]]></Node>
<StgValue><ssdm name="x_22"/></StgValue>
</operation>

<operation id="2432" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5145:4  br i1 %icmp_ln476, label %.preheader5144.preheader, label %l_ffn_ln_var_x_22_begin

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="2433" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_ffn_ln_var_x_22_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str57) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln476"/></StgValue>
</operation>

<operation id="2434" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_ffn_ln_var_x_22_begin:1  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str57)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2435" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="4">
<![CDATA[
l_ffn_ln_var_x_22_begin:2  %zext_ln482 = zext i4 %x_22_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln482"/></StgValue>
</operation>

<operation id="2436" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_ffn_ln_var_x_22_begin:3  %tmp_119 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_22_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2437" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="15" op_0_bw="14">
<![CDATA[
l_ffn_ln_var_x_22_begin:4  %zext_ln482_1 = zext i14 %tmp_119 to i15

]]></Node>
<StgValue><ssdm name="zext_ln482_1"/></StgValue>
</operation>

<operation id="2438" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_ffn_ln_var_x_22_begin:5  %tmp_120 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_22_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2439" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="15" op_0_bw="12">
<![CDATA[
l_ffn_ln_var_x_22_begin:6  %zext_ln482_2 = zext i12 %tmp_120 to i15

]]></Node>
<StgValue><ssdm name="zext_ln482_2"/></StgValue>
</operation>

<operation id="2440" st_id="386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_ffn_ln_var_x_22_begin:7  %sub_ln482 = sub i15 %zext_ln482_1, %zext_ln482_2

]]></Node>
<StgValue><ssdm name="sub_ln482"/></StgValue>
</operation>

<operation id="2441" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ln_var_x_22_begin:8  br label %40

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="2442" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0">
<![CDATA[
.preheader5144.preheader:0  br label %.preheader5144

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2443" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %v335 = phi float [ 0.000000e+00, %l_ffn_ln_var_x_22_begin ], [ %v336, %41 ]

]]></Node>
<StgValue><ssdm name="v335"/></StgValue>
</operation>

<operation id="2444" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %ffn_ln_r1_0 = phi i10 [ 0, %l_ffn_ln_var_x_22_begin ], [ %ffn_ln_r1, %41 ]

]]></Node>
<StgValue><ssdm name="ffn_ln_r1_0"/></StgValue>
</operation>

<operation id="2445" st_id="387" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln480 = icmp eq i10 %ffn_ln_r1_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="2446" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="2447" st_id="387" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %ffn_ln_r1 = add i10 %ffn_ln_r1_0, 1

]]></Node>
<StgValue><ssdm name="ffn_ln_r1"/></StgValue>
</operation>

<operation id="2448" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln480, label %l_ffn_ln_var_x_22_end, label %41

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>

<operation id="2449" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="15" op_0_bw="10">
<![CDATA[
:1  %zext_ln482_3 = zext i10 %ffn_ln_r1_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln482_3"/></StgValue>
</operation>

<operation id="2450" st_id="387" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln482 = add i15 %sub_ln482, %zext_ln482_3

]]></Node>
<StgValue><ssdm name="add_ln482"/></StgValue>
</operation>

<operation id="2451" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="64" op_0_bw="15">
<![CDATA[
:3  %sext_ln482 = sext i15 %add_ln482 to i64

]]></Node>
<StgValue><ssdm name="sext_ln482"/></StgValue>
</operation>

<operation id="2452" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ffn_res_outp_addr_1 = getelementptr [9216 x float]* %ffn_res_outp, i64 0, i64 %sext_ln482

]]></Node>
<StgValue><ssdm name="ffn_res_outp_addr_1"/></StgValue>
</operation>

<operation id="2453" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="14">
<![CDATA[
:5  %v333 = load float* %ffn_res_outp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v333"/></StgValue>
</operation>

<operation id="2454" st_id="387" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2455" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="14">
<![CDATA[
:5  %v333 = load float* %ffn_res_outp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v333"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2456" st_id="389" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v334 = fmul float %v333, %v333

]]></Node>
<StgValue><ssdm name="v334"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2457" st_id="390" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v334 = fmul float %v333, %v333

]]></Node>
<StgValue><ssdm name="v334"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2458" st_id="391" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v334 = fmul float %v333, %v333

]]></Node>
<StgValue><ssdm name="v334"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2459" st_id="392" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %v334 = fmul float %v333, %v333

]]></Node>
<StgValue><ssdm name="v334"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2460" st_id="393" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v336 = fadd float %v334, %v335

]]></Node>
<StgValue><ssdm name="v336"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2461" st_id="394" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v336 = fadd float %v334, %v335

]]></Node>
<StgValue><ssdm name="v336"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2462" st_id="395" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v336 = fadd float %v334, %v335

]]></Node>
<StgValue><ssdm name="v336"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2463" st_id="396" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v336 = fadd float %v334, %v335

]]></Node>
<StgValue><ssdm name="v336"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2464" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln480"/></StgValue>
</operation>

<operation id="2465" st_id="397" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v336 = fadd float %v334, %v335

]]></Node>
<StgValue><ssdm name="v336"/></StgValue>
</operation>

<operation id="2466" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %40

]]></Node>
<StgValue><ssdm name="br_ln480"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2467" st_id="398" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2468" st_id="399" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2469" st_id="400" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2470" st_id="401" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2471" st_id="402" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2472" st_id="403" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2473" st_id="404" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2474" st_id="405" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2475" st_id="406" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2476" st_id="407" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2477" st_id="408" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>

<operation id="2478" st_id="408" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_ffn_ln_var_x_22_end:1  %ffn_ln_mean_addr_2 = getelementptr inbounds [12 x float]* %ffn_ln_mean, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="ffn_ln_mean_addr_2"/></StgValue>
</operation>

<operation id="2479" st_id="408" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="4">
<![CDATA[
l_ffn_ln_var_x_22_end:2  %v340 = load float* %ffn_ln_mean_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v340"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2480" st_id="409" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>

<operation id="2481" st_id="409" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="4">
<![CDATA[
l_ffn_ln_var_x_22_end:2  %v340 = load float* %ffn_ln_mean_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v340"/></StgValue>
</operation>

<operation id="2482" st_id="409" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:3  %v341 = fmul float %v340, %v340

]]></Node>
<StgValue><ssdm name="v341"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2483" st_id="410" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>

<operation id="2484" st_id="410" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:3  %v341 = fmul float %v340, %v340

]]></Node>
<StgValue><ssdm name="v341"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2485" st_id="411" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>

<operation id="2486" st_id="411" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:3  %v341 = fmul float %v340, %v340

]]></Node>
<StgValue><ssdm name="v341"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2487" st_id="412" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:0  %v339 = fdiv float %v335, 7.680000e+02

]]></Node>
<StgValue><ssdm name="v339"/></StgValue>
</operation>

<operation id="2488" st_id="412" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:3  %v341 = fmul float %v340, %v340

]]></Node>
<StgValue><ssdm name="v341"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2489" st_id="413" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:4  %v342 = fsub float %v339, %v341

]]></Node>
<StgValue><ssdm name="v342"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2490" st_id="414" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:4  %v342 = fsub float %v339, %v341

]]></Node>
<StgValue><ssdm name="v342"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2491" st_id="415" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:4  %v342 = fsub float %v339, %v341

]]></Node>
<StgValue><ssdm name="v342"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2492" st_id="416" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:4  %v342 = fsub float %v339, %v341

]]></Node>
<StgValue><ssdm name="v342"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2493" st_id="417" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:4  %v342 = fsub float %v339, %v341

]]></Node>
<StgValue><ssdm name="v342"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2494" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_ffn_ln_var_x_22_end:5  %ffn_ln_var_addr_1 = getelementptr inbounds [12 x float]* %ffn_ln_var, i64 0, i64 %zext_ln482

]]></Node>
<StgValue><ssdm name="ffn_ln_var_addr_1"/></StgValue>
</operation>

<operation id="2495" st_id="418" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
l_ffn_ln_var_x_22_end:6  store float %v342, float* %ffn_ln_var_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="2496" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_ffn_ln_var_x_22_end:7  %empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str57, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="2497" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ln_var_x_22_end:8  br label %.preheader5145

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2498" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5144:0  %x_23_0 = phi i4 [ %x_23, %l_ffn_ln_outp_x_23_end ], [ 0, %.preheader5144.preheader ]

]]></Node>
<StgValue><ssdm name="x_23_0"/></StgValue>
</operation>

<operation id="2499" st_id="419" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5144:1  %icmp_ln497 = icmp eq i4 %x_23_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln497"/></StgValue>
</operation>

<operation id="2500" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5144:2  %empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="2501" st_id="419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5144:3  %x_23 = add i4 %x_23_0, 1

]]></Node>
<StgValue><ssdm name="x_23"/></StgValue>
</operation>

<operation id="2502" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5144:4  br i1 %icmp_ln497, label %.preheader.preheader, label %l_ffn_ln_outp_x_23_begin

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="2503" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_ffn_ln_outp_x_23_begin:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str59)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2504" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="4">
<![CDATA[
l_ffn_ln_outp_x_23_begin:2  %zext_ln499 = zext i4 %x_23_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln499"/></StgValue>
</operation>

<operation id="2505" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_ffn_ln_outp_x_23_begin:8  %ffn_ln_mean_addr_1 = getelementptr inbounds [12 x float]* %ffn_ln_mean, i64 0, i64 %zext_ln499

]]></Node>
<StgValue><ssdm name="ffn_ln_mean_addr_1"/></StgValue>
</operation>

<operation id="2506" st_id="419" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="4">
<![CDATA[
l_ffn_ln_outp_x_23_begin:9  %v346 = load float* %ffn_ln_mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v346"/></StgValue>
</operation>

<operation id="2507" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_ffn_ln_outp_x_23_begin:10  %ffn_ln_var_addr = getelementptr inbounds [12 x float]* %ffn_ln_var, i64 0, i64 %zext_ln499

]]></Node>
<StgValue><ssdm name="ffn_ln_var_addr"/></StgValue>
</operation>

<operation id="2508" st_id="419" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="4">
<![CDATA[
l_ffn_ln_outp_x_23_begin:11  %v348 = load float* %ffn_ln_var_addr, align 4

]]></Node>
<StgValue><ssdm name="v348"/></StgValue>
</operation>

<operation id="2509" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2510" st_id="420" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="4">
<![CDATA[
l_ffn_ln_outp_x_23_begin:9  %v346 = load float* %ffn_ln_mean_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v346"/></StgValue>
</operation>

<operation id="2511" st_id="420" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="4">
<![CDATA[
l_ffn_ln_outp_x_23_begin:11  %v348 = load float* %ffn_ln_var_addr, align 4

]]></Node>
<StgValue><ssdm name="v348"/></StgValue>
</operation>

<operation id="2512" st_id="420" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="64" op_0_bw="32">
<![CDATA[
l_ffn_ln_outp_x_23_begin:12  %v349 = fpext float %v348 to double

]]></Node>
<StgValue><ssdm name="v349"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2513" st_id="421" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="64" op_0_bw="32">
<![CDATA[
l_ffn_ln_outp_x_23_begin:12  %v349 = fpext float %v348 to double

]]></Node>
<StgValue><ssdm name="v349"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2514" st_id="422" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_ffn_ln_outp_x_23_begin:13  %v350 = fadd double %v349, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v350"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2515" st_id="423" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_ffn_ln_outp_x_23_begin:13  %v350 = fadd double %v349, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v350"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2516" st_id="424" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_ffn_ln_outp_x_23_begin:13  %v350 = fadd double %v349, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v350"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2517" st_id="425" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_ffn_ln_outp_x_23_begin:13  %v350 = fadd double %v349, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v350"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2518" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_ffn_ln_outp_x_23_begin:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str59) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln497"/></StgValue>
</operation>

<operation id="2519" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_ffn_ln_outp_x_23_begin:3  %tmp_121 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_23_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2520" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="15" op_0_bw="14">
<![CDATA[
l_ffn_ln_outp_x_23_begin:4  %zext_ln509 = zext i14 %tmp_121 to i15

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="2521" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_ffn_ln_outp_x_23_begin:5  %tmp_122 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_23_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2522" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="15" op_0_bw="12">
<![CDATA[
l_ffn_ln_outp_x_23_begin:6  %zext_ln509_1 = zext i12 %tmp_122 to i15

]]></Node>
<StgValue><ssdm name="zext_ln509_1"/></StgValue>
</operation>

<operation id="2523" st_id="426" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_ffn_ln_outp_x_23_begin:7  %sub_ln509 = sub i15 %zext_ln509, %zext_ln509_1

]]></Node>
<StgValue><ssdm name="sub_ln509"/></StgValue>
</operation>

<operation id="2524" st_id="426" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_ffn_ln_outp_x_23_begin:13  %v350 = fadd double %v349, 1.000000e-05

]]></Node>
<StgValue><ssdm name="v350"/></StgValue>
</operation>

<operation id="2525" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ln_outp_x_23_begin:14  br label %42

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2526" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_18_0 = phi i10 [ 0, %l_ffn_ln_outp_x_23_begin ], [ %y_18, %43 ]

]]></Node>
<StgValue><ssdm name="y_18_0"/></StgValue>
</operation>

<operation id="2527" st_id="427" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln498 = icmp eq i10 %y_18_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="2528" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="2529" st_id="427" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_18 = add i10 %y_18_0, 1

]]></Node>
<StgValue><ssdm name="y_18"/></StgValue>
</operation>

<operation id="2530" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln498, label %l_ffn_ln_outp_x_23_end, label %43

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="2531" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="15" op_0_bw="10">
<![CDATA[
:1  %zext_ln509_2 = zext i10 %y_18_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln509_2"/></StgValue>
</operation>

<operation id="2532" st_id="427" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln509 = add i15 %sub_ln509, %zext_ln509_2

]]></Node>
<StgValue><ssdm name="add_ln509"/></StgValue>
</operation>

<operation id="2533" st_id="427" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>

<operation id="2534" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_ffn_ln_outp_x_23_end:0  %empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str59, i32 %tmp_40)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="2535" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ln_outp_x_23_end:1  br label %.preheader5144

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2536" st_id="428" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2537" st_id="429" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2538" st_id="430" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2539" st_id="431" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2540" st_id="432" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2541" st_id="433" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2542" st_id="434" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2543" st_id="435" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2544" st_id="436" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2545" st_id="437" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2546" st_id="438" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2547" st_id="439" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2548" st_id="440" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2549" st_id="441" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2550" st_id="442" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2551" st_id="443" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2552" st_id="444" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2553" st_id="445" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2554" st_id="446" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2555" st_id="447" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2556" st_id="448" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2557" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="15">
<![CDATA[
:3  %sext_ln509 = sext i15 %add_ln509 to i64

]]></Node>
<StgValue><ssdm name="sext_ln509"/></StgValue>
</operation>

<operation id="2558" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %ffn_res_outp_addr_2 = getelementptr [9216 x float]* %ffn_res_outp, i64 0, i64 %sext_ln509

]]></Node>
<StgValue><ssdm name="ffn_res_outp_addr_2"/></StgValue>
</operation>

<operation id="2559" st_id="449" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="14">
<![CDATA[
:6  %v345 = load float* %ffn_res_outp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v345"/></StgValue>
</operation>

<operation id="2560" st_id="449" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2561" st_id="450" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="14">
<![CDATA[
:6  %v345 = load float* %ffn_res_outp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v345"/></StgValue>
</operation>

<operation id="2562" st_id="450" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2563" st_id="451" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v347 = fsub float %v345, %v346

]]></Node>
<StgValue><ssdm name="v347"/></StgValue>
</operation>

<operation id="2564" st_id="451" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2565" st_id="452" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v347 = fsub float %v345, %v346

]]></Node>
<StgValue><ssdm name="v347"/></StgValue>
</operation>

<operation id="2566" st_id="452" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2567" st_id="453" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v347 = fsub float %v345, %v346

]]></Node>
<StgValue><ssdm name="v347"/></StgValue>
</operation>

<operation id="2568" st_id="453" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2569" st_id="454" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v347 = fsub float %v345, %v346

]]></Node>
<StgValue><ssdm name="v347"/></StgValue>
</operation>

<operation id="2570" st_id="454" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2571" st_id="455" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v347 = fsub float %v345, %v346

]]></Node>
<StgValue><ssdm name="v347"/></StgValue>
</operation>

<operation id="2572" st_id="455" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2573" st_id="456" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>

<operation id="2574" st_id="456" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="32">
<![CDATA[
:9  %v352 = fpext float %v347 to double

]]></Node>
<StgValue><ssdm name="v352"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2575" st_id="457" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v351 = call double @llvm.sqrt.f64(double %v350)

]]></Node>
<StgValue><ssdm name="v351"/></StgValue>
</operation>

<operation id="2576" st_id="457" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="32">
<![CDATA[
:9  %v352 = fpext float %v347 to double

]]></Node>
<StgValue><ssdm name="v352"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2577" st_id="458" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2578" st_id="459" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2579" st_id="460" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2580" st_id="461" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2581" st_id="462" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="2582" st_id="463" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="2583" st_id="464" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="2584" st_id="465" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="2585" st_id="466" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="2586" st_id="467" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="2587" st_id="468" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="2588" st_id="469" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="2589" st_id="470" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="2590" st_id="471" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="2591" st_id="472" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="2592" st_id="473" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="2593" st_id="474" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="2594" st_id="475" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="2595" st_id="476" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="2596" st_id="477" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="2597" st_id="478" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="2598" st_id="479" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="2599" st_id="480" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="2600" st_id="481" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="2601" st_id="482" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="2602" st_id="483" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="2603" st_id="484" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="2604" st_id="485" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="2605" st_id="486" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="2606" st_id="487" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="2607" st_id="488" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v353 = fdiv double %v352, %v351

]]></Node>
<StgValue><ssdm name="v353"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="2608" st_id="489" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="64">
<![CDATA[
:11  %v354 = fptrunc double %v353 to float

]]></Node>
<StgValue><ssdm name="v354"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="2609" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str60) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="2610" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v17_addr = getelementptr [9216 x float]* %v17, i64 0, i64 %sext_ln509

]]></Node>
<StgValue><ssdm name="v17_addr"/></StgValue>
</operation>

<operation id="2611" st_id="490" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="64">
<![CDATA[
:11  %v354 = fptrunc double %v353 to float

]]></Node>
<StgValue><ssdm name="v354"/></StgValue>
</operation>

<operation id="2612" st_id="490" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:12  store float %v354, float* %v17_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln509"/></StgValue>
</operation>

<operation id="2613" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %42

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="2614" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %x_24_0 = phi i4 [ %x_24, %l_ffn_ln_outp_linear_x_24_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x_24_0"/></StgValue>
</operation>

<operation id="2615" st_id="491" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln512 = icmp eq i4 %x_24_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln512"/></StgValue>
</operation>

<operation id="2616" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="2617" st_id="491" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %x_24 = add i4 %x_24_0, 1

]]></Node>
<StgValue><ssdm name="x_24"/></StgValue>
</operation>

<operation id="2618" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln512, label %46, label %l_ffn_ln_outp_linear_x_24_begin

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>

<operation id="2619" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_ffn_ln_outp_linear_x_24_begin:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str61) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln512"/></StgValue>
</operation>

<operation id="2620" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_ffn_ln_outp_linear_x_24_begin:1  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str61)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2621" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_ffn_ln_outp_linear_x_24_begin:2  %tmp_123 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_24_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2622" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="15" op_0_bw="14">
<![CDATA[
l_ffn_ln_outp_linear_x_24_begin:3  %zext_ln514 = zext i14 %tmp_123 to i15

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="2623" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_ffn_ln_outp_linear_x_24_begin:4  %tmp_124 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_24_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2624" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="15" op_0_bw="12">
<![CDATA[
l_ffn_ln_outp_linear_x_24_begin:5  %zext_ln514_2 = zext i12 %tmp_124 to i15

]]></Node>
<StgValue><ssdm name="zext_ln514_2"/></StgValue>
</operation>

<operation id="2625" st_id="491" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_ffn_ln_outp_linear_x_24_begin:6  %sub_ln514 = sub i15 %zext_ln514, %zext_ln514_2

]]></Node>
<StgValue><ssdm name="sub_ln514"/></StgValue>
</operation>

<operation id="2626" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ln_outp_linear_x_24_begin:7  br label %44

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="2627" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln522"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="2628" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %y_19_0 = phi i10 [ 0, %l_ffn_ln_outp_linear_x_24_begin ], [ %y_19, %45 ]

]]></Node>
<StgValue><ssdm name="y_19_0"/></StgValue>
</operation>

<operation id="2629" st_id="492" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln513 = icmp eq i10 %y_19_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="2630" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="2631" st_id="492" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %y_19 = add i10 %y_19_0, 1

]]></Node>
<StgValue><ssdm name="y_19"/></StgValue>
</operation>

<operation id="2632" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln513, label %l_ffn_ln_outp_linear_x_24_end, label %45

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="2633" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="64" op_0_bw="10">
<![CDATA[
:1  %zext_ln514_1 = zext i10 %y_19_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln514_1"/></StgValue>
</operation>

<operation id="2634" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln514_3 = zext i10 %y_19_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln514_3"/></StgValue>
</operation>

<operation id="2635" st_id="492" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln514 = add i15 %sub_ln514, %zext_ln514_3

]]></Node>
<StgValue><ssdm name="add_ln514"/></StgValue>
</operation>

<operation id="2636" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln514 = sext i15 %add_ln514 to i64

]]></Node>
<StgValue><ssdm name="sext_ln514"/></StgValue>
</operation>

<operation id="2637" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v17_addr_1 = getelementptr [9216 x float]* %v17, i64 0, i64 %sext_ln514

]]></Node>
<StgValue><ssdm name="v17_addr_1"/></StgValue>
</operation>

<operation id="2638" st_id="492" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="14">
<![CDATA[
:6  %v357 = load float* %v17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v357"/></StgValue>
</operation>

<operation id="2639" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %v15_addr = getelementptr [768 x float]* %v15, i64 0, i64 %zext_ln514_1

]]></Node>
<StgValue><ssdm name="v15_addr"/></StgValue>
</operation>

<operation id="2640" st_id="492" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="10">
<![CDATA[
:8  %v358 = load float* %v15_addr, align 4

]]></Node>
<StgValue><ssdm name="v358"/></StgValue>
</operation>

<operation id="2641" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %v16_addr = getelementptr [768 x float]* %v16, i64 0, i64 %zext_ln514_1

]]></Node>
<StgValue><ssdm name="v16_addr"/></StgValue>
</operation>

<operation id="2642" st_id="492" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="10">
<![CDATA[
:11  %v360 = load float* %v16_addr, align 4

]]></Node>
<StgValue><ssdm name="v360"/></StgValue>
</operation>

<operation id="2643" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_ffn_ln_outp_linear_x_24_end:0  %empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str61, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="2644" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="0">
<![CDATA[
l_ffn_ln_outp_linear_x_24_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="2645" st_id="493" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="14">
<![CDATA[
:6  %v357 = load float* %v17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v357"/></StgValue>
</operation>

<operation id="2646" st_id="493" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="10">
<![CDATA[
:8  %v358 = load float* %v15_addr, align 4

]]></Node>
<StgValue><ssdm name="v358"/></StgValue>
</operation>

<operation id="2647" st_id="493" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="10">
<![CDATA[
:11  %v360 = load float* %v16_addr, align 4

]]></Node>
<StgValue><ssdm name="v360"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="2648" st_id="494" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v359 = fmul float %v357, %v358

]]></Node>
<StgValue><ssdm name="v359"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="2649" st_id="495" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v359 = fmul float %v357, %v358

]]></Node>
<StgValue><ssdm name="v359"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="2650" st_id="496" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v359 = fmul float %v357, %v358

]]></Node>
<StgValue><ssdm name="v359"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="2651" st_id="497" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v359 = fmul float %v357, %v358

]]></Node>
<StgValue><ssdm name="v359"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="2652" st_id="498" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v361 = fadd float %v359, %v360

]]></Node>
<StgValue><ssdm name="v361"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="2653" st_id="499" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v361 = fadd float %v359, %v360

]]></Node>
<StgValue><ssdm name="v361"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="2654" st_id="500" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v361 = fadd float %v359, %v360

]]></Node>
<StgValue><ssdm name="v361"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="2655" st_id="501" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v361 = fadd float %v359, %v360

]]></Node>
<StgValue><ssdm name="v361"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="2656" st_id="502" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v361 = fadd float %v359, %v360

]]></Node>
<StgValue><ssdm name="v361"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="2657" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str62) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln513"/></StgValue>
</operation>

<operation id="2658" st_id="503" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
:13  store float %v361, float* %v17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="2659" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %44

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
