Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Aug 29 15:57:49 2019
| Host         : debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 114
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                       | 2          |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal         | 30         |
| SYNTH-15  | Warning  | Byte wide write enable not inferred                | 8          |
| SYNTH-16  | Warning  | Address collision                                  | 10         |
| TIMING-2  | Warning  | Invalid primary clock source pin                   | 4          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-13 | Warning  | Timing paths ignored due to path segmentation      | 4          |
| TIMING-14 | Warning  | LUT on the clock tree                              | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 45         |
| TIMING-42 | Warning  | Path segmentation detected in the clock tree       | 4          |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten    | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell FDPE_10_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FDPE_10/PRE, FDPE_11/PRE, FDPE_12/PRE, FDPE_13/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell FDPE_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FDPE/PRE, FDPE_1/PRE, FDPE_6/PRE, FDPE_7/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain0_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain10_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain11_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain12_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain13_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain14_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain15_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain2_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain3_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain4_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain5_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain6_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain7_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain8_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance data_mem_grain9_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_1_reg_3_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_4_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain0_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain0_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain1_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain2_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain2_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain3_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance mem_grain3_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance storage_11_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance tag_mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_0_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_0_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_1_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_1_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_2_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_2_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_3_0 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM mem_1_reg_3_1 because address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired..
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM mem_grain0_1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM mem_grain0_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM mem_grain1_1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM mem_grain1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM mem_grain2_1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM mem_grain2_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM mem_grain3_1_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM mem_grain3_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM storage_11_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM storage_12_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock eth_rx_clk is created on an inappropriate pin BUFG_5/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Warning
Invalid primary clock source pin  
A primary clock eth_tx_clk is created on an inappropriate pin BUFG_6/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#3 Warning
Invalid primary clock source pin  
A primary clock pix5x_clk is created on an inappropriate pin BUFG_9/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#4 Warning
Invalid primary clock source pin  
A primary clock pix_clk is created on an inappropriate pin BUFG_8/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock eth_rx_clk is defined downstream of clock eth_clocks_rx and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock eth_tx_clk is defined downstream of clock main_ethphy_pll_clk_tx and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#3 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock pix5x_clk is defined downstream of clock s7hdmioutclocking_mmcm_clk1 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#4 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock pix_clk is defined downstream of clock s7hdmioutclocking_mmcm_clk0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-13#1 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#2 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_10/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#3 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_12/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#4 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) FDPE_6/Q. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT ISERDESE2_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cpu_reset relative to clock(s) clk100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[0] relative to clock(s) clk100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[10] relative to clock(s) clk100
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[11] relative to clock(s) clk100
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[12] relative to clock(s) clk100
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[13] relative to clock(s) clk100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[14] relative to clock(s) clk100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[15] relative to clock(s) clk100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[1] relative to clock(s) clk100
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[2] relative to clock(s) clk100
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[3] relative to clock(s) clk100
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[4] relative to clock(s) clk100
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[5] relative to clock(s) clk100
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[6] relative to clock(s) clk100
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[7] relative to clock(s) clk100
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[8] relative to clock(s) clk100
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ddram_dq[9] relative to clock(s) clk100
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on eth_mdio relative to clock(s) clk100
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on eth_rx_ctl relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on eth_rx_data[0] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on eth_rx_data[1] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on eth_rx_data[2] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on eth_rx_data[3] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on serial_rx relative to clock(s) clk100
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on ddram_dqs_n[0] relative to clock(s) clk100
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ddram_dqs_n[1] relative to clock(s) clk100
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on ddram_dqs_p[0] relative to clock(s) clk100
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on ddram_dqs_p[1] relative to clock(s) clk100
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on eth_clocks_tx relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on eth_mdc relative to clock(s) clk100
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on eth_rst_n relative to clock(s) clk100
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on eth_tx_ctl relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on eth_tx_data[0] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on eth_tx_data[1] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on eth_tx_data[2] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on eth_tx_data[3] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_clk_n relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_clk_p relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data0_n relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data0_p relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data1_n relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data1_p relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data2_n relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_data2_p relative to clock(s) pix5x_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on serial_tx relative to clock(s) clk100
Related violations: <none>

TIMING-42#1 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock eth_rx_clk on pin FDPE_12/Q
Related violations: <none>

TIMING-42#2 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock eth_tx_clk on pin FDPE_10/Q
Related violations: <none>

TIMING-42#3 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock main_soclinux_clkout0 on pin FDPE/Q
Related violations: <none>

TIMING-42#4 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 14 is blocking the propagation of clock main_soclinux_clkout3 on pin FDPE_6/Q
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on eth_rst_n overrides a previous user property.
New Source: /home/mam/fpga/linux/linux-on-litex-vexriscv/build/nexys_video/gateware/top.xdc (Line: 230)
Previous Source: /home/mam/fpga/linux/linux-on-litex-vexriscv/build/nexys_video/gateware/top.xdc (Line: 229)
Related violations: <none>


