Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: topmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topmodule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topmodule"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : topmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\pc16b.v" into library work
Parsing module <counter5b>.
Analyzing Verilog file "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\ipcore_dir\im_code.v" into library work
Parsing module <im_code>.
Analyzing Verilog file "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\ipcore_dir\dm_code.v" into library work
Parsing module <dm_code>.
Analyzing Verilog file "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\ControUnit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\ALU.v" into library work
Parsing module <alu16b>.
Analyzing Verilog file "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\accumulator16b.v" into library work
Parsing module <accumulator16b>.
Analyzing Verilog file "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" into library work
Parsing module <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 76: Port clk is not connected to this instance

Elaborating module <topmodule>.

Elaborating module <counter5b>.
WARNING:HDLCompiler:413 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\pc16b.v" Line 37: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <control_unit>.

Elaborating module <im_code>.
WARNING:HDLCompiler:1499 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\ipcore_dir\im_code.v" Line 39: Empty module <im_code> remains a black box.

Elaborating module <dm_code>.
WARNING:HDLCompiler:1499 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\ipcore_dir\dm_code.v" Line 39: Empty module <dm_code> remains a black box.
WARNING:HDLCompiler:1127 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 69: Assignment to dm_output ignored, since the identifier is never used

Elaborating module <alu16b>.
WARNING:HDLCompiler:189 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 77: Size mismatch in connection of port <out>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 77: Assignment to alu_out ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 78: Size mismatch in connection of port <in1>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 79: Size mismatch in connection of port <in2>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <accumulator16b>.
WARNING:HDLCompiler:189 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 89: Size mismatch in connection of port <out>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 89: Assignment to acc_output ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 27: Net <alu_output[15]> does not have a driver.
WARNING:HDLCompiler:634 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 78: Net <acc_out> does not have a driver.
WARNING:HDLCompiler:634 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 79: Net <dm_out> does not have a driver.
WARNING:HDLCompiler:552 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" Line 76: Input port clk is not connected on this instance
WARNING:Xst:2972 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" line 88. All outputs of instance <accumulator> of block <accumulator16b> are unconnected in block <topmodule>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topmodule>.
    Related source file is "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v".
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'alu', is tied to GND.
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'alu', is tied to GND.
WARNING:Xst:647 - Input <r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" line 64: Output port <spo> of the instance <dm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" line 76: Output port <out> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\topmodule.v" line 88: Output port <out> of the instance <accumulator> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <alu_output> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <accu_output> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <acc_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dm_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <topmodule> synthesized.

Synthesizing Unit <counter5b>.
    Related source file is "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\pc16b.v".
    Found 5-bit register for signal <out>.
    Found 5-bit adder for signal <out[4]_GND_2_o_add_3_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter5b> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\ControUnit.v".
    Found 16x8-bit Read Only RAM for signal <cw>
    Summary:
	inferred   1 RAM(s).
Unit <control_unit> synthesized.

Synthesizing Unit <alu16b>.
    Related source file is "G:\MSCS\01_Advance_Computer_Architecture\projects\L1F21MSCS0054_unioperandmicroarchitecture\ALU.v".
    Found 1-bit register for signal <zf>.
    Found 8x16-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <alu16b> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 8x16-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 1
 5-bit register                                        : 1
# Multiplexers                                         : 1
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/im_code.ngc>.
Reading core <ipcore_dir/dm_code.ngc>.
Loading core <im_code> for timing and area information for instance <instmem>.
Loading core <dm_code> for timing and area information for instance <dm>.
WARNING:Xst:1290 - Hierarchical block <alu> is unconnected in block <topmodule>.
   It will be removed from the design.

Synthesizing (advanced) Unit <alu16b>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <alu16b> synthesized (advanced).

Synthesizing (advanced) Unit <control_unit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cw> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cw>            |          |
    -----------------------------------------------------------------------
Unit <control_unit> synthesized (advanced).

Synthesizing (advanced) Unit <counter5b>.
The following registers are absorbed into counter <out>: 1 register on signal <out>.
Unit <counter5b> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 8x16-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 1
 5-bit up counter                                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <topmodule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topmodule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topmodule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT5                        : 1
# FlipFlops/Latches                : 37
#      FD                          : 32
#      FDC                         : 5
# RAMS                             : 32
#      RAM32X1S                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  126800     0%  
 Number of Slice LUTs:                   38  out of  63400     0%  
    Number used as Logic:                 6  out of  63400     0%  
    Number used as Memory:               32  out of  19000     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     38
   Number with an unused Flip Flop:       1  out of     38     2%  
   Number with an unused LUT:             0  out of     38     0%  
   Number of fully used LUT-FF pairs:    37  out of     38    97%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   2  out of    210     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.343ns (Maximum Frequency: 426.803MHz)
   Minimum input arrival time before clock: 1.466ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.343ns (frequency: 426.803MHz)
  Total number of paths / destination ports: 1167 / 197
-------------------------------------------------------------------------
Delay:               2.343ns (Levels of Logic = 4)
  Source:            pc16b/out_4 (FF)
  Destination:       dm/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pc16b/out_4 to dm/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.478   0.505  pc16b/out_4 (pc16b/out_4)
     begin scope: 'instmem:a<4>'
     RAM32X1S:A4->O       17   0.124   0.505  U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram1 (spo<0>)
     end scope: 'instmem:spo<0>'
     begin scope: 'dm:a<0>'
     RAM32X1S:A0->O        1   0.124   0.399  U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram1 (spo<0>)
     FD:D                      0.030          U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_0
    ----------------------------------------
    Total                      2.343ns (0.934ns logic, 1.409ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.466ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       pc16b/out_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to pc16b/out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.399  rst_IBUF (rst_IBUF)
     INV:I->O              5   0.146   0.426  rst_inv1_INV_0 (rst_inv)
     FDC:CLR                   0.494          pc16b/out_0
    ----------------------------------------
    Total                      1.466ns (0.641ns logic, 0.825ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.343|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.99 secs
 
--> 

Total memory usage is 4619328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    5 (   0 filtered)

