Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/xiyingd/SRAM_SC/ip/SRAM_SC/SRAM_SC_s10_user_rst_clkgate_1.ip --block-symbol-file --output-directory=/home/xiyingd/SRAM_SC/ip/SRAM_SC/SRAM_SC_s10_user_rst_clkgate_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/xiyingd/SRAM_SC/ip/SRAM_SC/SRAM_SC_s10_user_rst_clkgate_1.ip --synthesis=VERILOG --output-directory=/home/xiyingd/SRAM_SC/ip/SRAM_SC/SRAM_SC_s10_user_rst_clkgate_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: SRAM_SC_s10_user_rst_clkgate_1: "Transforming system: SRAM_SC_s10_user_rst_clkgate_1"
Info: SRAM_SC_s10_user_rst_clkgate_1: "Naming system components in system: SRAM_SC_s10_user_rst_clkgate_1"
Info: SRAM_SC_s10_user_rst_clkgate_1: "Processing generation queue"
Info: SRAM_SC_s10_user_rst_clkgate_1: "Generating: SRAM_SC_s10_user_rst_clkgate_1"
Info: SRAM_SC_s10_user_rst_clkgate_1: "Generating: altera_s10_user_rst_clkgate"
Info: SRAM_SC_s10_user_rst_clkgate_1: Done "SRAM_SC_s10_user_rst_clkgate_1" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
