Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan 28 16:28:01 2022
| Host         : hwl3-vc030 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FSM_timing_summary_routed.rpt -pb top_FSM_timing_summary_routed.pb -rpx top_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FSM
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: U5/counter_reg[27]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.417        0.000                      0                   48        0.205        0.000                      0                   48        4.650        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.417        0.000                      0                   48        0.205        0.000                      0                   48        4.650        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 1.183ns (73.634%)  route 0.424ns (26.366%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.591 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.591    U5/counter_reg[16]_i_1_n_0
    SLICE_X172Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.651 r  U5/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    U5/counter_reg[20]_i_1_n_0
    SLICE_X172Y213       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.863 r  U5/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.863    U5/counter_reg[24]_i_1_n_6
    SLICE_X172Y213       FDRE                                         r  U5/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.419    13.919    U5/clk_IBUF_BUFG
    SLICE_X172Y213       FDRE                                         r  U5/counter_reg[25]/C
                         clock pessimism              0.313    14.231    
                         clock uncertainty           -0.035    14.196    
    SLICE_X172Y213       FDRE (Setup_fdre_C_D)        0.084    14.280    U5/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 1.152ns (73.116%)  route 0.424ns (26.884%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.591 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.591    U5/counter_reg[16]_i_1_n_0
    SLICE_X172Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.651 r  U5/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    U5/counter_reg[20]_i_1_n_0
    SLICE_X172Y213       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     5.832 r  U5/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.832    U5/counter_reg[24]_i_1_n_4
    SLICE_X172Y213       FDRE                                         r  U5/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.419    13.919    U5/clk_IBUF_BUFG
    SLICE_X172Y213       FDRE                                         r  U5/counter_reg[27]/C
                         clock pessimism              0.313    14.231    
                         clock uncertainty           -0.035    14.196    
    SLICE_X172Y213       FDRE (Setup_fdre_C_D)        0.084    14.280    U5/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  8.448    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 1.123ns (72.612%)  route 0.424ns (27.388%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.591 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.591    U5/counter_reg[16]_i_1_n_0
    SLICE_X172Y212       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.803 r  U5/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.803    U5/counter_reg[20]_i_1_n_6
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.420    13.920    U5/clk_IBUF_BUFG
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[21]/C
                         clock pessimism              0.313    14.232    
                         clock uncertainty           -0.035    14.197    
    SLICE_X172Y212       FDRE (Setup_fdre_C_D)        0.084    14.281    U5/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  8.478    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 1.108ns (72.343%)  route 0.424ns (27.657%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.591 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.591    U5/counter_reg[16]_i_1_n_0
    SLICE_X172Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.651 r  U5/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    U5/counter_reg[20]_i_1_n_0
    SLICE_X172Y213       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     5.788 r  U5/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.788    U5/counter_reg[24]_i_1_n_5
    SLICE_X172Y213       FDRE                                         r  U5/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.419    13.919    U5/clk_IBUF_BUFG
    SLICE_X172Y213       FDRE                                         r  U5/counter_reg[26]/C
                         clock pessimism              0.313    14.231    
                         clock uncertainty           -0.035    14.196    
    SLICE_X172Y213       FDRE (Setup_fdre_C_D)        0.084    14.280    U5/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.494ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 1.106ns (72.307%)  route 0.424ns (27.693%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.591 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.591    U5/counter_reg[16]_i_1_n_0
    SLICE_X172Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.651 r  U5/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.651    U5/counter_reg[20]_i_1_n_0
    SLICE_X172Y213       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     5.786 r  U5/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.786    U5/counter_reg[24]_i_1_n_7
    SLICE_X172Y213       FDRE                                         r  U5/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.419    13.919    U5/clk_IBUF_BUFG
    SLICE_X172Y213       FDRE                                         r  U5/counter_reg[24]/C
                         clock pessimism              0.313    14.231    
                         clock uncertainty           -0.035    14.196    
    SLICE_X172Y213       FDRE (Setup_fdre_C_D)        0.084    14.280    U5/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  8.494    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 1.092ns (72.051%)  route 0.424ns (27.949%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.591 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.591    U5/counter_reg[16]_i_1_n_0
    SLICE_X172Y212       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     5.772 r  U5/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.772    U5/counter_reg[20]_i_1_n_4
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.420    13.920    U5/clk_IBUF_BUFG
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[23]/C
                         clock pessimism              0.313    14.232    
                         clock uncertainty           -0.035    14.197    
    SLICE_X172Y212       FDRE (Setup_fdre_C_D)        0.084    14.281    U5/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 1.063ns (71.506%)  route 0.424ns (28.494%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.743 r  U5/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.743    U5/counter_reg[16]_i_1_n_6
    SLICE_X172Y211       FDRE                                         r  U5/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.421    13.921    U5/clk_IBUF_BUFG
    SLICE_X172Y211       FDRE                                         r  U5/counter_reg[17]/C
                         clock pessimism              0.313    14.233    
                         clock uncertainty           -0.035    14.198    
    SLICE_X172Y211       FDRE (Setup_fdre_C_D)        0.084    14.282    U5/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 1.048ns (71.216%)  route 0.424ns (28.784%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.591 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.591    U5/counter_reg[16]_i_1_n_0
    SLICE_X172Y212       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     5.728 r  U5/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.728    U5/counter_reg[20]_i_1_n_5
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.420    13.920    U5/clk_IBUF_BUFG
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[22]/C
                         clock pessimism              0.313    14.232    
                         clock uncertainty           -0.035    14.197    
    SLICE_X172Y212       FDRE (Setup_fdre_C_D)        0.084    14.281    U5/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 1.046ns (71.177%)  route 0.424ns (28.823%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.591 r  U5/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.591    U5/counter_reg[16]_i_1_n_0
    SLICE_X172Y212       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     5.726 r  U5/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.726    U5/counter_reg[20]_i_1_n_7
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.420    13.920    U5/clk_IBUF_BUFG
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[20]/C
                         clock pessimism              0.313    14.232    
                         clock uncertainty           -0.035    14.197    
    SLICE_X172Y212       FDRE (Setup_fdre_C_D)        0.084    14.281    U5/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  8.555    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 U5/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 1.032ns (70.899%)  route 0.424ns (29.101%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.762     0.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.599    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.719 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.537     4.256    U5/clk_IBUF_BUFG
    SLICE_X172Y207       FDRE                                         r  U5/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y207       FDRE (Prop_fdre_C_Q)         0.308     4.564 r  U5/counter_reg[1]/Q
                         net (fo=1, routed)           0.424     4.988    U5/counter_reg_n_0_[1]
    SLICE_X172Y207       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.363     5.351 r  U5/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.351    U5/counter_reg[0]_i_1_n_0
    SLICE_X172Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.411 r  U5/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.411    U5/counter_reg[4]_i_1_n_0
    SLICE_X172Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.471 r  U5/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.471    U5/counter_reg[8]_i_1_n_0
    SLICE_X172Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.531 r  U5/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.531    U5/counter_reg[12]_i_1_n_0
    SLICE_X172Y211       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     5.712 r  U5/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.712    U5/counter_reg[16]_i_1_n_4
    SLICE_X172Y211       FDRE                                         r  U5/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.637    10.637 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.750    12.387    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.421    13.921    U5/clk_IBUF_BUFG
    SLICE_X172Y211       FDRE                                         r  U5/counter_reg[19]/C
                         clock pessimism              0.313    14.233    
                         clock uncertainty           -0.035    14.198    
    SLICE_X172Y211       FDRE (Setup_fdre_C_D)        0.084    14.282    U5/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                  8.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U6/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.608     1.512    U6/clk_IBUF_BUFG
    SLICE_X173Y213       FDRE                                         r  U6/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y213       FDRE (Prop_fdre_C_Q)         0.100     1.612 r  U6/count_reg[11]/Q
                         net (fo=1, routed)           0.099     1.710    U6/count_reg_n_0_[11]
    SLICE_X173Y213       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.787 r  U6/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    U6/count_reg[8]_i_1_n_4
    SLICE_X173Y213       FDRE                                         r  U6/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.814     1.954    U6/clk_IBUF_BUFG
    SLICE_X173Y213       FDRE                                         r  U6/count_reg[11]/C
                         clock pessimism             -0.443     1.512    
    SLICE_X173Y213       FDRE (Hold_fdre_C_D)         0.071     1.583    U6/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U6/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.608     1.512    U6/clk_IBUF_BUFG
    SLICE_X173Y214       FDRE                                         r  U6/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y214       FDRE (Prop_fdre_C_Q)         0.100     1.612 r  U6/count_reg[15]/Q
                         net (fo=1, routed)           0.099     1.710    U6/count_reg_n_0_[15]
    SLICE_X173Y214       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.787 r  U6/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    U6/count_reg[12]_i_1_n_4
    SLICE_X173Y214       FDRE                                         r  U6/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.814     1.954    U6/clk_IBUF_BUFG
    SLICE_X173Y214       FDRE                                         r  U6/count_reg[15]/C
                         clock pessimism             -0.443     1.512    
    SLICE_X173Y214       FDRE (Hold_fdre_C_D)         0.071     1.583    U6/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U6/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.610     1.514    U6/clk_IBUF_BUFG
    SLICE_X173Y211       FDRE                                         r  U6/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y211       FDRE (Prop_fdre_C_Q)         0.100     1.614 r  U6/count_reg[3]/Q
                         net (fo=1, routed)           0.099     1.712    U6/count_reg_n_0_[3]
    SLICE_X173Y211       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.789 r  U6/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    U6/count_reg[0]_i_1_n_4
    SLICE_X173Y211       FDRE                                         r  U6/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.957    U6/clk_IBUF_BUFG
    SLICE_X173Y211       FDRE                                         r  U6/count_reg[3]/C
                         clock pessimism             -0.444     1.514    
    SLICE_X173Y211       FDRE (Hold_fdre_C_D)         0.071     1.585    U6/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U6/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.609     1.513    U6/clk_IBUF_BUFG
    SLICE_X173Y212       FDRE                                         r  U6/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y212       FDRE (Prop_fdre_C_Q)         0.100     1.613 r  U6/count_reg[7]/Q
                         net (fo=1, routed)           0.099     1.711    U6/count_reg_n_0_[7]
    SLICE_X173Y212       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.788 r  U6/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    U6/count_reg[4]_i_1_n_4
    SLICE_X173Y212       FDRE                                         r  U6/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.815     1.955    U6/clk_IBUF_BUFG
    SLICE_X173Y212       FDRE                                         r  U6/count_reg[7]/C
                         clock pessimism             -0.443     1.513    
    SLICE_X173Y212       FDRE (Hold_fdre_C_D)         0.071     1.584    U6/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U5/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.193ns (63.922%)  route 0.109ns (36.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.611     1.515    U5/clk_IBUF_BUFG
    SLICE_X172Y209       FDRE                                         r  U5/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y209       FDRE (Prop_fdre_C_Q)         0.118     1.633 r  U5/counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.742    U5/counter_reg_n_0_[10]
    SLICE_X172Y209       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.817 r  U5/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    U5/counter_reg[8]_i_1_n_5
    SLICE_X172Y209       FDRE                                         r  U5/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.818     1.958    U5/clk_IBUF_BUFG
    SLICE_X172Y209       FDRE                                         r  U5/counter_reg[10]/C
                         clock pessimism             -0.444     1.515    
    SLICE_X172Y209       FDRE (Hold_fdre_C_D)         0.092     1.607    U5/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U5/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.193ns (63.922%)  route 0.109ns (36.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.610     1.514    U5/clk_IBUF_BUFG
    SLICE_X172Y210       FDRE                                         r  U5/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y210       FDRE (Prop_fdre_C_Q)         0.118     1.632 r  U5/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.741    U5/counter_reg_n_0_[14]
    SLICE_X172Y210       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.816 r  U5/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    U5/counter_reg[12]_i_1_n_5
    SLICE_X172Y210       FDRE                                         r  U5/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.957    U5/clk_IBUF_BUFG
    SLICE_X172Y210       FDRE                                         r  U5/counter_reg[14]/C
                         clock pessimism             -0.444     1.514    
    SLICE_X172Y210       FDRE (Hold_fdre_C_D)         0.092     1.606    U5/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U5/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.193ns (63.922%)  route 0.109ns (36.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.610     1.514    U5/clk_IBUF_BUFG
    SLICE_X172Y211       FDRE                                         r  U5/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y211       FDRE (Prop_fdre_C_Q)         0.118     1.632 r  U5/counter_reg[18]/Q
                         net (fo=1, routed)           0.109     1.741    U5/counter_reg_n_0_[18]
    SLICE_X172Y211       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.816 r  U5/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    U5/counter_reg[16]_i_1_n_5
    SLICE_X172Y211       FDRE                                         r  U5/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.817     1.957    U5/clk_IBUF_BUFG
    SLICE_X172Y211       FDRE                                         r  U5/counter_reg[18]/C
                         clock pessimism             -0.444     1.514    
    SLICE_X172Y211       FDRE (Hold_fdre_C_D)         0.092     1.606    U5/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U5/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.193ns (63.922%)  route 0.109ns (36.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.609     1.513    U5/clk_IBUF_BUFG
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y212       FDRE (Prop_fdre_C_Q)         0.118     1.631 r  U5/counter_reg[22]/Q
                         net (fo=1, routed)           0.109     1.740    U5/counter_reg_n_0_[22]
    SLICE_X172Y212       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.815 r  U5/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    U5/counter_reg[20]_i_1_n_5
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.815     1.955    U5/clk_IBUF_BUFG
    SLICE_X172Y212       FDRE                                         r  U5/counter_reg[22]/C
                         clock pessimism             -0.443     1.513    
    SLICE_X172Y212       FDRE (Hold_fdre_C_D)         0.092     1.605    U5/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U5/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.193ns (63.922%)  route 0.109ns (36.078%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.611     1.515    U5/clk_IBUF_BUFG
    SLICE_X172Y208       FDRE                                         r  U5/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y208       FDRE (Prop_fdre_C_Q)         0.118     1.633 r  U5/counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.742    U5/counter_reg_n_0_[6]
    SLICE_X172Y208       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.817 r  U5/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    U5/counter_reg[4]_i_1_n_5
    SLICE_X172Y208       FDRE                                         r  U5/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.818     1.958    U5/clk_IBUF_BUFG
    SLICE_X172Y208       FDRE                                         r  U5/counter_reg[6]/C
                         clock pessimism             -0.444     1.515    
    SLICE_X172Y208       FDRE (Hold_fdre_C_D)         0.092     1.607    U5/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U6/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.878    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.608     1.512    U6/clk_IBUF_BUFG
    SLICE_X173Y215       FDRE                                         r  U6/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y215       FDRE (Prop_fdre_C_Q)         0.100     1.612 r  U6/count_reg[16]/Q
                         net (fo=1, routed)           0.099     1.710    U6/count_reg_n_0_[16]
    SLICE_X173Y215       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.793 r  U6/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.793    U6/count_reg[16]_i_1_n_7
    SLICE_X173Y215       FDRE                                         r  U6/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D20                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.140 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.813     1.953    U6/clk_IBUF_BUFG
    SLICE_X173Y215       FDRE                                         r  U6/count_reg[16]/C
                         clock pessimism             -0.442     1.512    
    SLICE_X173Y215       FDRE (Hold_fdre_C_D)         0.071     1.583    U6/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X172Y207  U5/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X172Y209  U5/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X172Y209  U5/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X172Y210  U5/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X172Y210  U5/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X172Y210  U5/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X172Y210  U5/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X172Y211  U5/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X172Y211  U5/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y213  U5/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y213  U5/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y213  U5/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y213  U5/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y213  U6/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y213  U6/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y214  U6/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y214  U6/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y214  U6/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y214  U6/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y212  U5/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y212  U5/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y212  U5/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y212  U5/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y212  U6/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y212  U6/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y212  U6/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X173Y212  U6/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y207  U5/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X172Y207  U5/counter_reg[0]/C



