m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/simulation/modelsim
vcompute
Z1 DXx6 sv_std 3 std 0 22 ;edk3;YfCLjCm[Hd=`UGQ2
Z2 !s110 1663950233
!i10b 1
!s100 i=]6932U1_OWO<5E?3HbR1
IW2DPcFPC?8F3@G?FW?VNR0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 compute_sv_unit
S1
R0
Z4 w1663133747
8C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/compute.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/compute.sv
L0 1
Z5 OV;L;10.6d;65
r1
!s85 0
31
Z6 !s108 1663950233.000000
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/compute.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit|C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/compute.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit
Z9 tCvgOpt 0
vcontrol
R1
R2
!i10b 1
!s100 zA>KJEaR;hifiMGk<O7m^0
I72^4EQ9;ETeNjUAS8lVzW0
R3
!s105 Control_sv_unit
S1
R0
w1663294142
8C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Control.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Control.sv
L0 3
R5
r1
!s85 0
31
Z10 !s108 1663950232.000000
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Control.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit|C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Control.sv|
!i113 1
R7
R8
R9
vHexDriver
R1
Z11 !s110 1663950232
!i10b 1
!s100 ^DddjRd7Wla]U<SlP;mT@0
I=N2FkQLf7g>ZWAZ60H1BO1
R3
!s105 HexDriver_sv_unit
S1
R0
R4
8C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/HexDriver.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/HexDriver.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/HexDriver.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit|C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/HexDriver.sv|
!i113 1
R7
R8
R9
n@hex@driver
vProcessor
R1
R2
!i10b 1
!s100 4PDWlX=VGNjJN6SziBR?^0
Ib=76L_S@OTHY>A5iQSCe_3
R3
!s105 _8_bit_serial_processor_sv_unit
S1
R0
w1663729892
8C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/8_bit_serial_processor.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/8_bit_serial_processor.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/8_bit_serial_processor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor|C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/8_bit_serial_processor.sv|
!i113 1
R7
!s92 -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor
R9
n@processor
vreg_4
R1
R11
!i10b 1
!s100 9Q;M_bZYcOBn:M<I6<c8k0
I[aHl937O]6eWcI=VWEh:71
R3
!s105 Reg_4_sv_unit
S1
R0
w1663297173
8C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Reg_4.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Reg_4.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Reg_4.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit|C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Reg_4.sv|
!i113 1
R7
R8
R9
vregister_unit
R1
R2
!i10b 1
!s100 c?`W04Obk>`oYn_UgA>oj0
IFo:8]6XCiWMWOU=c?08=j2
R3
!s105 Register_unit_sv_unit
S1
R0
w1663297175
8C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Register_unit.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Register_unit.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Register_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit|C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Register_unit.sv|
!i113 1
R7
R8
R9
vrouter
R1
R11
!i10b 1
!s100 lIdD9@`9>^lYia[Dkg2aV0
IVG`Yo2Tmi>`_U@`c8cab00
R3
!s105 Router_sv_unit
S1
R0
R4
8C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Router.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Router.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Router.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit|C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Router.sv|
!i113 1
R7
R8
R9
vsync
R1
R11
!i10b 1
!s100 2W5Vz0:F6ckE2`eJOTK5l1
IYiCoCBb=1>:dLR7YMiVnM1
R3
Z12 !s105 Synchronizers_sv_unit
S1
R0
R4
Z13 8C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Synchronizers.sv
Z14 FC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Synchronizers.sv
L0 4
R5
r1
!s85 0
31
Z15 !s108 1663950231.000000
Z16 !s107 C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Synchronizers.sv|
Z17 !s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit|C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/Synchronizers.sv|
!i113 1
R7
R8
R9
vsync_r0
R1
R11
!i10b 1
!s100 IGd9f_F;JNjVBLQ@DAnD10
IYKc@6EJi74P7KJ<>=PlQl2
R3
R12
S1
R0
R4
R13
R14
L0 18
R5
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R8
R9
vsync_r1
R1
R11
!i10b 1
!s100 1CXiH1DYDbAUS69Ee2j060
I>`65XnKc<Z5fTIQlD3UjP2
R3
R12
S1
R0
R4
R13
R14
L0 39
R5
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R8
R9
vtestbench
R1
R2
!i10b 1
!s100 6fgeGEV<MmGbRAG8fZAbS0
Ik5V1]3XZY`n;Pk98mCfM?2
R3
!s105 testbench_8_sv_unit
S1
R0
w1663298757
8C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/testbench_8.sv
FC:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/testbench_8.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/testbench_8.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit|C:/intelFPGA_lite/18.1/Documents/ECE385/8_bit_serial_processor/logic_processor_4bit/testbench_8.sv|
!i113 1
R7
R8
R9
