
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -stack 10000 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22033
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5436.180 ; gain = 157.301 ; free physical = 76998 ; free virtual = 120913
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89640]
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN_PERIOD bound to: 3.333000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (2#1) [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89640]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (4#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (5#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_emax6_0_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/synth/design_1_emax6_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'emax6' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/emax6.v:32]
INFO: [Synth 8-6157] synthesizing module 'nbit_ndepth_queue' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nbit_ndepth_queue' (6#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6157] synthesizing module 'unit' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'stage1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'stage1' (7#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage1.v:26]
INFO: [Synth 8-6157] synthesizing module 'stage2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:29]
INFO: [Synth 8-6157] synthesizing module 'cex' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:1180]
INFO: [Synth 8-6155] done synthesizing module 'cex' (8#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:1180]
INFO: [Synth 8-6157] synthesizing module 'mex' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:1193]
INFO: [Synth 8-6155] done synthesizing module 'mex' (9#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:1193]
INFO: [Synth 8-6157] synthesizing module 'eam' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'eam' (10#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:1332]
INFO: [Synth 8-6157] synthesizing module 'exe1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:434]
INFO: [Synth 8-6157] synthesizing module 'nbit_register' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register' (11#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'exe1' (12#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:434]
INFO: [Synth 8-6157] synthesizing module 'fpu1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:786]
INFO: [Synth 8-6157] synthesizing module 'bit24_booth_wallace' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/bit24_booth_wallace.v:23]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa' (13#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized0' (13#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized1' (13#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized2' (13#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized3' (13#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized4' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized4' (13#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized5' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized5' (13#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized6' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized6' (13#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bit24_booth_wallace' (14#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/bit24_booth_wallace.v:23]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized0' (14#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized1' (14#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized2' (14#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fpu1' (15#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:786]
INFO: [Synth 8-6157] synthesizing module 'spu1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:862]
INFO: [Synth 8-6157] synthesizing module 'popcount12' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:1094]
INFO: [Synth 8-6155] done synthesizing module 'popcount12' (16#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:1094]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized3' (16#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spu1' (17#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:862]
INFO: [Synth 8-6155] done synthesizing module 'stage2' (18#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage2.v:29]
INFO: [Synth 8-6157] synthesizing module 'stage3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:29]
INFO: [Synth 8-6157] synthesizing module 'eag' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:565]
INFO: [Synth 8-6155] done synthesizing module 'eag' (19#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:565]
INFO: [Synth 8-6157] synthesizing module 'exe2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:305]
INFO: [Synth 8-6155] done synthesizing module 'exe2' (20#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:305]
INFO: [Synth 8-6157] synthesizing module 'fpu2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:437]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized7' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized7' (20#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized4' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized4' (20#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fpu2' (21#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:437]
INFO: [Synth 8-6157] synthesizing module 'spu2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:500]
INFO: [Synth 8-6155] done synthesizing module 'spu2' (22#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:500]
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:133]
INFO: [Synth 8-6155] done synthesizing module 'stage3' (23#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage3.v:29]
INFO: [Synth 8-6157] synthesizing module 'stage4' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:29]
INFO: [Synth 8-6157] synthesizing module 'exe3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:599]
INFO: [Synth 8-6155] done synthesizing module 'exe3' (24#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:599]
INFO: [Synth 8-6157] synthesizing module 'fpu3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:825]
INFO: [Synth 8-6155] done synthesizing module 'fpu3' (25#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:825]
INFO: [Synth 8-6157] synthesizing module 'spu3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:1011]
INFO: [Synth 8-6155] done synthesizing module 'spu3' (26#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:1011]
INFO: [Synth 8-6157] synthesizing module 'lmm' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:1154]
INFO: [Synth 8-638] synthesizing module 'fpga_bram128' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram128/synth/fpga_bram128.vhd:76]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: fpga_bram128.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     116.13544 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram128/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram128/synth/fpga_bram128.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'fpga_bram128' (37#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram128/synth/fpga_bram128.vhd:76]
INFO: [Synth 8-6155] done synthesizing module 'lmm' (38#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:1154]
INFO: [Synth 8-6155] done synthesizing module 'stage4' (39#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage4.v:29]
INFO: [Synth 8-6157] synthesizing module 'stage5' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage5.v:27]
INFO: [Synth 8-6155] done synthesizing module 'stage5' (40#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/stage5.v:27]
INFO: [Synth 8-6157] synthesizing module 'lmring' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/lmring.v:26]
INFO: [Synth 8-6157] synthesizing module 'nbit_ndepth_queue__parameterized0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nbit_ndepth_queue__parameterized0' (40#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_ndepth_queue.v:8]
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/lmring.v:71]
INFO: [Synth 8-6155] done synthesizing module 'lmring' (41#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/lmring.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized0' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized1' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized2' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized3' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized4' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized4' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized5' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized5' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized6' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized6' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'fsm' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/fsm.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/fsm.v:920]
INFO: [Synth 8-6157] synthesizing module 'nbit_ndepth_queue__parameterized1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nbit_ndepth_queue__parameterized1' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (43#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/fsm.v:106]
INFO: [Synth 8-6155] done synthesizing module 'emax6' (44#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/4541/src/emax6.v:32]
INFO: [Synth 8-6155] done synthesizing module 'design_1_emax6_0_0' (45#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/synth/design_1_emax6_0_0.v:57]
WARNING: [Synth 8-7071] port 'axi_s_rid' of module 'design_1_emax6_0_0' is unconnected for instance 'emax6_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:141]
WARNING: [Synth 8-7071] port 'axi_s_bid' of module 'design_1_emax6_0_0' is unconnected for instance 'emax6_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:141]
WARNING: [Synth 8-7023] instance 'emax6_0' of module 'design_1_emax6_0_0' has 35 connections declared, but only 33 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:141]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (46#1) [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (47#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (48#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (49#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (50#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (51#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (52#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:175]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:175]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:175]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:175]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:175]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_1_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_1_0' (53#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:182]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:182]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:182]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:182]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'design_1_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:182]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1439]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (54#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (55#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr0_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (55#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (55#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr0_0' (56#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1486]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1486]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1486]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1486]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_48ac_psr0_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1486]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (57#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1493]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1493]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1493]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1493]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1493]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk1_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk1_0' (58#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1500]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1500]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1500]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1500]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_48ac_psr_aclk1_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1500]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1461]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (59#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1439]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1509]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (62#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (69#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (70#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1509]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_Z1B1P3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1890]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00arn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (78#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (79#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (80#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00arn_0' (88#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_48ac_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00awn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00awn_0' (89#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_48ac_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00bn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (89#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (89#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (89#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (89#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00bn_0' (90#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_48ac_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00rn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (90#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (90#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (90#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (90#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00rn_0' (91#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_48ac_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00wn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (91#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (91#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (91#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (91#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00wn_0' (92#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_48ac_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_Z1B1P3' (93#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1890]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (95#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (97#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2195]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (101#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (106#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00tr_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (109#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (110#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2195]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FAO4F6' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:2854]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_sarn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (110#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (110#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (110#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (110#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sarn_0' (111#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_sawn_0' (112#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_48ac_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (112#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (112#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (112#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (112#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'M00_AXI_awlock' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7071] port 'M00_AXI_awuser' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7071] port 'M00_AXI_arlock' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7071] port 'M00_AXI_aruser' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'design_1_smartconnect_0_0' has 116 connections declared, but only 110 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3894]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:393]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:1413]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:1414]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:1415]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:1416]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:355]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:355]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:355]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:355]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:355]
WARNING: [Synth 8-7071] port 'pl_clk0' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:300]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 81 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/synth/design_1.v:300]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 5918.223 ; gain = 639.344 ; free physical = 76717 ; free virtual = 120642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 5918.223 ; gain = 639.344 ; free physical = 76779 ; free virtual = 120704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 5918.223 ; gain = 639.344 ; free physical = 76779 ; free virtual = 120704
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6392.387 ; gain = 0.000 ; free physical = 76035 ; free virtual = 119960
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 86 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8065.742 ; gain = 0.000 ; free physical = 75194 ; free virtual = 119129
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  BUFG => BUFGCE: 2 instances
  FDR => FDRE: 60 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  SRL16 => SRL16E: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 8065.746 ; gain = 0.004 ; free physical = 75191 ; free virtual = 119125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 8065.746 ; gain = 2786.867 ; free physical = 76689 ; free virtual = 120623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 8065.746 ; gain = 2786.867 ; free physical = 72473 ; free virtual = 116426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 37    
	   4 Input   32 Bit       Adders := 16    
	   3 Input   32 Bit       Adders := 16    
	   2 Input   31 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 16    
	   2 Input   26 Bit       Adders := 16    
	   3 Input   18 Bit       Adders := 32    
	   4 Input   18 Bit       Adders := 32    
	   2 Input   17 Bit       Adders := 112   
	   3 Input   17 Bit       Adders := 64    
	   2 Input   16 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 65    
	   3 Input    9 Bit       Adders := 48    
	   3 Input    8 Bit       Adders := 272   
	   2 Input    8 Bit       Adders := 86    
	   4 Input    8 Bit       Adders := 16    
	   8 Input    7 Bit       Adders := 16    
	   2 Input    7 Bit       Adders := 12    
	   3 Input    6 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 183   
	   2 Input    5 Bit       Adders := 20    
	   3 Input    5 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 123   
	   3 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 22    
	   2 Input    2 Bit       Adders := 72    
	   2 Input    1 Bit       Adders := 6     
	   3 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input     64 Bit         XORs := 192   
	   3 Input     45 Bit         XORs := 16    
	   3 Input     44 Bit         XORs := 16    
	   3 Input     42 Bit         XORs := 32    
	   3 Input     39 Bit         XORs := 16    
	   3 Input     36 Bit         XORs := 16    
	   3 Input     33 Bit         XORs := 32    
	   3 Input     32 Bit         XORs := 64    
	   2 Input     32 Bit         XORs := 32    
	   3 Input     31 Bit         XORs := 16    
	   3 Input     27 Bit         XORs := 64    
	   2 Input      6 Bit         XORs := 14    
	   2 Input      1 Bit         XORs := 396   
+---Registers : 
	             2178 Bit    Registers := 46    
	             1024 Bit    Registers := 16    
	              350 Bit    Registers := 8     
	              342 Bit    Registers := 45    
	              304 Bit    Registers := 1     
	              277 Bit    Registers := 2     
	              256 Bit    Registers := 36    
	              224 Bit    Registers := 2     
	              192 Bit    Registers := 32    
	              181 Bit    Registers := 2     
	              163 Bit    Registers := 6     
	              161 Bit    Registers := 2     
	              152 Bit    Registers := 4     
	              148 Bit    Registers := 6     
	              147 Bit    Registers := 2     
	              139 Bit    Registers := 1     
	              138 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 250   
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 63    
	               27 Bit    Registers := 16    
	               26 Bit    Registers := 48    
	               25 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 113   
	               16 Bit    Registers := 29    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 48    
	                8 Bit    Registers := 100   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 178   
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 180   
	                3 Bit    Registers := 97    
	                2 Bit    Registers := 202   
	                1 Bit    Registers := 1208  
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 23    
	   4 Input 1024 Bit        Muxes := 16    
	   2 Input 1024 Bit        Muxes := 56    
	   5 Input 1024 Bit        Muxes := 8     
	   2 Input  342 Bit        Muxes := 35    
	   2 Input  304 Bit        Muxes := 1     
	   2 Input  277 Bit        Muxes := 2     
	   4 Input  256 Bit        Muxes := 56    
	   2 Input  256 Bit        Muxes := 257   
	   3 Input  256 Bit        Muxes := 32    
	   2 Input  192 Bit        Muxes := 160   
	   3 Input  192 Bit        Muxes := 32    
	   4 Input  192 Bit        Muxes := 32    
	   4 Input  191 Bit        Muxes := 8     
	   4 Input  179 Bit        Muxes := 8     
	   4 Input  169 Bit        Muxes := 8     
	   2 Input  163 Bit        Muxes := 2     
	   4 Input  161 Bit        Muxes := 8     
	   4 Input  152 Bit        Muxes := 8     
	   2 Input  148 Bit        Muxes := 2     
	   4 Input  144 Bit        Muxes := 8     
	   2 Input  128 Bit        Muxes := 22    
	   4 Input  124 Bit        Muxes := 8     
	   4 Input  114 Bit        Muxes := 8     
	   4 Input  108 Bit        Muxes := 8     
	   4 Input   64 Bit        Muxes := 560   
	   2 Input   64 Bit        Muxes := 432   
	   3 Input   64 Bit        Muxes := 24    
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 9     
	   4 Input   33 Bit        Muxes := 320   
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 221   
	   5 Input   32 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 1     
	   4 Input   29 Bit        Muxes := 16    
	   2 Input   27 Bit        Muxes := 32    
	   3 Input   26 Bit        Muxes := 16    
	   2 Input   26 Bit        Muxes := 48    
	   2 Input   24 Bit        Muxes := 80    
	   2 Input   23 Bit        Muxes := 146   
	   2 Input   20 Bit        Muxes := 2     
	   4 Input   18 Bit        Muxes := 8     
	   4 Input   17 Bit        Muxes := 120   
	   2 Input   17 Bit        Muxes := 297   
	   2 Input   16 Bit        Muxes := 253   
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 128   
	   2 Input    8 Bit        Muxes := 968   
	   8 Input    8 Bit        Muxes := 16    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 86    
	   4 Input    7 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 64    
	  28 Input    6 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 26    
	   2 Input    4 Bit        Muxes := 307   
	   4 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 45    
	   3 Input    3 Bit        Muxes := 17    
	   4 Input    3 Bit        Muxes := 12    
	   5 Input    3 Bit        Muxes := 18    
	   9 Input    3 Bit        Muxes := 17    
	   2 Input    2 Bit        Muxes := 425   
	   3 Input    2 Bit        Muxes := 81    
	   4 Input    2 Bit        Muxes := 24    
	   5 Input    2 Bit        Muxes := 8     
	   7 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 1146  
	  32 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 208   
	   4 Input    1 Bit        Muxes := 112   
	   6 Input    1 Bit        Muxes := 177   
	  10 Input    1 Bit        Muxes := 69    
	   7 Input    1 Bit        Muxes := 46    
	  12 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__1.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu1l/\fadd_s1_frac_r/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu1l/\fadd_s1_exp_r/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu1h/\fadd_s1_frac_r/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu1h/\fadd_s1_exp_r/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[31] )
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_skp_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_skp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_skp_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/axring_top_buf/\queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/next_linkup_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/axiif_mbusy_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_skp_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_skp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_skp_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/axring_top_buf/\queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[7].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[6].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[5].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[4].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[3].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[2].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[1].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[0].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[7].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[6].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[5].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[4].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[3].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[2].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[1].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[0].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_w_ch.post_upsize_ratio_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_w_ch.post_upsize_ratio_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_w_ch.post_pntr_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_w_ch.post_pntr_shift_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_w_ch.post_pntr_shift_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_w_ch.post_pntr_shift_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_w_ch.post_pntr_shift_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_w_ch.post_pntr_shift_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_w_ch.post_pntr_shift_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_w_ch.post_pntr_shift_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 8065.746 ; gain = 2786.867 ; free physical = 69544 ; free virtual = 113674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|popcount12  | d          | 64x3          | LUT            | 
|popcount12  | d          | 64x3          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|design_1_i/smartconnect_0/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 181             | RAM32M16 x 13  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 181             | RAM32M16 x 13  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M16 x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 139             | RAM32M16 x 10  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M16 x 10  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 8065.746 ; gain = 2786.867 ; free physical = 67644 ; free virtual = 111965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:02:47 . Memory (MB): peak = 8498.121 ; gain = 3219.242 ; free physical = 67271 ; free virtual = 111599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|design_1_i/smartconnect_0/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 148             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 181             | RAM32M16 x 13  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 181             | RAM32M16 x 13  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M16 x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 139             | RAM32M16 x 10  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M16 x 10  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12  | 
|design_1_i/smartconnect_0/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:03 ; elapsed = 00:03:09 . Memory (MB): peak = 8635.289 ; gain = 3356.410 ; free physical = 63929 ; free virtual = 108309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:17 ; elapsed = 00:03:25 . Memory (MB): peak = 8857.762 ; gain = 3578.883 ; free physical = 63634 ; free virtual = 108226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:17 ; elapsed = 00:03:25 . Memory (MB): peak = 8857.762 ; gain = 3578.883 ; free physical = 63635 ; free virtual = 108227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:25 ; elapsed = 00:03:33 . Memory (MB): peak = 8857.762 ; gain = 3578.883 ; free physical = 63561 ; free virtual = 108154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:26 ; elapsed = 00:03:35 . Memory (MB): peak = 8857.762 ; gain = 3578.883 ; free physical = 63562 ; free virtual = 108154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:27 ; elapsed = 00:03:35 . Memory (MB): peak = 8857.762 ; gain = 3578.883 ; free physical = 63560 ; free virtual = 108152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:27 ; elapsed = 00:03:36 . Memory (MB): peak = 8857.762 ; gain = 3578.883 ; free physical = 63559 ; free virtual = 108151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     2|
|2     |CARRY8          |  2082|
|3     |DSP_ALU         |    32|
|4     |DSP_A_B_DATA    |    32|
|5     |DSP_C_DATA      |    32|
|6     |DSP_MULTIPLIER  |    32|
|7     |DSP_M_DATA      |    32|
|8     |DSP_OUTPUT      |    32|
|9     |DSP_PREADD      |    32|
|10    |DSP_PREADD_DATA |    32|
|11    |LUT1            |   715|
|12    |LUT2            | 14816|
|13    |LUT3            | 24987|
|14    |LUT4            | 59089|
|15    |LUT5            | 37040|
|16    |LUT6            | 88992|
|17    |MUXF7           |   402|
|18    |MUXF8           |    48|
|19    |PLLE4_ADV       |     1|
|20    |PS8             |     1|
|21    |RAM16X1D        |     2|
|22    |RAM32M16        |   172|
|23    |RAMB36E2        |   288|
|24    |SRL16           |     5|
|25    |SRL16E          |   246|
|26    |SRLC32E         |   548|
|27    |FDCE            | 66071|
|28    |FDPE            |  2164|
|29    |FDR             |    28|
|30    |FDRE            | 11826|
|31    |FDSE            |   262|
|32    |IBUFDS          |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:27 ; elapsed = 00:03:36 . Memory (MB): peak = 8857.762 ; gain = 3578.883 ; free physical = 63559 ; free virtual = 108151
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10288 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:57 ; elapsed = 00:03:15 . Memory (MB): peak = 8861.668 ; gain = 1435.266 ; free physical = 73808 ; free virtual = 118400
Synthesis Optimization Complete : Time (s): cpu = 00:03:30 ; elapsed = 00:03:38 . Memory (MB): peak = 8861.668 ; gain = 3582.789 ; free physical = 73872 ; free virtual = 118399
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8861.668 ; gain = 0.000 ; free physical = 73554 ; free virtual = 118082
INFO: [Netlist 29-17] Analyzing 2775 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance design_1_i/clk_wiz_0/inst/plle4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9655.082 ; gain = 0.000 ; free physical = 73410 ; free virtual = 117938
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  FDR => FDRE: 28 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 172 instances
  SRL16 => SRL16E: 5 instances

Synth Design complete, checksum: 3b29eca3
INFO: [Common 17-83] Releasing license: Synthesis
446 Infos, 470 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:52 ; elapsed = 00:04:02 . Memory (MB): peak = 9655.082 ; gain = 4634.473 ; free physical = 75108 ; free virtual = 119635
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 10045.723 ; gain = 390.641 ; free physical = 74993 ; free virtual = 119635
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 16:41:22 2023...
