<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VESONT: VGA_Driver/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VESONT<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">desining and building an API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9b768d0e950171b13bc0719abe82d43d.html">VGA_Driver</a></li><li class="navelem"><a class="el" href="dir_fe45b668cd14c40102b28325e3244a12.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_1f946478cc5f2cff846ad20703da6991.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_788b3f99fca2fe2f569219862425c4ae.html">Device</a></li><li class="navelem"><a class="el" href="dir_6dddf4c8cd5f40a741662054cab378af.html">ST</a></li><li class="navelem"><a class="el" href="dir_9c20438444767db02bb53da1d2142b37.html">STM32F4xx</a></li><li class="navelem"><a class="el" href="dir_1900b7fd78ddbace63a723e2844d5343.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f401xc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f401xc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef __STM32F401xC_H</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define __STM32F401xC_H</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   47</a></span><span class="preprocessor">#define __CM4_REV                 0x0001U  </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   48</a></span><span class="preprocessor">#define __MPU_PRESENT             1U       </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   49</a></span><span class="preprocessor">#define __NVIC_PRIO_BITS          4U       </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   50</a></span><span class="preprocessor">#define __Vendor_SysTickConfig    0U       </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   51</a></span><span class="preprocessor">#define __FPU_PRESENT             1U       </span></div>
<div class="foldopen" id="foldopen00065" data-start="{" data-end="};">
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   65</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>{</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">  /******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   68</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   69</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   70</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   71</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   72</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   73</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   74</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   75</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /******  STM32 specific Interrupt Numbers **********************************************************************/</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   77</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   78</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">   79</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">   80</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   81</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   82</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">   83</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">   84</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">   85</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">   86</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">   87</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">   88</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>           = 11,     </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">   89</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>           = 12,     </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">   90</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>           = 13,     </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">   91</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>           = 14,     </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">   92</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>           = 15,     </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">   93</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>           = 16,     </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">   94</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>           = 17,     </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">   95</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                    = 18,     </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">   96</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">   97</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">   98</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">   99</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  100</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  101</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  102</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">  103</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  104</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  105</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  106</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  107</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  108</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  109</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  110</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  111</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  112</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  113</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">  114</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">  115</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">  116</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  117</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  118</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">  119</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">  120</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">  121</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">  122</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">  123</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">  124</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">  125</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">  126</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">  127</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">  128</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">  129</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">  130</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  131</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                                <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a>                   = 84      </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">  133</a></span>} <a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#include &quot;core_cm4.h&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#include &quot;<a class="code" href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="foldopen" id="foldopen00151" data-start="{" data-end="};">
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  151</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>{</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  153</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;     </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  154</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;    </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">  155</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;    </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">  156</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>;  </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">  157</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a>;  </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">  158</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">JOFR1</a>;  </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">  159</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">JOFR2</a>;  </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">  160</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">JOFR3</a>;  </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">  161</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">JOFR4</a>;  </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">  162</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">HTR</a>;    </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">  163</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">LTR</a>;    </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">  164</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>;   </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">  165</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">SQR2</a>;   </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">  166</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a>;   </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">  167</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>;   </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">  168</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>;   </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">  169</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">JDR2</a>;   </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">  170</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">JDR3</a>;   </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">  171</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a>;   </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  172</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;     </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>} <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="foldopen" id="foldopen00175" data-start="{" data-end="};">
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  175</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>{</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">  177</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;    </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  178</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;    </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">  179</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">CDR</a>;    </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>} <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="foldopen" id="foldopen00187" data-start="{" data-end="};">
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  187</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>{</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  189</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">  190</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code hl_variable" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">IDR</a>;        </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">  191</a></span>  uint8_t       <a class="code hl_variable" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">RESERVED0</a>;  </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">  192</a></span>  uint16_t      <a class="code hl_variable" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;  </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  193</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;         </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>} <a class="code hl_struct" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="foldopen" id="foldopen00200" data-start="{" data-end="};">
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  200</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>{</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">  202</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;  </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  203</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;      </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">  204</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">APB1FZ</a>;  </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">  205</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</a>;  </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>} <a class="code hl_struct" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="foldopen" id="foldopen00213" data-start="{" data-end="};">
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html">  213</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>{</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  215</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;     </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">  216</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">NDTR</a>;   </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">  217</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">PAR</a>;    </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">  218</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">M0AR</a>;   </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#aee7782244ceb4791d9a3891804ac47ac">  219</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#aee7782244ceb4791d9a3891804ac47ac">M1AR</a>;   </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">  220</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;    </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>} <a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="foldopen" id="foldopen00223" data-start="{" data-end="};">
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  223</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>{</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">  225</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a>;   </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">  226</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a>;   </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">  227</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a>;  </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">  228</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a>;  </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>} <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="foldopen" id="foldopen00235" data-start="{" data-end="};">
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  235</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>{</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  237</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;    </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">  238</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a>;    </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">  239</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">RTSR</a>;   </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">  240</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">FTSR</a>;   </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">  241</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">SWIER</a>;  </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">  242</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;     </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>} <a class="code hl_struct" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="foldopen" id="foldopen00249" data-start="{" data-end="};">
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  249</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>{</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">  251</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a>;      </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">  252</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a>;     </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">  253</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;  </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  254</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  255</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;       </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595">  256</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595">OPTCR</a>;    </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a1dddf235f246a1d4e7e5084cd51e2dd0">  257</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a1dddf235f246a1d4e7e5084cd51e2dd0">OPTCR1</a>;   </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>} <a class="code hl_struct" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="foldopen" id="foldopen00264" data-start="{" data-end="};">
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  264</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>{</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">  266</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">MODER</a>;    </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">  267</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">OTYPER</a>;   </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">  268</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a>;  </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">  269</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">PUPDR</a>;    </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">  270</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;      </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">  271</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">ODR</a>;      </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">  272</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">BSRR</a>;     </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">  273</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;     </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a7100354be30ab2f2248e2c3e94ace993">  274</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];   </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>} <a class="code hl_struct" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="foldopen" id="foldopen00281" data-start="{" data-end="};">
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html">  281</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>{</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">  283</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">MEMRMP</a>;       </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a">  284</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a">PMC</a>;          </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#af18ed332be387d38ef90cccdfd3f78fc">  285</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a896190d6ac50dc6d53ff0c0c2520a4ad">  286</a></span>  uint32_t      RESERVED[2];  </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a08ddbac546fa9928256654d31255c8c3">  287</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#a08ddbac546fa9928256654d31255c8c3">CMPCR</a>;        </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>} <a class="code hl_struct" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="foldopen" id="foldopen00294" data-start="{" data-end="};">
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  294</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>{</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  296</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;        </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">  297</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">  298</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">OAR1</a>;       </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">  299</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">OAR2</a>;       </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  300</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">  301</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a>;        </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a89623ee198737b29dc0a803310605a83">  302</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a>;        </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  303</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;        </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5d5764c0ec44b661da957e6343f9e7b5">  304</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a5d5764c0ec44b661da957e6343f9e7b5">TRISE</a>;      </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aa23ced8246d69edb9261a8de1f1e253f">  305</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#aa23ced8246d69edb9261a8de1f1e253f">FLTR</a>;       </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>} <a class="code hl_struct" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="foldopen" id="foldopen00312" data-start="{" data-end="};">
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  312</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>{</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">  314</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">KR</a>;   </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">  315</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;   </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">  316</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;  </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  317</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>} <a class="code hl_struct" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="foldopen" id="foldopen00325" data-start="{" data-end="};">
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  325</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>{</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  327</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">  328</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;  </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>} <a class="code hl_struct" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="foldopen" id="foldopen00335" data-start="{" data-end="};">
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  335</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>{</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  337</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">  338</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a>;       </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  339</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;          </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">  340</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">CIR</a>;           </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">  341</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</a>;      </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">  342</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</a>;      </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">  343</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</a>;      </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  344</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;     </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">  345</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a>;      </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">  346</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a>;      </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a3c50f8698052818ea3024b4b52d65886">  347</a></span>  uint32_t      RESERVED1[2];  </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">  348</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</a>;       </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">  349</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</a>;       </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">  350</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</a>;       </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  351</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;     </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">  352</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a>;       </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">  353</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a>;       </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a955c57c5240e03f2f51ab7d6d033f59d">  354</a></span>  uint32_t      RESERVED3[2];  </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aae70b1922167eb58d564cb82d39fd10b">  355</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#aae70b1922167eb58d564cb82d39fd10b">AHB1LPENR</a>;     </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2b30982547fae7d545d260312771b5c9">  356</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a2b30982547fae7d545d260312771b5c9">AHB2LPENR</a>;     </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2ff82b9bf0231645108965aa0febd766">  357</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a2ff82b9bf0231645108965aa0febd766">AHB3LPENR</a>;     </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">  358</a></span>  uint32_t      <a class="code hl_variable" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;     </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">  359</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">APB1LPENR</a>;     </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">  360</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">APB2LPENR</a>;     </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a99d0f80afb3d4e8ea9c465096498c327">  361</a></span>  uint32_t      RESERVED5[2];  </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">  362</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a>;          </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">  363</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;           </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac2f0dff647e768676abe64fb2bde63be">  364</a></span>  uint32_t      RESERVED6[2];  </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aaef3da59eaf7c6dfdf9a12fd60ce58a8">  365</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#aaef3da59eaf7c6dfdf9a12fd60ce58a8">SSCGR</a>;         </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2d08d5f995ed77228eb56741184a1bb6">  366</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a2d08d5f995ed77228eb56741184a1bb6">PLLI2SCFGR</a>;    </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a22e688e8c1d1582b61fdefa09de3f3c4">  367</a></span>  uint32_t      RESERVED7[1];  </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0a5d6d20b17d55b2e892a924b6e70296">  368</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a0a5d6d20b17d55b2e892a924b6e70296">DCKCFGR</a>;       </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>} <a class="code hl_struct" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="foldopen" id="foldopen00375" data-start="{" data-end="};">
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  375</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>{</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">  377</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;      </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  378</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;      </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  379</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;      </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  380</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;     </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">  381</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a>;    </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">  382</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a>;    </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab97f3e9584dda705dc10a5f4c5f6e636">  383</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab97f3e9584dda705dc10a5f4c5f6e636">CALIBR</a>;  </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">  384</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a>;  </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">  385</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a>;  </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">  386</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">WPR</a>;     </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">  387</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a>;     </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">  388</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a>;  </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">  389</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a>;    </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">  390</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a>;    </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">  391</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a>;   </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">  392</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">CALR</a>;    </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">  393</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">TAFCR</a>;   </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">  394</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a>;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">  395</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">  396</a></span>  uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">RESERVED7</a>;    </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">  397</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a>;   </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">  398</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">BKP1R</a>;   </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">  399</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a>;   </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">  400</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a>;   </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">  401</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a>;   </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">  402</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a>;   </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">  403</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a>;   </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">  404</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a>;   </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac1085f6aae54b353c30871fe90c59851">  405</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac1085f6aae54b353c30871fe90c59851">BKP8R</a>;   </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">  406</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">BKP9R</a>;   </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">  407</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a>;  </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">  408</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a>;  </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">  409</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a>;  </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">  410</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a>;  </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac60f13e6619724747e61cfbff55b9fab">  411</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac60f13e6619724747e61cfbff55b9fab">BKP14R</a>;  </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#afafaddc3a983eb71332b7526d82191ad">  412</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#afafaddc3a983eb71332b7526d82191ad">BKP15R</a>;  </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad2f2eb2fb4b93e21515b10e920e719b6">  413</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ad2f2eb2fb4b93e21515b10e920e719b6">BKP16R</a>;  </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2842aa523df62f3508316eb3b2e08f4e">  414</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2842aa523df62f3508316eb3b2e08f4e">BKP17R</a>;  </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a640ccb2ccfb6316b88c070362dc29339">  415</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a640ccb2ccfb6316b88c070362dc29339">BKP18R</a>;  </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4ec1dd54d976989b7c9e59fb14d974fb">  416</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4ec1dd54d976989b7c9e59fb14d974fb">BKP19R</a>;  </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>} <a class="code hl_struct" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="foldopen" id="foldopen00423" data-start="{" data-end="};">
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html">  423</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>{</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">  425</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">POWER</a>;                 </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">  426</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">CLKCR</a>;                 </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">  427</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">ARG</a>;                   </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">  428</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">CMD</a>;                   </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a195d1a8a6ae4f6072f4e4b62298051fe">  429</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a195d1a8a6ae4f6072f4e4b62298051fe">RESPCMD</a>;        </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a7da778413f6db1f83ae25caed03382d4">  430</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a7da778413f6db1f83ae25caed03382d4">RESP1</a>;          </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a44614d7422faffd14af83884e76b2d3e">  431</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a44614d7422faffd14af83884e76b2d3e">RESP2</a>;          </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a270ee3c6e9f87e5851422ae0ef255fd4">  432</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a270ee3c6e9f87e5851422ae0ef255fd4">RESP3</a>;          </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aa74faef460a0c655439bcf20caac1653">  433</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#aa74faef460a0c655439bcf20caac1653">RESP4</a>;          </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">  434</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">DTIMER</a>;                </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">  435</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">DLEN</a>;                  </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">  436</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">DCTRL</a>;                 </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a1c267db01a753d0b8a77afcaff6f9e13">  437</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a1c267db01a753d0b8a77afcaff6f9e13">DCOUNT</a>;         </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a0633c88accff51e7cc9d1e9c3db950d9">  438</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a0633c88accff51e7cc9d1e9c3db950d9">STA</a>;            </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  439</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;                   </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">  440</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">MASK</a>;                  </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#af2c92c7cb13569aaff6b4f5a25de5056">  441</a></span>  uint32_t      RESERVED0[2];          </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a003c4c00f70bd77298fc66a449822651">  442</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t  <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a003c4c00f70bd77298fc66a449822651">FIFOCNT</a>;        </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a7de5924e16c39a869739dbb174f62fce">  443</a></span>  uint32_t      RESERVED1[13];         </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">  444</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">FIFO</a>;                  </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>} <a class="code hl_struct" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="foldopen" id="foldopen00451" data-start="{" data-end="};">
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  451</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>{</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">  453</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;        </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">  454</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  455</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;         </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  456</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">  457</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">CRCPR</a>;      </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">  458</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">RXCRCR</a>;     </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">  459</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">TXCRCR</a>;     </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">  460</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a>;    </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">  461</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">I2SPR</a>;      </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>} <a class="code hl_struct" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="foldopen" id="foldopen00469" data-start="{" data-end="};">
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  469</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>{</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">  471</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">  472</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">  473</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>;        </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">  474</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>;        </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  475</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;          </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">  476</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>;         </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">  477</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>;       </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">  478</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a>;       </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">  479</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>;        </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">  480</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;         </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">  481</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>;         </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  482</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;         </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">  483</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;         </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">  484</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;        </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">  485</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;        </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">  486</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>;        </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">  487</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>;        </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">  488</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>;        </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">  489</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;         </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">  490</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a>;        </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">  491</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>;          </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>} <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="foldopen" id="foldopen00498" data-start="{" data-end="};">
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html">  498</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>{</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  500</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;         </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  501</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">  502</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;        </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">  503</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;        </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">  504</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">  505</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;        </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">  506</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a>;       </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>} <a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="foldopen" id="foldopen00513" data-start="{" data-end="};">
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  513</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>{</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  515</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">  516</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;  </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  517</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>} <a class="code hl_struct" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
</div>
<div class="foldopen" id="foldopen00522" data-start="{" data-end="};">
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html">  522</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>{</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a4f006a75f87074f02a532fbeb215bd24">  524</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a4f006a75f87074f02a532fbeb215bd24">GOTGCTL</a>;              </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#aef613e58417a7201da95b89b85931da9">  525</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#aef613e58417a7201da95b89b85931da9">GOTGINT</a>;              </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#ac38ac55e4148686564478e95f345b833">  526</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#ac38ac55e4148686564478e95f345b833">GAHBCFG</a>;              </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a0633538b8b7a6f1372d38938851bba87">  527</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a0633538b8b7a6f1372d38938851bba87">GUSBCFG</a>;              </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#aecf297022669fda29294f6fe9818ebbd">  528</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#aecf297022669fda29294f6fe9818ebbd">GRSTCTL</a>;              </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a9980c4a55080745a11528f8c7ffa1c66">  529</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a9980c4a55080745a11528f8c7ffa1c66">GINTSTS</a>;              </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a69d9432b4272331bffb34e196b57cbdf">  530</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a69d9432b4272331bffb34e196b57cbdf">GINTMSK</a>;              </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a9925d279a01c6e9713426315e2e44c87">  531</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a9925d279a01c6e9713426315e2e44c87">GRXSTSR</a>;              </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a026f1fea708d42ed74b0bd8a488bc55e">  532</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a026f1fea708d42ed74b0bd8a488bc55e">GRXSTSP</a>;              </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a1140b76ff103608f66c26ad0a3d595d0">  533</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a1140b76ff103608f66c26ad0a3d595d0">GRXFSIZ</a>;              </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a93412b352267d3faf0bd2dbac590b69e">  534</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a93412b352267d3faf0bd2dbac590b69e">DIEPTXF0_HNPTXFSIZ</a>;   </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a6ff3c8a6647ae7e5dfcd2ccfbfed4948">  535</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a6ff3c8a6647ae7e5dfcd2ccfbfed4948">HNPTXSTS</a>;             </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#ad9882d3bf56ca5821b2453b1ee5d5fc2">  536</a></span>  uint32_t Reserved30[2];             </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#aef85efc005db9a8e37d95644e92e9032">  537</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#aef85efc005db9a8e37d95644e92e9032">GCCFG</a>;                </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a6eefd74b3acdc3c1a88b833fcf5e8d81">  538</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a6eefd74b3acdc3c1a88b833fcf5e8d81">CID</a>;                  </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a2cec634078f0ae742890bc2439898224">  539</a></span>  uint32_t  Reserved40[48];           </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a928fd38284165374eb5aa85ed8d4e6cb">  540</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___global_type_def.html#a928fd38284165374eb5aa85ed8d4e6cb">HPTXFSIZ</a>;             </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___global_type_def.html#a2e401eb1cb0e3a5fadf7fe7249105095">  541</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPTXF[0x0F];        </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>} <a class="code hl_struct" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a>;</div>
</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="foldopen" id="foldopen00547" data-start="{" data-end="};">
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html">  547</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>{</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a9a163a0d5cfce7238b38067a1a53b324">  549</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a9a163a0d5cfce7238b38067a1a53b324">DCFG</a>;            </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#adc1bdc4e76749ccda09c92e885b164ad">  550</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#adc1bdc4e76749ccda09c92e885b164ad">DCTL</a>;            </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a8371acd36203fa875cdea3f29b94d1fb">  551</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a8371acd36203fa875cdea3f29b94d1fb">DSTS</a>;            </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">  552</a></span>  uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">Reserved0C</a>;           </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a48647281e48d96a96f701cf5ae3f4f63">  553</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a48647281e48d96a96f701cf5ae3f4f63">DIEPMSK</a>;         </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a11dbd3f7a82b3f3b91621321d3018e0a">  554</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a11dbd3f7a82b3f3b91621321d3018e0a">DOEPMSK</a>;         </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a4e15c273373694f64b3f70226cb3ac35">  555</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a4e15c273373694f64b3f70226cb3ac35">DAINT</a>;           </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a2c8f65655aa14ec9ba63c9d0655223ec">  556</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a2c8f65655aa14ec9ba63c9d0655223ec">DAINTMSK</a>;        </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a17d14644b0d28710722b1c2c0149e472">  557</a></span>  uint32_t  <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a17d14644b0d28710722b1c2c0149e472">Reserved20</a>;          </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a5dc05e38e6d591cd88f820b7a0b3f727">  558</a></span>  uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a5dc05e38e6d591cd88f820b7a0b3f727">Reserved9</a>;            </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#aef96b3719a70e62cb004b1e292b7a348">  559</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#aef96b3719a70e62cb004b1e292b7a348">DVBUSDIS</a>;        </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#acc968fd160f83749ad4176ad8cb36fe0">  560</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#acc968fd160f83749ad4176ad8cb36fe0">DVBUSPULSE</a>;      </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#ac5d3a4bffd921da5d69f9a601263b573">  561</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#ac5d3a4bffd921da5d69f9a601263b573">DTHRCTL</a>;         </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a99c6c50a3e3235c81b98a428ebd33d4c">  562</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a99c6c50a3e3235c81b98a428ebd33d4c">DIEPEMPMSK</a>;      </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#ae85e8a65a72f52a9daf3d2b66b77c2e2">  563</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#ae85e8a65a72f52a9daf3d2b66b77c2e2">DEACHINT</a>;        </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a0234d794aba7ddae31f3da3c02c8a673">  564</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a0234d794aba7ddae31f3da3c02c8a673">DEACHMSK</a>;        </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a9e0c029846e94bf08ac8edb35b30ecb2">  565</a></span>  uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a9e0c029846e94bf08ac8edb35b30ecb2">Reserved40</a>;           </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#ab62b876c61e11199cf5c37aa944a5fed">  566</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#ab62b876c61e11199cf5c37aa944a5fed">DINEP1MSK</a>;       </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a7a7dbcc0da59081fc6c8af59ab613520">  567</a></span>  uint32_t  Reserved44[15];      </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___device_type_def.html#a196e86fc15ba228188d47468349de69b">  568</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___device_type_def.html#a196e86fc15ba228188d47468349de69b">DOUTEP1MSK</a>;      </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>} <a class="code hl_struct" href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a>;</div>
</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="foldopen" id="foldopen00574" data-start="{" data-end="};">
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">  574</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>{</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a840b32fa57faa544c3000ae1d08564c7">  576</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a840b32fa57faa544c3000ae1d08564c7">DIEPCTL</a>;           </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">  577</a></span>  uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">Reserved04</a>;             </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a65f69561c1cefe00ce608b7a3c2d8af5">  578</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a65f69561c1cefe00ce608b7a3c2d8af5">DIEPINT</a>;           </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">  579</a></span>  uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">Reserved0C</a>;             </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a19cf1f1798a062c2a19afe9224e3f938">  580</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a19cf1f1798a062c2a19afe9224e3f938">DIEPTSIZ</a>;          </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a05fcc63652e936e715223e4423069959">  581</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a05fcc63652e936e715223e4423069959">DIEPDMA</a>;           </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a44135a03aa87fb60abd479a09f71343d">  582</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a44135a03aa87fb60abd479a09f71343d">DTXFSTS</a>;           </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a716e172ed03ae049eb501ad83207b4ed">  583</a></span>  uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a716e172ed03ae049eb501ad83207b4ed">Reserved18</a>;             </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>} <a class="code hl_struct" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a>;</div>
</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="foldopen" id="foldopen00589" data-start="{" data-end="};">
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">  589</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>{</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a905a2b4ece4882eb67c710e0db10e960">  591</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a905a2b4ece4882eb67c710e0db10e960">DOEPCTL</a>;       </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">  592</a></span>  uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">Reserved04</a>;         </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#affd2c6f534c8f2c252f3a93d0cd04ea2">  593</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#affd2c6f534c8f2c252f3a93d0cd04ea2">DOEPINT</a>;       </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">  594</a></span>  uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">Reserved0C</a>;         </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a35b668314acbac2580b98caf8b9c5c10">  595</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a35b668314acbac2580b98caf8b9c5c10">DOEPTSIZ</a>;      </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a78a4f036f29e552acad6a442fbb69420">  596</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a78a4f036f29e552acad6a442fbb69420">DOEPDMA</a>;       </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a98a4d649c554bb2c4ff0b6f36e9ce9f5">  597</a></span>  uint32_t Reserved18[2];      </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>} <a class="code hl_struct" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a>;</div>
</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="foldopen" id="foldopen00603" data-start="{" data-end="};">
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html">  603</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>{</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#aa15bc4ab9217b295560dbda2235c745a">  605</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_type_def.html#aa15bc4ab9217b295560dbda2235c745a">HCFG</a>;             </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a0a6f11662e44ad485cc869f49e5aa9c9">  606</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_type_def.html#a0a6f11662e44ad485cc869f49e5aa9c9">HFIR</a>;             </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a6a141fc0dab9ee8930465a2da604420f">  607</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_type_def.html#a6a141fc0dab9ee8930465a2da604420f">HFNUM</a>;            </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#af66e42cdb83dc2eb156dfbbf42890f79">  608</a></span>  uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_type_def.html#af66e42cdb83dc2eb156dfbbf42890f79">Reserved40C</a>;           </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a3903a00940c32a9f09889e08881e7a6a">  609</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_type_def.html#a3903a00940c32a9f09889e08881e7a6a">HPTXSTS</a>;          </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a9fb9e43255829e50b9e5416d58ae11be">  610</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_type_def.html#a9fb9e43255829e50b9e5416d58ae11be">HAINT</a>;            </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_type_def.html#a4d431ac4a59cbb89ed82a6c6cf9dfc39">  611</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_type_def.html#a4d431ac4a59cbb89ed82a6c6cf9dfc39">HAINTMSK</a>;         </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>} <a class="code hl_struct" href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a>;</div>
</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="foldopen" id="foldopen00617" data-start="{" data-end="};">
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html">  617</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>{</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ac1d0619a44758dcaeeda5c0b9c22f784">  619</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ac1d0619a44758dcaeeda5c0b9c22f784">HCCHAR</a>;           </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ad715951248900b9a7c8c9ddb688bb3a0">  620</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ad715951248900b9a7c8c9ddb688bb3a0">HCSPLT</a>;           </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a830a2b58d0eb53a7ec8f9816103e3bc1">  621</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_channel_type_def.html#a830a2b58d0eb53a7ec8f9816103e3bc1">HCINT</a>;            </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ae69520f078c84fb1d33cd7551ff23342">  622</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_channel_type_def.html#ae69520f078c84fb1d33cd7551ff23342">HCINTMSK</a>;         </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#adde42c516172a887c570545d965200cf">  623</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_channel_type_def.html#adde42c516172a887c570545d965200cf">HCTSIZ</a>;           </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#af294702e1d54fe06b43e7a3b4033dc2e">  624</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_b___o_t_g___host_channel_type_def.html#af294702e1d54fe06b43e7a3b4033dc2e">HCDMA</a>;            </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="struct_u_s_b___o_t_g___host_channel_type_def.html#afa710a7c5f28fe6dcb59d7b89112b0d0">  625</a></span>  uint32_t Reserved[2];           </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>} <a class="code hl_struct" href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a>;</div>
</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  635</a></span><span class="preprocessor">#define FLASH_BASE            0x08000000UL </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">  636</a></span><span class="preprocessor">#define SRAM1_BASE            0x20000000UL </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  637</a></span><span class="preprocessor">#define PERIPH_BASE           0x40000000UL </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">  638</a></span><span class="preprocessor">#define SRAM1_BB_BASE         0x22000000UL </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  639</a></span><span class="preprocessor">#define PERIPH_BB_BASE        0x42000000UL </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee19a30c9fa326bb10b547e4eaf4e250">  640</a></span><span class="preprocessor">#define BKPSRAM_BB_BASE       0x42480000UL </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8be554f354e5aa65370f6db63d4f3ee4">  641</a></span><span class="preprocessor">#define FLASH_END             0x0803FFFFUL </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga91d296a67aec0da8f31c368cbc0eea94">  642</a></span><span class="preprocessor">#define FLASH_OTP_BASE        0x1FFF7800UL </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5bec9c5a91e312fca36f256f508ceee1">  643</a></span><span class="preprocessor">#define FLASH_OTP_END         0x1FFF7A0FUL </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  647</a></span><span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">  652</a></span><span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">  653</a></span><span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000UL)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800UL)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00UL)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800UL)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00UL)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400UL)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define I2S3ext_BASE          (APB1PERIPH_BASE + 0x4000UL)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400UL)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400UL)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800UL)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00UL)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">  671</a></span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000UL)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define USART6_BASE           (APB2PERIPH_BASE + 0x1400UL)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000UL)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define ADC1_COMMON_BASE      (APB2PERIPH_BASE + 0x2300UL)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define ADC_BASE               ADC1_COMMON_BASE</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00UL)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">#define SPI4_BASE             (APB2PERIPH_BASE + 0x3400UL)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000UL)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400UL)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">  688</a></span><span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800UL)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800UL)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00UL)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00UL)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000UL)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010UL)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028UL)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040UL)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058UL)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070UL)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088UL)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0UL)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8UL)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400UL)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010UL)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028UL)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040UL)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058UL)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070UL)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088UL)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0UL)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">  717</a></span><span class="preprocessor">#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8UL)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  721</a></span><span class="preprocessor">#define DBGMCU_BASE           0xE0042000UL</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define USB_OTG_FS_PERIPH_BASE               0x50000000UL</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span> </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define USB_OTG_GLOBAL_BASE                  0x000UL</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#define USB_OTG_DEVICE_BASE                  0x800UL</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#define USB_OTG_IN_ENDPOINT_BASE             0x900UL</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define USB_OTG_OUT_ENDPOINT_BASE            0xB00UL</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define USB_OTG_EP_REG_SIZE                  0x20UL</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#define USB_OTG_HOST_BASE                    0x400UL</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define USB_OTG_HOST_PORT_BASE               0x440UL</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define USB_OTG_HOST_CHANNEL_BASE            0x500UL</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define USB_OTG_HOST_CHANNEL_SIZE            0x20UL</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define USB_OTG_PCGCCTL_BASE                 0xE00UL</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define USB_OTG_FIFO_BASE                    0x1000UL</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#define USB_OTG_FIFO_SIZE                    0x1000UL</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  738</a></span><span class="preprocessor">#define UID_BASE                     0x1FFF7A10UL           </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  739</a></span><span class="preprocessor">#define FLASHSIZE_BASE               0x1FFF7A22UL           </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">  740</a></span><span class="preprocessor">#define PACKAGE_BASE                 0x1FFF7BF0UL           </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define I2S2ext             ((SPI_TypeDef *) I2S2ext_BASE)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">#define I2S3ext             ((SPI_TypeDef *) I2S3ext_BASE)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define USART6              ((USART_TypeDef *) USART6_BASE)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#define ADC                  ADC1_COMMON</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define SPI4                ((SPI_TypeDef *) SPI4_BASE)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="preprocessor">#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#define USB_OTG_FS          ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">  820</a></span><span class="preprocessor">#define LSI_STARTUP_TIME                40U </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">/*                        Analog to Digital Converter                         */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="preprocessor">#define ADC_SR_AWD_Pos            (0U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">  841</a></span><span class="preprocessor">#define ADC_SR_AWD_Msk            (0x1UL &lt;&lt; ADC_SR_AWD_Pos)                     </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">  842</a></span><span class="preprocessor">#define ADC_SR_AWD                ADC_SR_AWD_Msk                               </span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">#define ADC_SR_EOC_Pos            (1U)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga370d791b736d2b691df00221dbd3041a">  844</a></span><span class="preprocessor">#define ADC_SR_EOC_Msk            (0x1UL &lt;&lt; ADC_SR_EOC_Pos)                     </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">  845</a></span><span class="preprocessor">#define ADC_SR_EOC                ADC_SR_EOC_Msk                               </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#define ADC_SR_JEOC_Pos           (2U)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5d245721d37e76b53660c9d2094000">  847</a></span><span class="preprocessor">#define ADC_SR_JEOC_Msk           (0x1UL &lt;&lt; ADC_SR_JEOC_Pos)                    </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">  848</a></span><span class="preprocessor">#define ADC_SR_JEOC               ADC_SR_JEOC_Msk                              </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define ADC_SR_JSTRT_Pos          (3U)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">  850</a></span><span class="preprocessor">#define ADC_SR_JSTRT_Msk          (0x1UL &lt;&lt; ADC_SR_JSTRT_Pos)                   </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">  851</a></span><span class="preprocessor">#define ADC_SR_JSTRT              ADC_SR_JSTRT_Msk                             </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#define ADC_SR_STRT_Pos           (4U)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">  853</a></span><span class="preprocessor">#define ADC_SR_STRT_Msk           (0x1UL &lt;&lt; ADC_SR_STRT_Pos)                    </span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">  854</a></span><span class="preprocessor">#define ADC_SR_STRT               ADC_SR_STRT_Msk                              </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="preprocessor">#define ADC_SR_OVR_Pos            (5U)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">  856</a></span><span class="preprocessor">#define ADC_SR_OVR_Msk            (0x1UL &lt;&lt; ADC_SR_OVR_Pos)                     </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">  857</a></span><span class="preprocessor">#define ADC_SR_OVR                ADC_SR_OVR_Msk                               </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#define ADC_CR1_AWDCH_Pos         (0U)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">  861</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_Msk         (0x1FUL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">  862</a></span><span class="preprocessor">#define ADC_CR1_AWDCH             ADC_CR1_AWDCH_Msk                            </span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">  863</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_0           (0x01UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">  864</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_1           (0x02UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">  865</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_2           (0x04UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">  866</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_3           (0x08UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">  867</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_4           (0x10UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define ADC_CR1_EOCIE_Pos         (5U)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cb8db4061b4ebb927dbf6bef84e9ae0">  869</a></span><span class="preprocessor">#define ADC_CR1_EOCIE_Msk         (0x1UL &lt;&lt; ADC_CR1_EOCIE_Pos)                  </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">  870</a></span><span class="preprocessor">#define ADC_CR1_EOCIE             ADC_CR1_EOCIE_Msk                            </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#define ADC_CR1_AWDIE_Pos         (6U)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">  872</a></span><span class="preprocessor">#define ADC_CR1_AWDIE_Msk         (0x1UL &lt;&lt; ADC_CR1_AWDIE_Pos)                  </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">  873</a></span><span class="preprocessor">#define ADC_CR1_AWDIE             ADC_CR1_AWDIE_Msk                            </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">#define ADC_CR1_JEOCIE_Pos        (7U)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c41e259f643939c71619ce4f743554a">  875</a></span><span class="preprocessor">#define ADC_CR1_JEOCIE_Msk        (0x1UL &lt;&lt; ADC_CR1_JEOCIE_Pos)                 </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">  876</a></span><span class="preprocessor">#define ADC_CR1_JEOCIE            ADC_CR1_JEOCIE_Msk                           </span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">#define ADC_CR1_SCAN_Pos          (8U)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">  878</a></span><span class="preprocessor">#define ADC_CR1_SCAN_Msk          (0x1UL &lt;&lt; ADC_CR1_SCAN_Pos)                   </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">  879</a></span><span class="preprocessor">#define ADC_CR1_SCAN              ADC_CR1_SCAN_Msk                             </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define ADC_CR1_AWDSGL_Pos        (9U)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">  881</a></span><span class="preprocessor">#define ADC_CR1_AWDSGL_Msk        (0x1UL &lt;&lt; ADC_CR1_AWDSGL_Pos)                 </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">  882</a></span><span class="preprocessor">#define ADC_CR1_AWDSGL            ADC_CR1_AWDSGL_Msk                           </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">#define ADC_CR1_JAUTO_Pos         (10U)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">  884</a></span><span class="preprocessor">#define ADC_CR1_JAUTO_Msk         (0x1UL &lt;&lt; ADC_CR1_JAUTO_Pos)                  </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">  885</a></span><span class="preprocessor">#define ADC_CR1_JAUTO             ADC_CR1_JAUTO_Msk                            </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#define ADC_CR1_DISCEN_Pos        (11U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">  887</a></span><span class="preprocessor">#define ADC_CR1_DISCEN_Msk        (0x1UL &lt;&lt; ADC_CR1_DISCEN_Pos)                 </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">  888</a></span><span class="preprocessor">#define ADC_CR1_DISCEN            ADC_CR1_DISCEN_Msk                           </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#define ADC_CR1_JDISCEN_Pos       (12U)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">  890</a></span><span class="preprocessor">#define ADC_CR1_JDISCEN_Msk       (0x1UL &lt;&lt; ADC_CR1_JDISCEN_Pos)                </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">  891</a></span><span class="preprocessor">#define ADC_CR1_JDISCEN           ADC_CR1_JDISCEN_Msk                          </span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define ADC_CR1_DISCNUM_Pos       (13U)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">  893</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM_Msk       (0x7UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">  894</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM           ADC_CR1_DISCNUM_Msk                          </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">  895</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM_0         (0x1UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">  896</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM_1         (0x2UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">  897</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM_2         (0x4UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define ADC_CR1_JAWDEN_Pos        (22U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">  899</a></span><span class="preprocessor">#define ADC_CR1_JAWDEN_Msk        (0x1UL &lt;&lt; ADC_CR1_JAWDEN_Pos)                 </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">  900</a></span><span class="preprocessor">#define ADC_CR1_JAWDEN            ADC_CR1_JAWDEN_Msk                           </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#define ADC_CR1_AWDEN_Pos         (23U)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">  902</a></span><span class="preprocessor">#define ADC_CR1_AWDEN_Msk         (0x1UL &lt;&lt; ADC_CR1_AWDEN_Pos)                  </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">  903</a></span><span class="preprocessor">#define ADC_CR1_AWDEN             ADC_CR1_AWDEN_Msk                            </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define ADC_CR1_RES_Pos           (24U)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">  905</a></span><span class="preprocessor">#define ADC_CR1_RES_Msk           (0x3UL &lt;&lt; ADC_CR1_RES_Pos)                    </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">  906</a></span><span class="preprocessor">#define ADC_CR1_RES               ADC_CR1_RES_Msk                              </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">  907</a></span><span class="preprocessor">#define ADC_CR1_RES_0             (0x1UL &lt;&lt; ADC_CR1_RES_Pos)                    </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">  908</a></span><span class="preprocessor">#define ADC_CR1_RES_1             (0x2UL &lt;&lt; ADC_CR1_RES_Pos)                    </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">#define ADC_CR1_OVRIE_Pos         (26U)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">  910</a></span><span class="preprocessor">#define ADC_CR1_OVRIE_Msk         (0x1UL &lt;&lt; ADC_CR1_OVRIE_Pos)                  </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">  911</a></span><span class="preprocessor">#define ADC_CR1_OVRIE             ADC_CR1_OVRIE_Msk                            </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="preprocessor">#define ADC_CR2_ADON_Pos          (0U)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">  915</a></span><span class="preprocessor">#define ADC_CR2_ADON_Msk          (0x1UL &lt;&lt; ADC_CR2_ADON_Pos)                   </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">  916</a></span><span class="preprocessor">#define ADC_CR2_ADON              ADC_CR2_ADON_Msk                             </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#define ADC_CR2_CONT_Pos          (1U)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">  918</a></span><span class="preprocessor">#define ADC_CR2_CONT_Msk          (0x1UL &lt;&lt; ADC_CR2_CONT_Pos)                   </span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">  919</a></span><span class="preprocessor">#define ADC_CR2_CONT              ADC_CR2_CONT_Msk                             </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define ADC_CR2_DMA_Pos           (8U)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">  921</a></span><span class="preprocessor">#define ADC_CR2_DMA_Msk           (0x1UL &lt;&lt; ADC_CR2_DMA_Pos)                    </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">  922</a></span><span class="preprocessor">#define ADC_CR2_DMA               ADC_CR2_DMA_Msk                              </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">#define ADC_CR2_DDS_Pos           (9U)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">  924</a></span><span class="preprocessor">#define ADC_CR2_DDS_Msk           (0x1UL &lt;&lt; ADC_CR2_DDS_Pos)                    </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">  925</a></span><span class="preprocessor">#define ADC_CR2_DDS               ADC_CR2_DDS_Msk                              </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">#define ADC_CR2_EOCS_Pos          (10U)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">  927</a></span><span class="preprocessor">#define ADC_CR2_EOCS_Msk          (0x1UL &lt;&lt; ADC_CR2_EOCS_Pos)                   </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">  928</a></span><span class="preprocessor">#define ADC_CR2_EOCS              ADC_CR2_EOCS_Msk                             </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">#define ADC_CR2_ALIGN_Pos         (11U)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">  930</a></span><span class="preprocessor">#define ADC_CR2_ALIGN_Msk         (0x1UL &lt;&lt; ADC_CR2_ALIGN_Pos)                  </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">  931</a></span><span class="preprocessor">#define ADC_CR2_ALIGN             ADC_CR2_ALIGN_Msk                            </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define ADC_CR2_JEXTSEL_Pos       (16U)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">  933</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_Msk       (0xFUL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">  934</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL           ADC_CR2_JEXTSEL_Msk                          </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">  935</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_0         (0x1UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">  936</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_1         (0x2UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">  937</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_2         (0x4UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">  938</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_3         (0x8UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#define ADC_CR2_JEXTEN_Pos        (20U)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600">  940</a></span><span class="preprocessor">#define ADC_CR2_JEXTEN_Msk        (0x3UL &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">  941</a></span><span class="preprocessor">#define ADC_CR2_JEXTEN            ADC_CR2_JEXTEN_Msk                           </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">  942</a></span><span class="preprocessor">#define ADC_CR2_JEXTEN_0          (0x1UL &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">  943</a></span><span class="preprocessor">#define ADC_CR2_JEXTEN_1          (0x2UL &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#define ADC_CR2_JSWSTART_Pos      (22U)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">  945</a></span><span class="preprocessor">#define ADC_CR2_JSWSTART_Msk      (0x1UL &lt;&lt; ADC_CR2_JSWSTART_Pos)               </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">  946</a></span><span class="preprocessor">#define ADC_CR2_JSWSTART          ADC_CR2_JSWSTART_Msk                         </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#define ADC_CR2_EXTSEL_Pos        (24U)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">  948</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_Msk        (0xFUL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">  949</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL            ADC_CR2_EXTSEL_Msk                           </span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">  950</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_0          (0x1UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">  951</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_1          (0x2UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">  952</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_2          (0x4UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">  953</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_3          (0x8UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">#define ADC_CR2_EXTEN_Pos         (28U)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62">  955</a></span><span class="preprocessor">#define ADC_CR2_EXTEN_Msk         (0x3UL &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">  956</a></span><span class="preprocessor">#define ADC_CR2_EXTEN             ADC_CR2_EXTEN_Msk                            </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">  957</a></span><span class="preprocessor">#define ADC_CR2_EXTEN_0           (0x1UL &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">  958</a></span><span class="preprocessor">#define ADC_CR2_EXTEN_1           (0x2UL &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define ADC_CR2_SWSTART_Pos       (30U)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">  960</a></span><span class="preprocessor">#define ADC_CR2_SWSTART_Msk       (0x1UL &lt;&lt; ADC_CR2_SWSTART_Pos)                </span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">  961</a></span><span class="preprocessor">#define ADC_CR2_SWSTART           ADC_CR2_SWSTART_Msk                          </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define ADC_SMPR1_SMP10_Pos       (0U)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0">  965</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">  966</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10           ADC_SMPR1_SMP10_Msk                          </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">  967</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">  968</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">  969</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define ADC_SMPR1_SMP11_Pos       (3U)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85">  971</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">  972</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11           ADC_SMPR1_SMP11_Msk                          </span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">  973</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">  974</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">  975</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#define ADC_SMPR1_SMP12_Pos       (6U)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b">  977</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">  978</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12           ADC_SMPR1_SMP12_Msk                          </span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">  979</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">  980</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">  981</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">#define ADC_SMPR1_SMP13_Pos       (9U)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd">  983</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">  984</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13           ADC_SMPR1_SMP13_Msk                          </span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">  985</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">  986</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">  987</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define ADC_SMPR1_SMP14_Pos       (12U)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832">  989</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">  990</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14           ADC_SMPR1_SMP14_Msk                          </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">  991</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">  992</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">  993</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#define ADC_SMPR1_SMP15_Pos       (15U)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495">  995</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">  996</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15           ADC_SMPR1_SMP15_Msk                          </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">  997</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">  998</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">  999</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define ADC_SMPR1_SMP16_Pos       (18U)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb"> 1001</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec"> 1002</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16           ADC_SMPR1_SMP16_Msk                          </span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be"> 1003</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15"> 1004</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686"> 1005</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">#define ADC_SMPR1_SMP17_Pos       (21U)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10"> 1007</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 1008</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17           ADC_SMPR1_SMP17_Msk                          </span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480"> 1009</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 1010</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273"> 1011</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define ADC_SMPR1_SMP18_Pos       (24U)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c670627d1f5c73fae79914ba1f04475"> 1013</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c"> 1014</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18           ADC_SMPR1_SMP18_Msk                          </span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b"> 1015</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090"> 1016</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059"> 1017</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#define ADC_SMPR2_SMP0_Pos        (0U)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447"> 1021</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 1022</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0            ADC_SMPR2_SMP0_Msk                           </span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 1023</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 1024</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc"> 1025</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define ADC_SMPR2_SMP1_Pos        (3U)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7"> 1027</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 1028</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1            ADC_SMPR2_SMP1_Msk                           </span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 1029</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 1030</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 1031</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#define ADC_SMPR2_SMP2_Pos        (6U)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf"> 1033</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 1034</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2            ADC_SMPR2_SMP2_Msk                           </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 1035</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 1036</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 1037</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#define ADC_SMPR2_SMP3_Pos        (9U)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a"> 1039</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 1040</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3            ADC_SMPR2_SMP3_Msk                           </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 1041</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 1042</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46"> 1043</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define ADC_SMPR2_SMP4_Pos        (12U)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233"> 1045</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 1046</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4            ADC_SMPR2_SMP4_Msk                           </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 1047</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763"> 1048</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 1049</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#define ADC_SMPR2_SMP5_Pos        (15U)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8"> 1051</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849"> 1052</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5            ADC_SMPR2_SMP5_Msk                           </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 1053</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 1054</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 1055</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#define ADC_SMPR2_SMP6_Pos        (18U)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c"> 1057</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 1058</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6            ADC_SMPR2_SMP6_Msk                           </span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44"> 1059</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 1060</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 1061</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#define ADC_SMPR2_SMP7_Pos        (21U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55"> 1063</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 1064</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7            ADC_SMPR2_SMP7_Msk                           </span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 1065</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068"> 1066</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 1067</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define ADC_SMPR2_SMP8_Pos        (24U)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f"> 1069</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3"> 1070</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8            ADC_SMPR2_SMP8_Msk                           </span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 1071</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 1072</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 1073</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">#define ADC_SMPR2_SMP9_Pos        (27U)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf"> 1075</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 1076</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9            ADC_SMPR2_SMP9_Msk                           </span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 1077</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 1078</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1"> 1079</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Pos    (0U)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd"> 1083</a></span><span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Msk    (0xFFFUL &lt;&lt; ADC_JOFR1_JOFFSET1_Pos)           </span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 1084</a></span><span class="preprocessor">#define ADC_JOFR1_JOFFSET1        ADC_JOFR1_JOFFSET1_Msk                       </span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Pos    (0U)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4"> 1088</a></span><span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Msk    (0xFFFUL &lt;&lt; ADC_JOFR2_JOFFSET2_Pos)           </span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 1089</a></span><span class="preprocessor">#define ADC_JOFR2_JOFFSET2        ADC_JOFR2_JOFFSET2_Msk                       </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Pos    (0U)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530"> 1093</a></span><span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Msk    (0xFFFUL &lt;&lt; ADC_JOFR3_JOFFSET3_Pos)           </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 1094</a></span><span class="preprocessor">#define ADC_JOFR3_JOFFSET3        ADC_JOFR3_JOFFSET3_Msk                       </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Pos    (0U)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5"> 1098</a></span><span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Msk    (0xFFFUL &lt;&lt; ADC_JOFR4_JOFFSET4_Pos)           </span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 1099</a></span><span class="preprocessor">#define ADC_JOFR4_JOFFSET4        ADC_JOFR4_JOFFSET4_Msk                       </span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">#define ADC_HTR_HT_Pos            (0U)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00"> 1103</a></span><span class="preprocessor">#define ADC_HTR_HT_Msk            (0xFFFUL &lt;&lt; ADC_HTR_HT_Pos)                   </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 1104</a></span><span class="preprocessor">#define ADC_HTR_HT                ADC_HTR_HT_Msk                               </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#define ADC_LTR_LT_Pos            (0U)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680"> 1108</a></span><span class="preprocessor">#define ADC_LTR_LT_Msk            (0xFFFUL &lt;&lt; ADC_LTR_LT_Pos)                   </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 1109</a></span><span class="preprocessor">#define ADC_LTR_LT                ADC_LTR_LT_Msk                               </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define ADC_SQR1_SQ13_Pos         (0U)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86"> 1113</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 1114</a></span><span class="preprocessor">#define ADC_SQR1_SQ13             ADC_SQR1_SQ13_Msk                            </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 1115</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_0           (0x01UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 1116</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_1           (0x02UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 1117</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_2           (0x04UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 1118</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_3           (0x08UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 1119</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_4           (0x10UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#define ADC_SQR1_SQ14_Pos         (5U)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254"> 1121</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 1122</a></span><span class="preprocessor">#define ADC_SQR1_SQ14             ADC_SQR1_SQ14_Msk                            </span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 1123</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_0           (0x01UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 1124</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_1           (0x02UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 1125</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_2           (0x04UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 1126</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_3           (0x08UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 1127</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_4           (0x10UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#define ADC_SQR1_SQ15_Pos         (10U)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831"> 1129</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 1130</a></span><span class="preprocessor">#define ADC_SQR1_SQ15             ADC_SQR1_SQ15_Msk                            </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 1131</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_0           (0x01UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 1132</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_1           (0x02UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 1133</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_2           (0x04UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 1134</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_3           (0x08UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 1135</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_4           (0x10UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define ADC_SQR1_SQ16_Pos         (15U)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc"> 1137</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 1138</a></span><span class="preprocessor">#define ADC_SQR1_SQ16             ADC_SQR1_SQ16_Msk                            </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 1139</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_0           (0x01UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 1140</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_1           (0x02UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 1141</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_2           (0x04UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 1142</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_3           (0x08UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 1143</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_4           (0x10UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define ADC_SQR1_L_Pos            (20U)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 1145</a></span><span class="preprocessor">#define ADC_SQR1_L_Msk            (0xFUL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1146</a></span><span class="preprocessor">#define ADC_SQR1_L                ADC_SQR1_L_Msk                               </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1147</a></span><span class="preprocessor">#define ADC_SQR1_L_0              (0x1UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1148</a></span><span class="preprocessor">#define ADC_SQR1_L_1              (0x2UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1149</a></span><span class="preprocessor">#define ADC_SQR1_L_2              (0x4UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1150</a></span><span class="preprocessor">#define ADC_SQR1_L_3              (0x8UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#define ADC_SQR2_SQ7_Pos          (0U)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe"> 1154</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_Msk          (0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 1155</a></span><span class="preprocessor">#define ADC_SQR2_SQ7              ADC_SQR2_SQ7_Msk                             </span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 1156</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_0            (0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1157</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_1            (0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 1158</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_2            (0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1159</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_3            (0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1160</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_4            (0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define ADC_SQR2_SQ8_Pos          (5U)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956"> 1162</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_Msk          (0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1163</a></span><span class="preprocessor">#define ADC_SQR2_SQ8              ADC_SQR2_SQ8_Msk                             </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 1164</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_0            (0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 1165</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_1            (0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1166</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_2            (0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 1167</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_3            (0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 1168</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_4            (0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define ADC_SQR2_SQ9_Pos          (10U)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a"> 1170</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_Msk          (0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1171</a></span><span class="preprocessor">#define ADC_SQR2_SQ9              ADC_SQR2_SQ9_Msk                             </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 1172</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_0            (0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1173</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_1            (0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 1174</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_2            (0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1175</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_3            (0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1176</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_4            (0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define ADC_SQR2_SQ10_Pos         (15U)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb"> 1178</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_Msk         (0x1FUL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 1179</a></span><span class="preprocessor">#define ADC_SQR2_SQ10             ADC_SQR2_SQ10_Msk                            </span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 1180</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_0           (0x01UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 1181</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_1           (0x02UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 1182</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_2           (0x04UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 1183</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_3           (0x08UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 1184</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_4           (0x10UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define ADC_SQR2_SQ11_Pos         (20U)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8"> 1186</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_Msk         (0x1FUL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 1187</a></span><span class="preprocessor">#define ADC_SQR2_SQ11             ADC_SQR2_SQ11_Msk                            </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 1188</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_0           (0x01UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 1189</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_1           (0x02UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 1190</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_2           (0x04UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 1191</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_3           (0x08UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 1192</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_4           (0x10UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#define ADC_SQR2_SQ12_Pos         (25U)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85"> 1194</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_Msk         (0x1FUL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 1195</a></span><span class="preprocessor">#define ADC_SQR2_SQ12             ADC_SQR2_SQ12_Msk                            </span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 1196</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_0           (0x01UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 1197</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_1           (0x02UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 1198</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_2           (0x04UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 1199</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_3           (0x08UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 1200</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_4           (0x10UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#define ADC_SQR3_SQ1_Pos          (0U)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184"> 1204</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 1205</a></span><span class="preprocessor">#define ADC_SQR3_SQ1              ADC_SQR3_SQ1_Msk                             </span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 1206</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_0            (0x01UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 1207</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_1            (0x02UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 1208</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_2            (0x04UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 1209</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_3            (0x08UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 1210</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_4            (0x10UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#define ADC_SQR3_SQ2_Pos          (5U)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3"> 1212</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 1213</a></span><span class="preprocessor">#define ADC_SQR3_SQ2              ADC_SQR3_SQ2_Msk                             </span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 1214</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_0            (0x01UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 1215</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_1            (0x02UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 1216</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_2            (0x04UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 1217</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_3            (0x08UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 1218</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_4            (0x10UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">#define ADC_SQR3_SQ3_Pos          (10U)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35"> 1220</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 1221</a></span><span class="preprocessor">#define ADC_SQR3_SQ3              ADC_SQR3_SQ3_Msk                             </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 1222</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_0            (0x01UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 1223</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_1            (0x02UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 1224</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_2            (0x04UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 1225</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_3            (0x08UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 1226</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_4            (0x10UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">#define ADC_SQR3_SQ4_Pos          (15U)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55"> 1228</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 1229</a></span><span class="preprocessor">#define ADC_SQR3_SQ4              ADC_SQR3_SQ4_Msk                             </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 1230</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_0            (0x01UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 1231</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_1            (0x02UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 1232</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_2            (0x04UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 1233</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_3            (0x08UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 1234</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_4            (0x10UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define ADC_SQR3_SQ5_Pos          (20U)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf"> 1236</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 1237</a></span><span class="preprocessor">#define ADC_SQR3_SQ5              ADC_SQR3_SQ5_Msk                             </span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 1238</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_0            (0x01UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 1239</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_1            (0x02UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 1240</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_2            (0x04UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 1241</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_3            (0x08UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 1242</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_4            (0x10UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define ADC_SQR3_SQ6_Pos          (25U)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3"> 1244</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 1245</a></span><span class="preprocessor">#define ADC_SQR3_SQ6              ADC_SQR3_SQ6_Msk                             </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 1246</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_0            (0x01UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 1247</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_1            (0x02UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 1248</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_2            (0x04UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 1249</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_3            (0x08UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 1250</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_4            (0x10UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">#define ADC_JSQR_JSQ1_Pos         (0U)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 1254</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1255</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1             ADC_JSQR_JSQ1_Msk                            </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1256</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1257</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1258</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1259</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1260</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define ADC_JSQR_JSQ2_Pos         (5U)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 1262</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1263</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2             ADC_JSQR_JSQ2_Msk                            </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1264</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1265</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1266</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1267</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1268</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define ADC_JSQR_JSQ3_Pos         (10U)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 1270</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1271</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3             ADC_JSQR_JSQ3_Msk                            </span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1272</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1273</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1274</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1275</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1276</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define ADC_JSQR_JSQ4_Pos         (15U)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 1278</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1279</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4             ADC_JSQR_JSQ4_Msk                            </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1280</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1281</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1282</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1283</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1284</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#define ADC_JSQR_JL_Pos           (20U)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 1286</a></span><span class="preprocessor">#define ADC_JSQR_JL_Msk           (0x3UL &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1287</a></span><span class="preprocessor">#define ADC_JSQR_JL               ADC_JSQR_JL_Msk                              </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1288</a></span><span class="preprocessor">#define ADC_JSQR_JL_0             (0x1UL &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1289</a></span><span class="preprocessor">#define ADC_JSQR_JL_1             (0x2UL &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define ADC_JDR1_JDATA_Pos        (0U)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 1293</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)              </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1294</a></span><span class="preprocessor">#define ADC_JDR1_JDATA            ADC_JDR1_JDATA_Msk                           </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">#define ADC_JDR2_JDATA_Pos        (0U)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 1298</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)              </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1299</a></span><span class="preprocessor">#define ADC_JDR2_JDATA            ADC_JDR2_JDATA_Msk                           </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="preprocessor">#define ADC_JDR3_JDATA_Pos        (0U)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 1303</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)              </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1304</a></span><span class="preprocessor">#define ADC_JDR3_JDATA            ADC_JDR3_JDATA_Msk                           </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define ADC_JDR4_JDATA_Pos        (0U)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 1308</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)              </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1309</a></span><span class="preprocessor">#define ADC_JDR4_JDATA            ADC_JDR4_JDATA_Msk                           </span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="preprocessor">#define ADC_DR_DATA_Pos           (0U)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1313</a></span><span class="preprocessor">#define ADC_DR_DATA_Msk           (0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)                 </span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1314</a></span><span class="preprocessor">#define ADC_DR_DATA               ADC_DR_DATA_Msk                              </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">#define ADC_DR_ADC2DATA_Pos       (16U)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86da874944121326b9f268295d8ce9b9"> 1316</a></span><span class="preprocessor">#define ADC_DR_ADC2DATA_Msk       (0xFFFFUL &lt;&lt; ADC_DR_ADC2DATA_Pos)             </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 1317</a></span><span class="preprocessor">#define ADC_DR_ADC2DATA           ADC_DR_ADC2DATA_Msk                          </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#define ADC_CSR_AWD1_Pos          (0U)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200"> 1321</a></span><span class="preprocessor">#define ADC_CSR_AWD1_Msk          (0x1UL &lt;&lt; ADC_CSR_AWD1_Pos)                   </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f"> 1322</a></span><span class="preprocessor">#define ADC_CSR_AWD1              ADC_CSR_AWD1_Msk                             </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">#define ADC_CSR_EOC1_Pos          (1U)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaca4cc88bbeca3aee454610c500d2fc"> 1324</a></span><span class="preprocessor">#define ADC_CSR_EOC1_Msk          (0x1UL &lt;&lt; ADC_CSR_EOC1_Pos)                   </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 1325</a></span><span class="preprocessor">#define ADC_CSR_EOC1              ADC_CSR_EOC1_Msk                             </span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#define ADC_CSR_JEOC1_Pos         (2U)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga954441bd559cdbe9da94c7ff0172c859"> 1327</a></span><span class="preprocessor">#define ADC_CSR_JEOC1_Msk         (0x1UL &lt;&lt; ADC_CSR_JEOC1_Pos)                  </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 1328</a></span><span class="preprocessor">#define ADC_CSR_JEOC1             ADC_CSR_JEOC1_Msk                            </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#define ADC_CSR_JSTRT1_Pos        (3U)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115"> 1330</a></span><span class="preprocessor">#define ADC_CSR_JSTRT1_Msk        (0x1UL &lt;&lt; ADC_CSR_JSTRT1_Pos)                 </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 1331</a></span><span class="preprocessor">#define ADC_CSR_JSTRT1            ADC_CSR_JSTRT1_Msk                           </span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">#define ADC_CSR_STRT1_Pos         (4U)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6"> 1333</a></span><span class="preprocessor">#define ADC_CSR_STRT1_Msk         (0x1UL &lt;&lt; ADC_CSR_STRT1_Pos)                  </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 1334</a></span><span class="preprocessor">#define ADC_CSR_STRT1             ADC_CSR_STRT1_Msk                            </span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">#define ADC_CSR_OVR1_Pos          (5U)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc"> 1336</a></span><span class="preprocessor">#define ADC_CSR_OVR1_Msk          (0x1UL &lt;&lt; ADC_CSR_OVR1_Pos)                   </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec"> 1337</a></span><span class="preprocessor">#define ADC_CSR_OVR1              ADC_CSR_OVR1_Msk                             </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="preprocessor">#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span> </div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">#define ADC_CCR_MULTI_Pos         (0U)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga535eaa79d3a77403b2e0981641f10f81"> 1344</a></span><span class="preprocessor">#define ADC_CCR_MULTI_Msk         (0x1FUL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68"> 1345</a></span><span class="preprocessor">#define ADC_CCR_MULTI             ADC_CCR_MULTI_Msk                            </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684"> 1346</a></span><span class="preprocessor">#define ADC_CCR_MULTI_0           (0x01UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06"> 1347</a></span><span class="preprocessor">#define ADC_CCR_MULTI_1           (0x02UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88"> 1348</a></span><span class="preprocessor">#define ADC_CCR_MULTI_2           (0x04UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20"> 1349</a></span><span class="preprocessor">#define ADC_CCR_MULTI_3           (0x08UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c"> 1350</a></span><span class="preprocessor">#define ADC_CCR_MULTI_4           (0x10UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">#define ADC_CCR_DELAY_Pos         (8U)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415"> 1352</a></span><span class="preprocessor">#define ADC_CCR_DELAY_Msk         (0xFUL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198"> 1353</a></span><span class="preprocessor">#define ADC_CCR_DELAY             ADC_CCR_DELAY_Msk                            </span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 1354</a></span><span class="preprocessor">#define ADC_CCR_DELAY_0           (0x1UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573"> 1355</a></span><span class="preprocessor">#define ADC_CCR_DELAY_1           (0x2UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 1356</a></span><span class="preprocessor">#define ADC_CCR_DELAY_2           (0x4UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 1357</a></span><span class="preprocessor">#define ADC_CCR_DELAY_3           (0x8UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">#define ADC_CCR_DDS_Pos           (13U)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41720d885d32a33cb04782a2a2a74f9"> 1359</a></span><span class="preprocessor">#define ADC_CCR_DDS_Msk           (0x1UL &lt;&lt; ADC_CCR_DDS_Pos)                    </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af"> 1360</a></span><span class="preprocessor">#define ADC_CCR_DDS               ADC_CCR_DDS_Msk                              </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="preprocessor">#define ADC_CCR_DMA_Pos           (14U)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7933afb88d395724816248ec8fa9b76"> 1362</a></span><span class="preprocessor">#define ADC_CCR_DMA_Msk           (0x3UL &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4"> 1363</a></span><span class="preprocessor">#define ADC_CCR_DMA               ADC_CCR_DMA_Msk                              </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47"> 1364</a></span><span class="preprocessor">#define ADC_CCR_DMA_0             (0x1UL &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8"> 1365</a></span><span class="preprocessor">#define ADC_CCR_DMA_1             (0x2UL &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">#define ADC_CCR_ADCPRE_Pos        (16U)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825"> 1367</a></span><span class="preprocessor">#define ADC_CCR_ADCPRE_Msk        (0x3UL &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 1368</a></span><span class="preprocessor">#define ADC_CCR_ADCPRE            ADC_CCR_ADCPRE_Msk                           </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 1369</a></span><span class="preprocessor">#define ADC_CCR_ADCPRE_0          (0x1UL &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5"> 1370</a></span><span class="preprocessor">#define ADC_CCR_ADCPRE_1          (0x2UL &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">#define ADC_CCR_VBATE_Pos         (22U)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d86d837c7c40d14882728116a3722b"> 1372</a></span><span class="preprocessor">#define ADC_CCR_VBATE_Msk         (0x1UL &lt;&lt; ADC_CCR_VBATE_Pos)                  </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb"> 1373</a></span><span class="preprocessor">#define ADC_CCR_VBATE             ADC_CCR_VBATE_Msk                            </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#define ADC_CCR_TSVREFE_Pos       (23U)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a"> 1375</a></span><span class="preprocessor">#define ADC_CCR_TSVREFE_Msk       (0x1UL &lt;&lt; ADC_CCR_TSVREFE_Pos)                </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 1376</a></span><span class="preprocessor">#define ADC_CCR_TSVREFE           ADC_CCR_TSVREFE_Msk                          </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">/*******************  Bit definition for ADC_CDR register  ********************/</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">#define ADC_CDR_DATA1_Pos         (0U)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4c80caea7b29ec5b2b863e84288cf1"> 1380</a></span><span class="preprocessor">#define ADC_CDR_DATA1_Msk         (0xFFFFUL &lt;&lt; ADC_CDR_DATA1_Pos)               </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56"> 1381</a></span><span class="preprocessor">#define ADC_CDR_DATA1             ADC_CDR_DATA1_Msk                            </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#define ADC_CDR_DATA2_Pos         (16U)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e8ac90ba8958b4d858c24e2896f7733"> 1383</a></span><span class="preprocessor">#define ADC_CDR_DATA2_Msk         (0xFFFFUL &lt;&lt; ADC_CDR_DATA2_Pos)               </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371"> 1384</a></span><span class="preprocessor">#define ADC_CDR_DATA2             ADC_CDR_DATA2_Msk                            </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#define ADC_CDR_RDATA_MST         ADC_CDR_DATA1</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">#define ADC_CDR_RDATA_SLV         ADC_CDR_DATA2</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#define CRC_DR_DR_Pos       (0U)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 1397</a></span><span class="preprocessor">#define CRC_DR_DR_Msk       (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)                     </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1398</a></span><span class="preprocessor">#define CRC_DR_DR           CRC_DR_DR_Msk                                      </span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define CRC_IDR_IDR_Pos     (0U)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a"> 1403</a></span><span class="preprocessor">#define CRC_IDR_IDR_Msk     (0xFFUL &lt;&lt; CRC_IDR_IDR_Pos)                        </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1404</a></span><span class="preprocessor">#define CRC_IDR_IDR         CRC_IDR_IDR_Msk                                    </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#define CRC_CR_RESET_Pos    (0U)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 1409</a></span><span class="preprocessor">#define CRC_CR_RESET_Msk    (0x1UL &lt;&lt; CRC_CR_RESET_Pos)                         </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1410</a></span><span class="preprocessor">#define CRC_CR_RESET        CRC_CR_RESET_Msk                                   </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">/*                             DMA Controller                                 */</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">/********************  Bits definition for DMA_SxCR register  *****************/</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#define DMA_SxCR_CHSEL_Pos       (25U)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c7e607fbf7db7b5515bacbb9070346"> 1420</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_Msk       (0x7UL &lt;&lt; DMA_SxCR_CHSEL_Pos)                  </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define DMA_SxCR_CHSEL           DMA_SxCR_CHSEL_Msk</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">#define DMA_SxCR_CHSEL_0         0x02000000U</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#define DMA_SxCR_CHSEL_1         0x04000000U</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#define DMA_SxCR_CHSEL_2         0x08000000U</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define DMA_SxCR_MBURST_Pos      (23U)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa451942408f8a368a57eb9c45e43e7c8"> 1426</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_Msk      (0x3UL &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#define DMA_SxCR_MBURST          DMA_SxCR_MBURST_Msk</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca"> 1428</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_0        (0x1UL &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74"> 1429</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_1        (0x2UL &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#define DMA_SxCR_PBURST_Pos      (21U)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0522a557e1c258b7973e76da59cb7bbb"> 1431</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_Msk      (0x3UL &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">#define DMA_SxCR_PBURST          DMA_SxCR_PBURST_Msk</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16"> 1433</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_0        (0x1UL &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda"> 1434</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_1        (0x2UL &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">#define DMA_SxCR_CT_Pos          (19U)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3ef149321f19c6fdda5eea2d622b78e"> 1436</a></span><span class="preprocessor">#define DMA_SxCR_CT_Msk          (0x1UL &lt;&lt; DMA_SxCR_CT_Pos)                     </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">#define DMA_SxCR_CT              DMA_SxCR_CT_Msk</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#define DMA_SxCR_DBM_Pos         (18U)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b7d274a9e54d2ddabddc9832425b4"> 1439</a></span><span class="preprocessor">#define DMA_SxCR_DBM_Msk         (0x1UL &lt;&lt; DMA_SxCR_DBM_Pos)                    </span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#define DMA_SxCR_DBM             DMA_SxCR_DBM_Msk</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define DMA_SxCR_PL_Pos          (16U)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc66d05a0b6c646926e155f584c2164"> 1442</a></span><span class="preprocessor">#define DMA_SxCR_PL_Msk          (0x3UL &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define DMA_SxCR_PL              DMA_SxCR_PL_Msk</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6"> 1444</a></span><span class="preprocessor">#define DMA_SxCR_PL_0            (0x1UL &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77"> 1445</a></span><span class="preprocessor">#define DMA_SxCR_PL_1            (0x2UL &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#define DMA_SxCR_PINCOS_Pos      (15U)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78df7ff746fecc4afaa5e980f11de4d6"> 1447</a></span><span class="preprocessor">#define DMA_SxCR_PINCOS_Msk      (0x1UL &lt;&lt; DMA_SxCR_PINCOS_Pos)                 </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="preprocessor">#define DMA_SxCR_PINCOS          DMA_SxCR_PINCOS_Msk</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define DMA_SxCR_MSIZE_Pos       (13U)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769dd95d6aa84f0bc0080891094cd5bd"> 1450</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_Msk       (0x3UL &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define DMA_SxCR_MSIZE           DMA_SxCR_MSIZE_Msk</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f"> 1452</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_0         (0x1UL &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263"> 1453</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_1         (0x2UL &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define DMA_SxCR_PSIZE_Pos       (11U)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ddb21769dcff3c41c4bb61e66d8459a"> 1455</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_Msk       (0x3UL &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#define DMA_SxCR_PSIZE           DMA_SxCR_PSIZE_Msk</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f"> 1457</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_0         (0x1UL &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302"> 1458</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_1         (0x2UL &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#define DMA_SxCR_MINC_Pos        (10U)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b9b94c796c25b6dac673c711f74eb48"> 1460</a></span><span class="preprocessor">#define DMA_SxCR_MINC_Msk        (0x1UL &lt;&lt; DMA_SxCR_MINC_Pos)                   </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">#define DMA_SxCR_MINC            DMA_SxCR_MINC_Msk</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">#define DMA_SxCR_PINC_Pos        (9U)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0829e862db027069781244f9820113ab"> 1463</a></span><span class="preprocessor">#define DMA_SxCR_PINC_Msk        (0x1UL &lt;&lt; DMA_SxCR_PINC_Pos)                   </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define DMA_SxCR_PINC            DMA_SxCR_PINC_Msk</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#define DMA_SxCR_CIRC_Pos        (8U)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873f1581fb2b88c20d6621143a5751ac"> 1466</a></span><span class="preprocessor">#define DMA_SxCR_CIRC_Msk        (0x1UL &lt;&lt; DMA_SxCR_CIRC_Pos)                   </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define DMA_SxCR_CIRC            DMA_SxCR_CIRC_Msk</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define DMA_SxCR_DIR_Pos         (6U)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c4f77554490fc06ecbd63e0e81a696"> 1469</a></span><span class="preprocessor">#define DMA_SxCR_DIR_Msk         (0x3UL &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define DMA_SxCR_DIR             DMA_SxCR_DIR_Msk</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e"> 1471</a></span><span class="preprocessor">#define DMA_SxCR_DIR_0           (0x1UL &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae"> 1472</a></span><span class="preprocessor">#define DMA_SxCR_DIR_1           (0x2UL &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define DMA_SxCR_PFCTRL_Pos      (5U)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67e3396d4689bc81191afda92e1864c"> 1474</a></span><span class="preprocessor">#define DMA_SxCR_PFCTRL_Msk      (0x1UL &lt;&lt; DMA_SxCR_PFCTRL_Pos)                 </span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define DMA_SxCR_PFCTRL          DMA_SxCR_PFCTRL_Msk</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#define DMA_SxCR_TCIE_Pos        (4U)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e6592b451e33103e1d6d119046a5e3"> 1477</a></span><span class="preprocessor">#define DMA_SxCR_TCIE_Msk        (0x1UL &lt;&lt; DMA_SxCR_TCIE_Pos)                   </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define DMA_SxCR_TCIE            DMA_SxCR_TCIE_Msk</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="preprocessor">#define DMA_SxCR_HTIE_Pos        (3U)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2b5b47a0da93f112effd85edf7e27b"> 1480</a></span><span class="preprocessor">#define DMA_SxCR_HTIE_Msk        (0x1UL &lt;&lt; DMA_SxCR_HTIE_Pos)                   </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#define DMA_SxCR_HTIE            DMA_SxCR_HTIE_Msk</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define DMA_SxCR_TEIE_Pos        (2U)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7331240fc8545d3dba92568b243039"> 1483</a></span><span class="preprocessor">#define DMA_SxCR_TEIE_Msk        (0x1UL &lt;&lt; DMA_SxCR_TEIE_Pos)                   </span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="preprocessor">#define DMA_SxCR_TEIE            DMA_SxCR_TEIE_Msk</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="preprocessor">#define DMA_SxCR_DMEIE_Pos       (1U)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640f196b45fc4e81ac468cbc3503148b"> 1486</a></span><span class="preprocessor">#define DMA_SxCR_DMEIE_Msk       (0x1UL &lt;&lt; DMA_SxCR_DMEIE_Pos)                  </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">#define DMA_SxCR_DMEIE           DMA_SxCR_DMEIE_Msk</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#define DMA_SxCR_EN_Pos          (0U)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038999913cf4b5608f4b06bde0f5b6f1"> 1489</a></span><span class="preprocessor">#define DMA_SxCR_EN_Msk          (0x1UL &lt;&lt; DMA_SxCR_EN_Pos)                     </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#define DMA_SxCR_EN              DMA_SxCR_EN_Msk</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span> </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define DMA_SxCR_ACK_Pos         (20U)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b6c12b1fc9d635ce6abac4b15006e"> 1494</a></span><span class="preprocessor">#define DMA_SxCR_ACK_Msk         (0x1UL &lt;&lt; DMA_SxCR_ACK_Pos)                    </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#define DMA_SxCR_ACK             DMA_SxCR_ACK_Msk</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span> </div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#define DMA_SxNDT_Pos            (0U)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9525ced3fadc78d4d5bb8234d226a52"> 1499</a></span><span class="preprocessor">#define DMA_SxNDT_Msk            (0xFFFFUL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">#define DMA_SxNDT                DMA_SxNDT_Msk</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852"> 1501</a></span><span class="preprocessor">#define DMA_SxNDT_0              (0x0001UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94"> 1502</a></span><span class="preprocessor">#define DMA_SxNDT_1              (0x0002UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222"> 1503</a></span><span class="preprocessor">#define DMA_SxNDT_2              (0x0004UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394"> 1504</a></span><span class="preprocessor">#define DMA_SxNDT_3              (0x0008UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c"> 1505</a></span><span class="preprocessor">#define DMA_SxNDT_4              (0x0010UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674"> 1506</a></span><span class="preprocessor">#define DMA_SxNDT_5              (0x0020UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee"> 1507</a></span><span class="preprocessor">#define DMA_SxNDT_6              (0x0040UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4"> 1508</a></span><span class="preprocessor">#define DMA_SxNDT_7              (0x0080UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca"> 1509</a></span><span class="preprocessor">#define DMA_SxNDT_8              (0x0100UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698"> 1510</a></span><span class="preprocessor">#define DMA_SxNDT_9              (0x0200UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca"> 1511</a></span><span class="preprocessor">#define DMA_SxNDT_10             (0x0400UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187"> 1512</a></span><span class="preprocessor">#define DMA_SxNDT_11             (0x0800UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103"> 1513</a></span><span class="preprocessor">#define DMA_SxNDT_12             (0x1000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb"> 1514</a></span><span class="preprocessor">#define DMA_SxNDT_13             (0x2000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae"> 1515</a></span><span class="preprocessor">#define DMA_SxNDT_14             (0x4000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65"> 1516</a></span><span class="preprocessor">#define DMA_SxNDT_15             (0x8000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">/********************  Bits definition for DMA_SxFCR register  ****************/</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">#define DMA_SxFCR_FEIE_Pos       (7U)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff36ebec91293d8106a40bbf580be00"> 1520</a></span><span class="preprocessor">#define DMA_SxFCR_FEIE_Msk       (0x1UL &lt;&lt; DMA_SxFCR_FEIE_Pos)                  </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">#define DMA_SxFCR_FEIE           DMA_SxFCR_FEIE_Msk</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">#define DMA_SxFCR_FS_Pos         (3U)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46ecd57c9b56be53a38263c02d25c50f"> 1523</a></span><span class="preprocessor">#define DMA_SxFCR_FS_Msk         (0x7UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#define DMA_SxFCR_FS             DMA_SxFCR_FS_Msk</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060"> 1525</a></span><span class="preprocessor">#define DMA_SxFCR_FS_0           (0x1UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842"> 1526</a></span><span class="preprocessor">#define DMA_SxFCR_FS_1           (0x2UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c"> 1527</a></span><span class="preprocessor">#define DMA_SxFCR_FS_2           (0x4UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">#define DMA_SxFCR_DMDIS_Pos      (2U)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadedd400be2f182737e484d52be6b80c1"> 1529</a></span><span class="preprocessor">#define DMA_SxFCR_DMDIS_Msk      (0x1UL &lt;&lt; DMA_SxFCR_DMDIS_Pos)                 </span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#define DMA_SxFCR_DMDIS          DMA_SxFCR_DMDIS_Msk</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">#define DMA_SxFCR_FTH_Pos        (0U)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e436952c24ada5a0c553043092285e7"> 1532</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_Msk        (0x3UL &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="preprocessor">#define DMA_SxFCR_FTH            DMA_SxFCR_FTH_Msk</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8"> 1534</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_0          (0x1UL &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1"> 1535</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_1          (0x2UL &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment">/********************  Bits definition for DMA_LISR register  *****************/</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#define DMA_LISR_TCIF3_Pos       (27U)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcbb22f764dbcd84f9f7679ba140fd8"> 1539</a></span><span class="preprocessor">#define DMA_LISR_TCIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF3_Pos)                  </span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="preprocessor">#define DMA_LISR_TCIF3           DMA_LISR_TCIF3_Msk</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="preprocessor">#define DMA_LISR_HTIF3_Pos       (26U)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202e6ae73e145494851e4c40f5c2eb2e"> 1542</a></span><span class="preprocessor">#define DMA_LISR_HTIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF3_Pos)                  </span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#define DMA_LISR_HTIF3           DMA_LISR_HTIF3_Msk</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#define DMA_LISR_TEIF3_Pos       (25U)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga770b6645dff14ef5d2950aff2995ec72"> 1545</a></span><span class="preprocessor">#define DMA_LISR_TEIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF3_Pos)                  </span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">#define DMA_LISR_TEIF3           DMA_LISR_TEIF3_Msk</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">#define DMA_LISR_DMEIF3_Pos      (24U)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4331e1ec530a0dc0cbee400d5950b3a"> 1548</a></span><span class="preprocessor">#define DMA_LISR_DMEIF3_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF3_Pos)                 </span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">#define DMA_LISR_DMEIF3          DMA_LISR_DMEIF3_Msk</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">#define DMA_LISR_FEIF3_Pos       (22U)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bd312d438cb54d4b68b189cf120fd1"> 1551</a></span><span class="preprocessor">#define DMA_LISR_FEIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF3_Pos)                  </span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">#define DMA_LISR_FEIF3           DMA_LISR_FEIF3_Msk</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">#define DMA_LISR_TCIF2_Pos       (21U)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae271580139c8f7d241532d0c833afe06"> 1554</a></span><span class="preprocessor">#define DMA_LISR_TCIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF2_Pos)                  </span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="preprocessor">#define DMA_LISR_TCIF2           DMA_LISR_TCIF2_Msk</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#define DMA_LISR_HTIF2_Pos       (20U)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c87fe2679a6130003dd72b363e9c53"> 1557</a></span><span class="preprocessor">#define DMA_LISR_HTIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF2_Pos)                  </span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#define DMA_LISR_HTIF2           DMA_LISR_HTIF2_Msk</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">#define DMA_LISR_TEIF2_Pos       (19U)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f9f609e2612044dd911f853c401ce9"> 1560</a></span><span class="preprocessor">#define DMA_LISR_TEIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF2_Pos)                  </span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">#define DMA_LISR_TEIF2           DMA_LISR_TEIF2_Msk</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="preprocessor">#define DMA_LISR_DMEIF2_Pos      (18U)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f7a3d352057475b51e9627d497bf8d5"> 1563</a></span><span class="preprocessor">#define DMA_LISR_DMEIF2_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF2_Pos)                 </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define DMA_LISR_DMEIF2          DMA_LISR_DMEIF2_Msk</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">#define DMA_LISR_FEIF2_Pos       (16U)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4c97aa0bf50b5ff36e271bde6b2285"> 1566</a></span><span class="preprocessor">#define DMA_LISR_FEIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF2_Pos)                  </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">#define DMA_LISR_FEIF2           DMA_LISR_FEIF2_Msk</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">#define DMA_LISR_TCIF1_Pos       (11U)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338a63d76a175d0ef90bd5469232cc69"> 1569</a></span><span class="preprocessor">#define DMA_LISR_TCIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF1_Pos)                  </span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">#define DMA_LISR_TCIF1           DMA_LISR_TCIF1_Msk</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">#define DMA_LISR_HTIF1_Pos       (10U)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c9343cd010bd919a13bf32f9a8d998f"> 1572</a></span><span class="preprocessor">#define DMA_LISR_HTIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF1_Pos)                  </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#define DMA_LISR_HTIF1           DMA_LISR_HTIF1_Msk</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">#define DMA_LISR_TEIF1_Pos       (9U)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014420a4087c5f7fa521536fed95a57b"> 1575</a></span><span class="preprocessor">#define DMA_LISR_TEIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF1_Pos)                  </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define DMA_LISR_TEIF1           DMA_LISR_TEIF1_Msk</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">#define DMA_LISR_DMEIF1_Pos      (8U)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ddcdc61bbf235161b59b2fa356fa3b"> 1578</a></span><span class="preprocessor">#define DMA_LISR_DMEIF1_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF1_Pos)                 </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">#define DMA_LISR_DMEIF1          DMA_LISR_DMEIF1_Msk</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">#define DMA_LISR_FEIF1_Pos       (6U)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa932a51d97ae0952a1cf37b876ac9cbc"> 1581</a></span><span class="preprocessor">#define DMA_LISR_FEIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF1_Pos)                  </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">#define DMA_LISR_FEIF1           DMA_LISR_FEIF1_Msk</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">#define DMA_LISR_TCIF0_Pos       (5U)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a6dc2ab51b3f572bf7dba9ee25354b"> 1584</a></span><span class="preprocessor">#define DMA_LISR_TCIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF0_Pos)                  </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#define DMA_LISR_TCIF0           DMA_LISR_TCIF0_Msk</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#define DMA_LISR_HTIF0_Pos       (4U)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5a05c426a6fc95eee5f6b387139293"> 1587</a></span><span class="preprocessor">#define DMA_LISR_HTIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF0_Pos)                  </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">#define DMA_LISR_HTIF0           DMA_LISR_HTIF0_Msk</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#define DMA_LISR_TEIF0_Pos       (3U)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8213385927a3d6b07c3e035b331fead4"> 1590</a></span><span class="preprocessor">#define DMA_LISR_TEIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF0_Pos)                  </span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#define DMA_LISR_TEIF0           DMA_LISR_TEIF0_Msk</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">#define DMA_LISR_DMEIF0_Pos      (2U)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66347e1824698903c1533784c2413f84"> 1593</a></span><span class="preprocessor">#define DMA_LISR_DMEIF0_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF0_Pos)                 </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">#define DMA_LISR_DMEIF0          DMA_LISR_DMEIF0_Msk</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#define DMA_LISR_FEIF0_Pos       (0U)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ecaf3690c72bee4bd08746779615dd"> 1596</a></span><span class="preprocessor">#define DMA_LISR_FEIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF0_Pos)                  </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#define DMA_LISR_FEIF0           DMA_LISR_FEIF0_Msk</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span> </div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">/********************  Bits definition for DMA_HISR register  *****************/</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#define DMA_HISR_TCIF7_Pos       (27U)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cecdf83cc7589761412e00b3d71e657"> 1601</a></span><span class="preprocessor">#define DMA_HISR_TCIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF7_Pos)                  </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define DMA_HISR_TCIF7           DMA_HISR_TCIF7_Msk</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define DMA_HISR_HTIF7_Pos       (26U)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a223400ca195866f036f2a3cdf2029"> 1604</a></span><span class="preprocessor">#define DMA_HISR_HTIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF7_Pos)                  </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define DMA_HISR_HTIF7           DMA_HISR_HTIF7_Msk</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#define DMA_HISR_TEIF7_Pos       (25U)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754f465bbced1dec2e45bbb8fc9a3c4"> 1607</a></span><span class="preprocessor">#define DMA_HISR_TEIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF7_Pos)                  </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define DMA_HISR_TEIF7           DMA_HISR_TEIF7_Msk</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">#define DMA_HISR_DMEIF7_Pos      (24U)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c027560b6bf31fb7926439500c32d6c"> 1610</a></span><span class="preprocessor">#define DMA_HISR_DMEIF7_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF7_Pos)                 </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define DMA_HISR_DMEIF7          DMA_HISR_DMEIF7_Msk</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define DMA_HISR_FEIF7_Pos       (22U)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe1e3a74167419160edbbc759ca3789"> 1613</a></span><span class="preprocessor">#define DMA_HISR_FEIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF7_Pos)                  </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define DMA_HISR_FEIF7           DMA_HISR_FEIF7_Msk</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#define DMA_HISR_TCIF6_Pos       (21U)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8504bd4d44054ecc0974a59578f6f6ce"> 1616</a></span><span class="preprocessor">#define DMA_HISR_TCIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF6_Pos)                  </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#define DMA_HISR_TCIF6           DMA_HISR_TCIF6_Msk</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#define DMA_HISR_HTIF6_Pos       (20U)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b24166ff10769a7f325a6bda26272"> 1619</a></span><span class="preprocessor">#define DMA_HISR_HTIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF6_Pos)                  </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#define DMA_HISR_HTIF6           DMA_HISR_HTIF6_Msk</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#define DMA_HISR_TEIF6_Pos       (19U)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d3a65ce374edd183b14be4f40356e2"> 1622</a></span><span class="preprocessor">#define DMA_HISR_TEIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF6_Pos)                  </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define DMA_HISR_TEIF6           DMA_HISR_TEIF6_Msk</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define DMA_HISR_DMEIF6_Pos      (18U)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903b58a651a1aaf08e3058d9aefb2e76"> 1625</a></span><span class="preprocessor">#define DMA_HISR_DMEIF6_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF6_Pos)                 </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#define DMA_HISR_DMEIF6          DMA_HISR_DMEIF6_Msk</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define DMA_HISR_FEIF6_Pos       (16U)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1736288bfd961d56e8571bdc91bd65b"> 1628</a></span><span class="preprocessor">#define DMA_HISR_FEIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF6_Pos)                  </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define DMA_HISR_FEIF6           DMA_HISR_FEIF6_Msk</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#define DMA_HISR_TCIF5_Pos       (11U)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c25c3b163cfb7c292d5ebce785a2b7"> 1631</a></span><span class="preprocessor">#define DMA_HISR_TCIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF5_Pos)                  </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define DMA_HISR_TCIF5           DMA_HISR_TCIF5_Msk</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#define DMA_HISR_HTIF5_Pos       (10U)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad021f5ec7b128f0493f3f0989ad154ce"> 1634</a></span><span class="preprocessor">#define DMA_HISR_HTIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF5_Pos)                  </span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define DMA_HISR_HTIF5           DMA_HISR_HTIF5_Msk</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#define DMA_HISR_TEIF5_Pos       (9U)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706c81ee1877cd6f10dd96fd1668d0f8"> 1637</a></span><span class="preprocessor">#define DMA_HISR_TEIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF5_Pos)                  </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#define DMA_HISR_TEIF5           DMA_HISR_TEIF5_Msk</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#define DMA_HISR_DMEIF5_Pos      (8U)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae170cce8a55fc679cc5a50b1b947969d"> 1640</a></span><span class="preprocessor">#define DMA_HISR_DMEIF5_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF5_Pos)                 </span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#define DMA_HISR_DMEIF5          DMA_HISR_DMEIF5_Msk</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#define DMA_HISR_FEIF5_Pos       (6U)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4fff852e4fcf19079f79234caf9ae"> 1643</a></span><span class="preprocessor">#define DMA_HISR_FEIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF5_Pos)                  </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#define DMA_HISR_FEIF5           DMA_HISR_FEIF5_Msk</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#define DMA_HISR_TCIF4_Pos       (5U)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0436cbb07d44b1049a8c9ff1e5438c48"> 1646</a></span><span class="preprocessor">#define DMA_HISR_TCIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF4_Pos)                  </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#define DMA_HISR_TCIF4           DMA_HISR_TCIF4_Msk</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#define DMA_HISR_HTIF4_Pos       (4U)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6117628ef3e354f4e6ce4ac3656bcd70"> 1649</a></span><span class="preprocessor">#define DMA_HISR_HTIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF4_Pos)                  </span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#define DMA_HISR_HTIF4           DMA_HISR_HTIF4_Msk</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">#define DMA_HISR_TEIF4_Pos       (3U)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac851827ca11788591231f3d29f4ecc1c"> 1652</a></span><span class="preprocessor">#define DMA_HISR_TEIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF4_Pos)                  </span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#define DMA_HISR_TEIF4           DMA_HISR_TEIF4_Msk</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">#define DMA_HISR_DMEIF4_Pos      (2U)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3bcb3c175f9e00b37de22d0d5cc041d"> 1655</a></span><span class="preprocessor">#define DMA_HISR_DMEIF4_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF4_Pos)                 </span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">#define DMA_HISR_DMEIF4          DMA_HISR_DMEIF4_Msk</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="preprocessor">#define DMA_HISR_FEIF4_Pos       (0U)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd4eb12e7b05343a0bddd0dd413ba4c"> 1658</a></span><span class="preprocessor">#define DMA_HISR_FEIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF4_Pos)                  </span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="preprocessor">#define DMA_HISR_FEIF4           DMA_HISR_FEIF4_Msk</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">/********************  Bits definition for DMA_LIFCR register  ****************/</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#define DMA_LIFCR_CTCIF3_Pos     (27U)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae2b6bed517a5d5f1f39e8fdd5ff18a"> 1663</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF3_Pos)                </span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define DMA_LIFCR_CTCIF3         DMA_LIFCR_CTCIF3_Msk</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define DMA_LIFCR_CHTIF3_Pos     (26U)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f893f7c820962403289cc0f05e58bd"> 1666</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF3_Pos)                </span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define DMA_LIFCR_CHTIF3         DMA_LIFCR_CHTIF3_Msk</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#define DMA_LIFCR_CTEIF3_Pos     (25U)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeab970135917ddac9a49e5c5d246188"> 1669</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF3_Pos)                </span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">#define DMA_LIFCR_CTEIF3         DMA_LIFCR_CTEIF3_Msk</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF3_Pos    (24U)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87881333fb961788c6b31d08a9705cc5"> 1672</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF3_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF3_Pos)               </span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF3        DMA_LIFCR_CDMEIF3_Msk</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">#define DMA_LIFCR_CFEIF3_Pos     (22U)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1733762b49e7da8c32a4d27044966872"> 1675</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF3_Pos)                </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define DMA_LIFCR_CFEIF3         DMA_LIFCR_CFEIF3_Msk</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#define DMA_LIFCR_CTCIF2_Pos     (21U)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e090383d9196956fa52d732415263d"> 1678</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF2_Pos)                </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#define DMA_LIFCR_CTCIF2         DMA_LIFCR_CTCIF2_Msk</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">#define DMA_LIFCR_CHTIF2_Pos     (20U)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac756f07e62c4b7f720924d67b42b9af7"> 1681</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF2_Pos)                </span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="preprocessor">#define DMA_LIFCR_CHTIF2         DMA_LIFCR_CHTIF2_Msk</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">#define DMA_LIFCR_CTEIF2_Pos     (19U)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d209fe8a4bec205b32f36435895a3a"> 1684</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF2_Pos)                </span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="preprocessor">#define DMA_LIFCR_CTEIF2         DMA_LIFCR_CTEIF2_Msk</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF2_Pos    (18U)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacac8f0e26e7170255fb9d9fd31b1ccbe"> 1687</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF2_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF2_Pos)               </span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF2        DMA_LIFCR_CDMEIF2_Msk</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#define DMA_LIFCR_CFEIF2_Pos     (16U)</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117212472340bb8a793f05a4dcb98f03"> 1690</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF2_Pos)                </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="preprocessor">#define DMA_LIFCR_CFEIF2         DMA_LIFCR_CFEIF2_Msk</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="preprocessor">#define DMA_LIFCR_CTCIF1_Pos     (11U)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fc3bbc2471af2fc722698c394b5595"> 1693</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF1_Pos)                </span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#define DMA_LIFCR_CTCIF1         DMA_LIFCR_CTCIF1_Msk</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="preprocessor">#define DMA_LIFCR_CHTIF1_Pos     (10U)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c3edca2d07701c0b50a844454593d54"> 1696</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF1_Pos)                </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#define DMA_LIFCR_CHTIF1         DMA_LIFCR_CHTIF1_Msk</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#define DMA_LIFCR_CTEIF1_Pos     (9U)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf08b5acf028d011d3ccf519066f4e58e"> 1699</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF1_Pos)                </span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#define DMA_LIFCR_CTEIF1         DMA_LIFCR_CTEIF1_Msk</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF1_Pos    (8U)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5941929a8582fdaf1e413063b56728"> 1702</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF1_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF1_Pos)               </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF1        DMA_LIFCR_CDMEIF1_Msk</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="preprocessor">#define DMA_LIFCR_CFEIF1_Pos     (6U)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0809a566feea19caa99820c0beb7593a"> 1705</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF1_Pos)                </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="preprocessor">#define DMA_LIFCR_CFEIF1         DMA_LIFCR_CFEIF1_Msk</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="preprocessor">#define DMA_LIFCR_CTCIF0_Pos     (5U)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a99e08422f2f1ab8858824e873f0a5d"> 1708</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF0_Pos)                </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#define DMA_LIFCR_CTCIF0         DMA_LIFCR_CTCIF0_Msk</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#define DMA_LIFCR_CHTIF0_Pos     (4U)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca0f3b2beb4ae475024f013bfbe7813e"> 1711</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF0_Pos)                </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#define DMA_LIFCR_CHTIF0         DMA_LIFCR_CHTIF0_Msk</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="preprocessor">#define DMA_LIFCR_CTEIF0_Pos     (3U)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e2bd6764a2c823750659f82e6ab82e4"> 1714</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF0_Pos)                </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="preprocessor">#define DMA_LIFCR_CTEIF0         DMA_LIFCR_CTEIF0_Msk</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF0_Pos    (2U)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad09384dd4e933d5ae8490599f09b60f"> 1717</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF0_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF0_Pos)               </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF0        DMA_LIFCR_CDMEIF0_Msk</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="preprocessor">#define DMA_LIFCR_CFEIF0_Pos     (0U)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e3b1026a57f00f382879e844835e95"> 1720</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF0_Pos)                </span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#define DMA_LIFCR_CFEIF0         DMA_LIFCR_CFEIF0_Msk</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">/********************  Bits definition for DMA_HIFCR  register  ****************/</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#define DMA_HIFCR_CTCIF7_Pos     (27U)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1f557e9a94cd3841f22f0955ab2a43"> 1725</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF7_Pos)                </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="preprocessor">#define DMA_HIFCR_CTCIF7         DMA_HIFCR_CTCIF7_Msk</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="preprocessor">#define DMA_HIFCR_CHTIF7_Pos     (26U)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256a0e76673c186a39f9f717af2e2287"> 1728</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF7_Pos)                </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">#define DMA_HIFCR_CHTIF7         DMA_HIFCR_CHTIF7_Msk</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">#define DMA_HIFCR_CTEIF7_Pos     (25U)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c1daec30b9644c55db577867afe491"> 1731</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF7_Pos)                </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="preprocessor">#define DMA_HIFCR_CTEIF7         DMA_HIFCR_CTEIF7_Msk</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF7_Pos    (24U)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5c753438fac42cee45e0e9a34fab6c"> 1734</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF7_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF7_Pos)               </span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF7        DMA_HIFCR_CDMEIF7_Msk</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">#define DMA_HIFCR_CFEIF7_Pos     (22U)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962da3b48acc29b53beae6ae483f5331"> 1737</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF7_Pos)                </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="preprocessor">#define DMA_HIFCR_CFEIF7         DMA_HIFCR_CFEIF7_Msk</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="preprocessor">#define DMA_HIFCR_CTCIF6_Pos     (21U)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8367ef52cfc4bb3dd4e1bbf8c01fc189"> 1740</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF6_Pos)                </span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="preprocessor">#define DMA_HIFCR_CTCIF6         DMA_HIFCR_CTCIF6_Msk</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">#define DMA_HIFCR_CHTIF6_Pos     (20U)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6464e076a7b905e1b4a73e367fb4488e"> 1743</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF6_Pos)                </span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="preprocessor">#define DMA_HIFCR_CHTIF6         DMA_HIFCR_CHTIF6_Msk</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="preprocessor">#define DMA_HIFCR_CTEIF6_Pos     (19U)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4328c04dd38fc2360b7333d6e22d8f73"> 1746</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF6_Pos)                </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="preprocessor">#define DMA_HIFCR_CTEIF6         DMA_HIFCR_CTEIF6_Msk</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF6_Pos    (18U)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798be301c7de50d3015965037a8ec2bd"> 1749</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF6_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF6_Pos)               </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF6        DMA_HIFCR_CDMEIF6_Msk</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="preprocessor">#define DMA_HIFCR_CFEIF6_Pos     (16U)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4bb45a54e669718435808019bd2b9fb"> 1752</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF6_Pos)                </span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="preprocessor">#define DMA_HIFCR_CFEIF6         DMA_HIFCR_CFEIF6_Msk</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="preprocessor">#define DMA_HIFCR_CTCIF5_Pos     (11U)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bec2f8ae9244ef971aed8aa9253f7fe"> 1755</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF5_Pos)                </span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="preprocessor">#define DMA_HIFCR_CTCIF5         DMA_HIFCR_CTCIF5_Msk</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="preprocessor">#define DMA_HIFCR_CHTIF5_Pos     (10U)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1ff3abfbb813d2e7c030d9b16786d00"> 1758</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF5_Pos)                </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="preprocessor">#define DMA_HIFCR_CHTIF5         DMA_HIFCR_CHTIF5_Msk</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="preprocessor">#define DMA_HIFCR_CTEIF5_Pos     (9U)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca104c26dd5e9190434023a88d0dc4ac"> 1761</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF5_Pos)                </span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="preprocessor">#define DMA_HIFCR_CTEIF5         DMA_HIFCR_CTEIF5_Msk</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF5_Pos    (8U)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b99d7b4f3c6346ccafa79d425ee6873"> 1764</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF5_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF5_Pos)               </span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF5        DMA_HIFCR_CDMEIF5_Msk</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="preprocessor">#define DMA_HIFCR_CFEIF5_Pos     (6U)</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48755800a0d03cf51f6c69848c6e1ce"> 1767</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF5_Pos)                </span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="preprocessor">#define DMA_HIFCR_CFEIF5         DMA_HIFCR_CFEIF5_Msk</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="preprocessor">#define DMA_HIFCR_CTCIF4_Pos     (5U)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae02d30716d6c3e975c13073ae65f69e5"> 1770</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF4_Pos)                </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="preprocessor">#define DMA_HIFCR_CTCIF4         DMA_HIFCR_CTCIF4_Msk</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="preprocessor">#define DMA_HIFCR_CHTIF4_Pos     (4U)</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1aa9781098072d161c20890c3d1918"> 1773</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF4_Pos)                </span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="preprocessor">#define DMA_HIFCR_CHTIF4         DMA_HIFCR_CHTIF4_Msk</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="preprocessor">#define DMA_HIFCR_CTEIF4_Pos     (3U)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa004e3db2fb6845a6678bd30d9a604"> 1776</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF4_Pos)                </span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="preprocessor">#define DMA_HIFCR_CTEIF4         DMA_HIFCR_CTEIF4_Msk</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF4_Pos    (2U)</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c5757329dbf0633cbe2ff33591b7f2d"> 1779</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF4_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF4_Pos)               </span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF4        DMA_HIFCR_CDMEIF4_Msk</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="preprocessor">#define DMA_HIFCR_CFEIF4_Pos     (0U)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6d4a4e8764fa0406a1c9dd1bc4535f"> 1782</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF4_Pos)                </span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="preprocessor">#define DMA_HIFCR_CFEIF4         DMA_HIFCR_CFEIF4_Msk</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="comment">/******************  Bit definition for DMA_SxPAR register  ********************/</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="preprocessor">#define DMA_SxPAR_PA_Pos         (0U)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19727ba46d26c121b0133381ceb4b521"> 1787</a></span><span class="preprocessor">#define DMA_SxPAR_PA_Msk         (0xFFFFFFFFUL &lt;&lt; DMA_SxPAR_PA_Pos)             </span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ea0d30f566ad469a7794e088b93ecf"> 1788</a></span><span class="preprocessor">#define DMA_SxPAR_PA             DMA_SxPAR_PA_Msk                              </span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">/******************  Bit definition for DMA_SxM0AR register  ********************/</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="preprocessor">#define DMA_SxM0AR_M0A_Pos       (0U)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9675f5a5f6306fe441e0ee395b055d36"> 1792</a></span><span class="preprocessor">#define DMA_SxM0AR_M0A_Msk       (0xFFFFFFFFUL &lt;&lt; DMA_SxM0AR_M0A_Pos)           </span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad87688b73616d4ff9503421a820f1cf"> 1793</a></span><span class="preprocessor">#define DMA_SxM0AR_M0A           DMA_SxM0AR_M0A_Msk                            </span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="comment">/******************  Bit definition for DMA_SxM1AR register  ********************/</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="preprocessor">#define DMA_SxM1AR_M1A_Pos       (0U)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d1e5bcfadadcb890897b907225cd73"> 1797</a></span><span class="preprocessor">#define DMA_SxM1AR_M1A_Msk       (0xFFFFFFFFUL &lt;&lt; DMA_SxM1AR_M1A_Pos)           </span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d"> 1798</a></span><span class="preprocessor">#define DMA_SxM1AR_M1A           DMA_SxM1AR_M1A_Msk                            </span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="preprocessor">#define EXTI_IMR_MR0_Pos          (0U)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 1808</a></span><span class="preprocessor">#define EXTI_IMR_MR0_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR0_Pos)                   </span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 1809</a></span><span class="preprocessor">#define EXTI_IMR_MR0              EXTI_IMR_MR0_Msk                             </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="preprocessor">#define EXTI_IMR_MR1_Pos          (1U)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 1811</a></span><span class="preprocessor">#define EXTI_IMR_MR1_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR1_Pos)                   </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 1812</a></span><span class="preprocessor">#define EXTI_IMR_MR1              EXTI_IMR_MR1_Msk                             </span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="preprocessor">#define EXTI_IMR_MR2_Pos          (2U)</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 1814</a></span><span class="preprocessor">#define EXTI_IMR_MR2_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR2_Pos)                   </span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 1815</a></span><span class="preprocessor">#define EXTI_IMR_MR2              EXTI_IMR_MR2_Msk                             </span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="preprocessor">#define EXTI_IMR_MR3_Pos          (3U)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 1817</a></span><span class="preprocessor">#define EXTI_IMR_MR3_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR3_Pos)                   </span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 1818</a></span><span class="preprocessor">#define EXTI_IMR_MR3              EXTI_IMR_MR3_Msk                             </span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="preprocessor">#define EXTI_IMR_MR4_Pos          (4U)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 1820</a></span><span class="preprocessor">#define EXTI_IMR_MR4_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR4_Pos)                   </span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 1821</a></span><span class="preprocessor">#define EXTI_IMR_MR4              EXTI_IMR_MR4_Msk                             </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="preprocessor">#define EXTI_IMR_MR5_Pos          (5U)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 1823</a></span><span class="preprocessor">#define EXTI_IMR_MR5_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR5_Pos)                   </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 1824</a></span><span class="preprocessor">#define EXTI_IMR_MR5              EXTI_IMR_MR5_Msk                             </span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="preprocessor">#define EXTI_IMR_MR6_Pos          (6U)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 1826</a></span><span class="preprocessor">#define EXTI_IMR_MR6_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR6_Pos)                   </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 1827</a></span><span class="preprocessor">#define EXTI_IMR_MR6              EXTI_IMR_MR6_Msk                             </span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="preprocessor">#define EXTI_IMR_MR7_Pos          (7U)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 1829</a></span><span class="preprocessor">#define EXTI_IMR_MR7_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR7_Pos)                   </span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 1830</a></span><span class="preprocessor">#define EXTI_IMR_MR7              EXTI_IMR_MR7_Msk                             </span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="preprocessor">#define EXTI_IMR_MR8_Pos          (8U)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 1832</a></span><span class="preprocessor">#define EXTI_IMR_MR8_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR8_Pos)                   </span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 1833</a></span><span class="preprocessor">#define EXTI_IMR_MR8              EXTI_IMR_MR8_Msk                             </span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="preprocessor">#define EXTI_IMR_MR9_Pos          (9U)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 1835</a></span><span class="preprocessor">#define EXTI_IMR_MR9_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR9_Pos)                   </span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 1836</a></span><span class="preprocessor">#define EXTI_IMR_MR9              EXTI_IMR_MR9_Msk                             </span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="preprocessor">#define EXTI_IMR_MR10_Pos         (10U)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 1838</a></span><span class="preprocessor">#define EXTI_IMR_MR10_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR10_Pos)                  </span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 1839</a></span><span class="preprocessor">#define EXTI_IMR_MR10             EXTI_IMR_MR10_Msk                            </span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="preprocessor">#define EXTI_IMR_MR11_Pos         (11U)</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 1841</a></span><span class="preprocessor">#define EXTI_IMR_MR11_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR11_Pos)                  </span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 1842</a></span><span class="preprocessor">#define EXTI_IMR_MR11             EXTI_IMR_MR11_Msk                            </span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="preprocessor">#define EXTI_IMR_MR12_Pos         (12U)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 1844</a></span><span class="preprocessor">#define EXTI_IMR_MR12_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR12_Pos)                  </span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 1845</a></span><span class="preprocessor">#define EXTI_IMR_MR12             EXTI_IMR_MR12_Msk                            </span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="preprocessor">#define EXTI_IMR_MR13_Pos         (13U)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 1847</a></span><span class="preprocessor">#define EXTI_IMR_MR13_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR13_Pos)                  </span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 1848</a></span><span class="preprocessor">#define EXTI_IMR_MR13             EXTI_IMR_MR13_Msk                            </span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="preprocessor">#define EXTI_IMR_MR14_Pos         (14U)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 1850</a></span><span class="preprocessor">#define EXTI_IMR_MR14_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR14_Pos)                  </span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 1851</a></span><span class="preprocessor">#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="preprocessor">#define EXTI_IMR_MR15_Pos         (15U)</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 1853</a></span><span class="preprocessor">#define EXTI_IMR_MR15_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR15_Pos)                  </span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 1854</a></span><span class="preprocessor">#define EXTI_IMR_MR15             EXTI_IMR_MR15_Msk                            </span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="preprocessor">#define EXTI_IMR_MR16_Pos         (16U)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e"> 1856</a></span><span class="preprocessor">#define EXTI_IMR_MR16_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR16_Pos)                  </span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 1857</a></span><span class="preprocessor">#define EXTI_IMR_MR16             EXTI_IMR_MR16_Msk                            </span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="preprocessor">#define EXTI_IMR_MR17_Pos         (17U)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 1859</a></span><span class="preprocessor">#define EXTI_IMR_MR17_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR17_Pos)                  </span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 1860</a></span><span class="preprocessor">#define EXTI_IMR_MR17             EXTI_IMR_MR17_Msk                            </span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="preprocessor">#define EXTI_IMR_MR18_Pos         (18U)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 1862</a></span><span class="preprocessor">#define EXTI_IMR_MR18_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR18_Pos)                  </span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 1863</a></span><span class="preprocessor">#define EXTI_IMR_MR18             EXTI_IMR_MR18_Msk                            </span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="preprocessor">#define EXTI_IMR_MR19_Pos         (19U)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca"> 1865</a></span><span class="preprocessor">#define EXTI_IMR_MR19_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR19_Pos)                  </span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 1866</a></span><span class="preprocessor">#define EXTI_IMR_MR19             EXTI_IMR_MR19_Msk                            </span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="preprocessor">#define EXTI_IMR_MR20_Pos         (20U)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd"> 1868</a></span><span class="preprocessor">#define EXTI_IMR_MR20_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR20_Pos)                  </span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 1869</a></span><span class="preprocessor">#define EXTI_IMR_MR20             EXTI_IMR_MR20_Msk                            </span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="preprocessor">#define EXTI_IMR_MR21_Pos         (21U)</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf"> 1871</a></span><span class="preprocessor">#define EXTI_IMR_MR21_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR21_Pos)                  </span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 1872</a></span><span class="preprocessor">#define EXTI_IMR_MR21             EXTI_IMR_MR21_Msk                            </span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="preprocessor">#define EXTI_IMR_MR22_Pos         (22U)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6"> 1874</a></span><span class="preprocessor">#define EXTI_IMR_MR22_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR22_Pos)                  </span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 1875</a></span><span class="preprocessor">#define EXTI_IMR_MR22             EXTI_IMR_MR22_Msk                            </span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment">/* Reference Defines */</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="preprocessor">#define  EXTI_IMR_IM0                        EXTI_IMR_MR0</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="preprocessor">#define  EXTI_IMR_IM1                        EXTI_IMR_MR1</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="preprocessor">#define  EXTI_IMR_IM2                        EXTI_IMR_MR2</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="preprocessor">#define  EXTI_IMR_IM3                        EXTI_IMR_MR3</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="preprocessor">#define  EXTI_IMR_IM4                        EXTI_IMR_MR4</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="preprocessor">#define  EXTI_IMR_IM5                        EXTI_IMR_MR5</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="preprocessor">#define  EXTI_IMR_IM6                        EXTI_IMR_MR6</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="preprocessor">#define  EXTI_IMR_IM7                        EXTI_IMR_MR7</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="preprocessor">#define  EXTI_IMR_IM8                        EXTI_IMR_MR8</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="preprocessor">#define  EXTI_IMR_IM9                        EXTI_IMR_MR9</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="preprocessor">#define  EXTI_IMR_IM10                       EXTI_IMR_MR10</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="preprocessor">#define  EXTI_IMR_IM11                       EXTI_IMR_MR11</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="preprocessor">#define  EXTI_IMR_IM12                       EXTI_IMR_MR12</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="preprocessor">#define  EXTI_IMR_IM13                       EXTI_IMR_MR13</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="preprocessor">#define  EXTI_IMR_IM14                       EXTI_IMR_MR14</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="preprocessor">#define  EXTI_IMR_IM15                       EXTI_IMR_MR15</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="preprocessor">#define  EXTI_IMR_IM16                       EXTI_IMR_MR16</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="preprocessor">#define  EXTI_IMR_IM17                       EXTI_IMR_MR17</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">#define  EXTI_IMR_IM18                       EXTI_IMR_MR18</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="preprocessor">#define  EXTI_IMR_IM19                       EXTI_IMR_MR19</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="preprocessor">#define  EXTI_IMR_IM20                       EXTI_IMR_MR20</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="preprocessor">#define  EXTI_IMR_IM21                       EXTI_IMR_MR21</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="preprocessor">#define  EXTI_IMR_IM22                       EXTI_IMR_MR22</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="preprocessor">#define EXTI_IMR_IM_Pos           (0U)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 1902</a></span><span class="preprocessor">#define EXTI_IMR_IM_Msk           (0x7FFFFFUL &lt;&lt; EXTI_IMR_IM_Pos)               </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 1903</a></span><span class="preprocessor">#define EXTI_IMR_IM               EXTI_IMR_IM_Msk                              </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="preprocessor">#define EXTI_EMR_MR0_Pos          (0U)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 1907</a></span><span class="preprocessor">#define EXTI_EMR_MR0_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR0_Pos)                   </span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 1908</a></span><span class="preprocessor">#define EXTI_EMR_MR0              EXTI_EMR_MR0_Msk                             </span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="preprocessor">#define EXTI_EMR_MR1_Pos          (1U)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 1910</a></span><span class="preprocessor">#define EXTI_EMR_MR1_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR1_Pos)                   </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 1911</a></span><span class="preprocessor">#define EXTI_EMR_MR1              EXTI_EMR_MR1_Msk                             </span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="preprocessor">#define EXTI_EMR_MR2_Pos          (2U)</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 1913</a></span><span class="preprocessor">#define EXTI_EMR_MR2_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR2_Pos)                   </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 1914</a></span><span class="preprocessor">#define EXTI_EMR_MR2              EXTI_EMR_MR2_Msk                             </span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="preprocessor">#define EXTI_EMR_MR3_Pos          (3U)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 1916</a></span><span class="preprocessor">#define EXTI_EMR_MR3_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR3_Pos)                   </span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 1917</a></span><span class="preprocessor">#define EXTI_EMR_MR3              EXTI_EMR_MR3_Msk                             </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="preprocessor">#define EXTI_EMR_MR4_Pos          (4U)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 1919</a></span><span class="preprocessor">#define EXTI_EMR_MR4_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR4_Pos)                   </span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 1920</a></span><span class="preprocessor">#define EXTI_EMR_MR4              EXTI_EMR_MR4_Msk                             </span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="preprocessor">#define EXTI_EMR_MR5_Pos          (5U)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 1922</a></span><span class="preprocessor">#define EXTI_EMR_MR5_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR5_Pos)                   </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 1923</a></span><span class="preprocessor">#define EXTI_EMR_MR5              EXTI_EMR_MR5_Msk                             </span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="preprocessor">#define EXTI_EMR_MR6_Pos          (6U)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 1925</a></span><span class="preprocessor">#define EXTI_EMR_MR6_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR6_Pos)                   </span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 1926</a></span><span class="preprocessor">#define EXTI_EMR_MR6              EXTI_EMR_MR6_Msk                             </span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="preprocessor">#define EXTI_EMR_MR7_Pos          (7U)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 1928</a></span><span class="preprocessor">#define EXTI_EMR_MR7_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR7_Pos)                   </span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 1929</a></span><span class="preprocessor">#define EXTI_EMR_MR7              EXTI_EMR_MR7_Msk                             </span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="preprocessor">#define EXTI_EMR_MR8_Pos          (8U)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 1931</a></span><span class="preprocessor">#define EXTI_EMR_MR8_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR8_Pos)                   </span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 1932</a></span><span class="preprocessor">#define EXTI_EMR_MR8              EXTI_EMR_MR8_Msk                             </span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="preprocessor">#define EXTI_EMR_MR9_Pos          (9U)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 1934</a></span><span class="preprocessor">#define EXTI_EMR_MR9_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR9_Pos)                   </span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 1935</a></span><span class="preprocessor">#define EXTI_EMR_MR9              EXTI_EMR_MR9_Msk                             </span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="preprocessor">#define EXTI_EMR_MR10_Pos         (10U)</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 1937</a></span><span class="preprocessor">#define EXTI_EMR_MR10_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR10_Pos)                  </span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 1938</a></span><span class="preprocessor">#define EXTI_EMR_MR10             EXTI_EMR_MR10_Msk                            </span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="preprocessor">#define EXTI_EMR_MR11_Pos         (11U)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 1940</a></span><span class="preprocessor">#define EXTI_EMR_MR11_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR11_Pos)                  </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 1941</a></span><span class="preprocessor">#define EXTI_EMR_MR11             EXTI_EMR_MR11_Msk                            </span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="preprocessor">#define EXTI_EMR_MR12_Pos         (12U)</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 1943</a></span><span class="preprocessor">#define EXTI_EMR_MR12_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR12_Pos)                  </span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 1944</a></span><span class="preprocessor">#define EXTI_EMR_MR12             EXTI_EMR_MR12_Msk                            </span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="preprocessor">#define EXTI_EMR_MR13_Pos         (13U)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 1946</a></span><span class="preprocessor">#define EXTI_EMR_MR13_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR13_Pos)                  </span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 1947</a></span><span class="preprocessor">#define EXTI_EMR_MR13             EXTI_EMR_MR13_Msk                            </span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="preprocessor">#define EXTI_EMR_MR14_Pos         (14U)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 1949</a></span><span class="preprocessor">#define EXTI_EMR_MR14_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR14_Pos)                  </span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 1950</a></span><span class="preprocessor">#define EXTI_EMR_MR14             EXTI_EMR_MR14_Msk                            </span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="preprocessor">#define EXTI_EMR_MR15_Pos         (15U)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 1952</a></span><span class="preprocessor">#define EXTI_EMR_MR15_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR15_Pos)                  </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 1953</a></span><span class="preprocessor">#define EXTI_EMR_MR15             EXTI_EMR_MR15_Msk                            </span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="preprocessor">#define EXTI_EMR_MR16_Pos         (16U)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4"> 1955</a></span><span class="preprocessor">#define EXTI_EMR_MR16_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR16_Pos)                  </span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 1956</a></span><span class="preprocessor">#define EXTI_EMR_MR16             EXTI_EMR_MR16_Msk                            </span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="preprocessor">#define EXTI_EMR_MR17_Pos         (17U)</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 1958</a></span><span class="preprocessor">#define EXTI_EMR_MR17_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR17_Pos)                  </span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 1959</a></span><span class="preprocessor">#define EXTI_EMR_MR17             EXTI_EMR_MR17_Msk                            </span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="preprocessor">#define EXTI_EMR_MR18_Pos         (18U)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 1961</a></span><span class="preprocessor">#define EXTI_EMR_MR18_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR18_Pos)                  </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 1962</a></span><span class="preprocessor">#define EXTI_EMR_MR18             EXTI_EMR_MR18_Msk                            </span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="preprocessor">#define EXTI_EMR_MR19_Pos         (19U)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4"> 1964</a></span><span class="preprocessor">#define EXTI_EMR_MR19_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR19_Pos)                  </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 1965</a></span><span class="preprocessor">#define EXTI_EMR_MR19             EXTI_EMR_MR19_Msk                            </span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="preprocessor">#define EXTI_EMR_MR20_Pos         (20U)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c"> 1967</a></span><span class="preprocessor">#define EXTI_EMR_MR20_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR20_Pos)                  </span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 1968</a></span><span class="preprocessor">#define EXTI_EMR_MR20             EXTI_EMR_MR20_Msk                            </span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="preprocessor">#define EXTI_EMR_MR21_Pos         (21U)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532"> 1970</a></span><span class="preprocessor">#define EXTI_EMR_MR21_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR21_Pos)                  </span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 1971</a></span><span class="preprocessor">#define EXTI_EMR_MR21             EXTI_EMR_MR21_Msk                            </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">#define EXTI_EMR_MR22_Pos         (22U)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a"> 1973</a></span><span class="preprocessor">#define EXTI_EMR_MR22_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR22_Pos)                  </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 1974</a></span><span class="preprocessor">#define EXTI_EMR_MR22             EXTI_EMR_MR22_Msk                            </span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment">/* Reference Defines */</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="preprocessor">#define  EXTI_EMR_EM0                        EXTI_EMR_MR0</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="preprocessor">#define  EXTI_EMR_EM1                        EXTI_EMR_MR1</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="preprocessor">#define  EXTI_EMR_EM2                        EXTI_EMR_MR2</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="preprocessor">#define  EXTI_EMR_EM3                        EXTI_EMR_MR3</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="preprocessor">#define  EXTI_EMR_EM4                        EXTI_EMR_MR4</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="preprocessor">#define  EXTI_EMR_EM5                        EXTI_EMR_MR5</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="preprocessor">#define  EXTI_EMR_EM6                        EXTI_EMR_MR6</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="preprocessor">#define  EXTI_EMR_EM7                        EXTI_EMR_MR7</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="preprocessor">#define  EXTI_EMR_EM8                        EXTI_EMR_MR8</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="preprocessor">#define  EXTI_EMR_EM9                        EXTI_EMR_MR9</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="preprocessor">#define  EXTI_EMR_EM10                       EXTI_EMR_MR10</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="preprocessor">#define  EXTI_EMR_EM11                       EXTI_EMR_MR11</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="preprocessor">#define  EXTI_EMR_EM12                       EXTI_EMR_MR12</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="preprocessor">#define  EXTI_EMR_EM13                       EXTI_EMR_MR13</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="preprocessor">#define  EXTI_EMR_EM14                       EXTI_EMR_MR14</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="preprocessor">#define  EXTI_EMR_EM15                       EXTI_EMR_MR15</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="preprocessor">#define  EXTI_EMR_EM16                       EXTI_EMR_MR16</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="preprocessor">#define  EXTI_EMR_EM17                       EXTI_EMR_MR17</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="preprocessor">#define  EXTI_EMR_EM18                       EXTI_EMR_MR18</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="preprocessor">#define  EXTI_EMR_EM19                       EXTI_EMR_MR19</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="preprocessor">#define  EXTI_EMR_EM20                       EXTI_EMR_MR20</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="preprocessor">#define  EXTI_EMR_EM21                       EXTI_EMR_MR21</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="preprocessor">#define  EXTI_EMR_EM22                       EXTI_EMR_MR22</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span> </div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="preprocessor">#define EXTI_RTSR_TR0_Pos         (0U)</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 2003</a></span><span class="preprocessor">#define EXTI_RTSR_TR0_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR0_Pos)                  </span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 2004</a></span><span class="preprocessor">#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            </span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="preprocessor">#define EXTI_RTSR_TR1_Pos         (1U)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 2006</a></span><span class="preprocessor">#define EXTI_RTSR_TR1_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR1_Pos)                  </span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 2007</a></span><span class="preprocessor">#define EXTI_RTSR_TR1             EXTI_RTSR_TR1_Msk                            </span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="preprocessor">#define EXTI_RTSR_TR2_Pos         (2U)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 2009</a></span><span class="preprocessor">#define EXTI_RTSR_TR2_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR2_Pos)                  </span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 2010</a></span><span class="preprocessor">#define EXTI_RTSR_TR2             EXTI_RTSR_TR2_Msk                            </span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="preprocessor">#define EXTI_RTSR_TR3_Pos         (3U)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 2012</a></span><span class="preprocessor">#define EXTI_RTSR_TR3_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR3_Pos)                  </span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 2013</a></span><span class="preprocessor">#define EXTI_RTSR_TR3             EXTI_RTSR_TR3_Msk                            </span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="preprocessor">#define EXTI_RTSR_TR4_Pos         (4U)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 2015</a></span><span class="preprocessor">#define EXTI_RTSR_TR4_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR4_Pos)                  </span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 2016</a></span><span class="preprocessor">#define EXTI_RTSR_TR4             EXTI_RTSR_TR4_Msk                            </span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="preprocessor">#define EXTI_RTSR_TR5_Pos         (5U)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 2018</a></span><span class="preprocessor">#define EXTI_RTSR_TR5_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR5_Pos)                  </span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 2019</a></span><span class="preprocessor">#define EXTI_RTSR_TR5             EXTI_RTSR_TR5_Msk                            </span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="preprocessor">#define EXTI_RTSR_TR6_Pos         (6U)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 2021</a></span><span class="preprocessor">#define EXTI_RTSR_TR6_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR6_Pos)                  </span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 2022</a></span><span class="preprocessor">#define EXTI_RTSR_TR6             EXTI_RTSR_TR6_Msk                            </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="preprocessor">#define EXTI_RTSR_TR7_Pos         (7U)</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 2024</a></span><span class="preprocessor">#define EXTI_RTSR_TR7_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR7_Pos)                  </span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 2025</a></span><span class="preprocessor">#define EXTI_RTSR_TR7             EXTI_RTSR_TR7_Msk                            </span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="preprocessor">#define EXTI_RTSR_TR8_Pos         (8U)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 2027</a></span><span class="preprocessor">#define EXTI_RTSR_TR8_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR8_Pos)                  </span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 2028</a></span><span class="preprocessor">#define EXTI_RTSR_TR8             EXTI_RTSR_TR8_Msk                            </span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="preprocessor">#define EXTI_RTSR_TR9_Pos         (9U)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 2030</a></span><span class="preprocessor">#define EXTI_RTSR_TR9_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR9_Pos)                  </span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 2031</a></span><span class="preprocessor">#define EXTI_RTSR_TR9             EXTI_RTSR_TR9_Msk                            </span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="preprocessor">#define EXTI_RTSR_TR10_Pos        (10U)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 2033</a></span><span class="preprocessor">#define EXTI_RTSR_TR10_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR10_Pos)                 </span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 2034</a></span><span class="preprocessor">#define EXTI_RTSR_TR10            EXTI_RTSR_TR10_Msk                           </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="preprocessor">#define EXTI_RTSR_TR11_Pos        (11U)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 2036</a></span><span class="preprocessor">#define EXTI_RTSR_TR11_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR11_Pos)                 </span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 2037</a></span><span class="preprocessor">#define EXTI_RTSR_TR11            EXTI_RTSR_TR11_Msk                           </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="preprocessor">#define EXTI_RTSR_TR12_Pos        (12U)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 2039</a></span><span class="preprocessor">#define EXTI_RTSR_TR12_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR12_Pos)                 </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 2040</a></span><span class="preprocessor">#define EXTI_RTSR_TR12            EXTI_RTSR_TR12_Msk                           </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="preprocessor">#define EXTI_RTSR_TR13_Pos        (13U)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 2042</a></span><span class="preprocessor">#define EXTI_RTSR_TR13_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR13_Pos)                 </span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 2043</a></span><span class="preprocessor">#define EXTI_RTSR_TR13            EXTI_RTSR_TR13_Msk                           </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="preprocessor">#define EXTI_RTSR_TR14_Pos        (14U)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 2045</a></span><span class="preprocessor">#define EXTI_RTSR_TR14_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR14_Pos)                 </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 2046</a></span><span class="preprocessor">#define EXTI_RTSR_TR14            EXTI_RTSR_TR14_Msk                           </span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="preprocessor">#define EXTI_RTSR_TR15_Pos        (15U)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 2048</a></span><span class="preprocessor">#define EXTI_RTSR_TR15_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR15_Pos)                 </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 2049</a></span><span class="preprocessor">#define EXTI_RTSR_TR15            EXTI_RTSR_TR15_Msk                           </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">#define EXTI_RTSR_TR16_Pos        (16U)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 2051</a></span><span class="preprocessor">#define EXTI_RTSR_TR16_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR16_Pos)                 </span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 2052</a></span><span class="preprocessor">#define EXTI_RTSR_TR16            EXTI_RTSR_TR16_Msk                           </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">#define EXTI_RTSR_TR17_Pos        (17U)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 2054</a></span><span class="preprocessor">#define EXTI_RTSR_TR17_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR17_Pos)                 </span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 2055</a></span><span class="preprocessor">#define EXTI_RTSR_TR17            EXTI_RTSR_TR17_Msk                           </span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="preprocessor">#define EXTI_RTSR_TR18_Pos        (18U)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617"> 2057</a></span><span class="preprocessor">#define EXTI_RTSR_TR18_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR18_Pos)                 </span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 2058</a></span><span class="preprocessor">#define EXTI_RTSR_TR18            EXTI_RTSR_TR18_Msk                           </span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="preprocessor">#define EXTI_RTSR_TR19_Pos        (19U)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe"> 2060</a></span><span class="preprocessor">#define EXTI_RTSR_TR19_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR19_Pos)                 </span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 2061</a></span><span class="preprocessor">#define EXTI_RTSR_TR19            EXTI_RTSR_TR19_Msk                           </span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="preprocessor">#define EXTI_RTSR_TR20_Pos        (20U)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423"> 2063</a></span><span class="preprocessor">#define EXTI_RTSR_TR20_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR20_Pos)                 </span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 2064</a></span><span class="preprocessor">#define EXTI_RTSR_TR20            EXTI_RTSR_TR20_Msk                           </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="preprocessor">#define EXTI_RTSR_TR21_Pos        (21U)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210"> 2066</a></span><span class="preprocessor">#define EXTI_RTSR_TR21_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR21_Pos)                 </span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 2067</a></span><span class="preprocessor">#define EXTI_RTSR_TR21            EXTI_RTSR_TR21_Msk                           </span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="preprocessor">#define EXTI_RTSR_TR22_Pos        (22U)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f"> 2069</a></span><span class="preprocessor">#define EXTI_RTSR_TR22_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR22_Pos)                 </span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 2070</a></span><span class="preprocessor">#define EXTI_RTSR_TR22            EXTI_RTSR_TR22_Msk                           </span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="preprocessor">#define EXTI_FTSR_TR0_Pos         (0U)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 2074</a></span><span class="preprocessor">#define EXTI_FTSR_TR0_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR0_Pos)                  </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 2075</a></span><span class="preprocessor">#define EXTI_FTSR_TR0             EXTI_FTSR_TR0_Msk                            </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="preprocessor">#define EXTI_FTSR_TR1_Pos         (1U)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 2077</a></span><span class="preprocessor">#define EXTI_FTSR_TR1_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR1_Pos)                  </span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 2078</a></span><span class="preprocessor">#define EXTI_FTSR_TR1             EXTI_FTSR_TR1_Msk                            </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="preprocessor">#define EXTI_FTSR_TR2_Pos         (2U)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 2080</a></span><span class="preprocessor">#define EXTI_FTSR_TR2_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR2_Pos)                  </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 2081</a></span><span class="preprocessor">#define EXTI_FTSR_TR2             EXTI_FTSR_TR2_Msk                            </span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="preprocessor">#define EXTI_FTSR_TR3_Pos         (3U)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 2083</a></span><span class="preprocessor">#define EXTI_FTSR_TR3_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR3_Pos)                  </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 2084</a></span><span class="preprocessor">#define EXTI_FTSR_TR3             EXTI_FTSR_TR3_Msk                            </span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="preprocessor">#define EXTI_FTSR_TR4_Pos         (4U)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 2086</a></span><span class="preprocessor">#define EXTI_FTSR_TR4_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR4_Pos)                  </span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 2087</a></span><span class="preprocessor">#define EXTI_FTSR_TR4             EXTI_FTSR_TR4_Msk                            </span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="preprocessor">#define EXTI_FTSR_TR5_Pos         (5U)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 2089</a></span><span class="preprocessor">#define EXTI_FTSR_TR5_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR5_Pos)                  </span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 2090</a></span><span class="preprocessor">#define EXTI_FTSR_TR5             EXTI_FTSR_TR5_Msk                            </span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="preprocessor">#define EXTI_FTSR_TR6_Pos         (6U)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 2092</a></span><span class="preprocessor">#define EXTI_FTSR_TR6_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR6_Pos)                  </span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 2093</a></span><span class="preprocessor">#define EXTI_FTSR_TR6             EXTI_FTSR_TR6_Msk                            </span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="preprocessor">#define EXTI_FTSR_TR7_Pos         (7U)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 2095</a></span><span class="preprocessor">#define EXTI_FTSR_TR7_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR7_Pos)                  </span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 2096</a></span><span class="preprocessor">#define EXTI_FTSR_TR7             EXTI_FTSR_TR7_Msk                            </span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="preprocessor">#define EXTI_FTSR_TR8_Pos         (8U)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 2098</a></span><span class="preprocessor">#define EXTI_FTSR_TR8_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR8_Pos)                  </span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 2099</a></span><span class="preprocessor">#define EXTI_FTSR_TR8             EXTI_FTSR_TR8_Msk                            </span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="preprocessor">#define EXTI_FTSR_TR9_Pos         (9U)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 2101</a></span><span class="preprocessor">#define EXTI_FTSR_TR9_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR9_Pos)                  </span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 2102</a></span><span class="preprocessor">#define EXTI_FTSR_TR9             EXTI_FTSR_TR9_Msk                            </span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="preprocessor">#define EXTI_FTSR_TR10_Pos        (10U)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 2104</a></span><span class="preprocessor">#define EXTI_FTSR_TR10_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR10_Pos)                 </span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 2105</a></span><span class="preprocessor">#define EXTI_FTSR_TR10            EXTI_FTSR_TR10_Msk                           </span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="preprocessor">#define EXTI_FTSR_TR11_Pos        (11U)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 2107</a></span><span class="preprocessor">#define EXTI_FTSR_TR11_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR11_Pos)                 </span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 2108</a></span><span class="preprocessor">#define EXTI_FTSR_TR11            EXTI_FTSR_TR11_Msk                           </span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="preprocessor">#define EXTI_FTSR_TR12_Pos        (12U)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 2110</a></span><span class="preprocessor">#define EXTI_FTSR_TR12_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR12_Pos)                 </span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 2111</a></span><span class="preprocessor">#define EXTI_FTSR_TR12            EXTI_FTSR_TR12_Msk                           </span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="preprocessor">#define EXTI_FTSR_TR13_Pos        (13U)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 2113</a></span><span class="preprocessor">#define EXTI_FTSR_TR13_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR13_Pos)                 </span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 2114</a></span><span class="preprocessor">#define EXTI_FTSR_TR13            EXTI_FTSR_TR13_Msk                           </span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="preprocessor">#define EXTI_FTSR_TR14_Pos        (14U)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 2116</a></span><span class="preprocessor">#define EXTI_FTSR_TR14_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR14_Pos)                 </span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 2117</a></span><span class="preprocessor">#define EXTI_FTSR_TR14            EXTI_FTSR_TR14_Msk                           </span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="preprocessor">#define EXTI_FTSR_TR15_Pos        (15U)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 2119</a></span><span class="preprocessor">#define EXTI_FTSR_TR15_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR15_Pos)                 </span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 2120</a></span><span class="preprocessor">#define EXTI_FTSR_TR15            EXTI_FTSR_TR15_Msk                           </span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="preprocessor">#define EXTI_FTSR_TR16_Pos        (16U)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 2122</a></span><span class="preprocessor">#define EXTI_FTSR_TR16_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR16_Pos)                 </span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 2123</a></span><span class="preprocessor">#define EXTI_FTSR_TR16            EXTI_FTSR_TR16_Msk                           </span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="preprocessor">#define EXTI_FTSR_TR17_Pos        (17U)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 2125</a></span><span class="preprocessor">#define EXTI_FTSR_TR17_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR17_Pos)                 </span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 2126</a></span><span class="preprocessor">#define EXTI_FTSR_TR17            EXTI_FTSR_TR17_Msk                           </span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="preprocessor">#define EXTI_FTSR_TR18_Pos        (18U)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf"> 2128</a></span><span class="preprocessor">#define EXTI_FTSR_TR18_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR18_Pos)                 </span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 2129</a></span><span class="preprocessor">#define EXTI_FTSR_TR18            EXTI_FTSR_TR18_Msk                           </span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="preprocessor">#define EXTI_FTSR_TR19_Pos        (19U)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4"> 2131</a></span><span class="preprocessor">#define EXTI_FTSR_TR19_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR19_Pos)                 </span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 2132</a></span><span class="preprocessor">#define EXTI_FTSR_TR19            EXTI_FTSR_TR19_Msk                           </span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="preprocessor">#define EXTI_FTSR_TR20_Pos        (20U)</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36"> 2134</a></span><span class="preprocessor">#define EXTI_FTSR_TR20_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR20_Pos)                 </span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 2135</a></span><span class="preprocessor">#define EXTI_FTSR_TR20            EXTI_FTSR_TR20_Msk                           </span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="preprocessor">#define EXTI_FTSR_TR21_Pos        (21U)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064"> 2137</a></span><span class="preprocessor">#define EXTI_FTSR_TR21_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR21_Pos)                 </span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 2138</a></span><span class="preprocessor">#define EXTI_FTSR_TR21            EXTI_FTSR_TR21_Msk                           </span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="preprocessor">#define EXTI_FTSR_TR22_Pos        (22U)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a"> 2140</a></span><span class="preprocessor">#define EXTI_FTSR_TR22_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR22_Pos)                 </span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 2141</a></span><span class="preprocessor">#define EXTI_FTSR_TR22            EXTI_FTSR_TR22_Msk                           </span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos     (0U)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 2145</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER0_Pos)              </span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 2146</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER0         EXTI_SWIER_SWIER0_Msk                        </span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos     (1U)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 2148</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER1_Pos)              </span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 2149</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER1         EXTI_SWIER_SWIER1_Msk                        </span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos     (2U)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 2151</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER2_Pos)              </span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 2152</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER2         EXTI_SWIER_SWIER2_Msk                        </span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos     (3U)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 2154</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER3_Pos)              </span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 2155</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER3         EXTI_SWIER_SWIER3_Msk                        </span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos     (4U)</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 2157</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER4_Pos)              </span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 2158</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER4         EXTI_SWIER_SWIER4_Msk                        </span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos     (5U)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 2160</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER5_Pos)              </span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 2161</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER5         EXTI_SWIER_SWIER5_Msk                        </span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos     (6U)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 2163</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER6_Pos)              </span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 2164</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER6         EXTI_SWIER_SWIER6_Msk                        </span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos     (7U)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 2166</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER7_Pos)              </span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 2167</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER7         EXTI_SWIER_SWIER7_Msk                        </span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos     (8U)</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 2169</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER8_Pos)              </span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 2170</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER8         EXTI_SWIER_SWIER8_Msk                        </span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos     (9U)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 2172</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER9_Pos)              </span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 2173</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER9         EXTI_SWIER_SWIER9_Msk                        </span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos    (10U)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 2175</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER10_Pos)             </span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 2176</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER10        EXTI_SWIER_SWIER10_Msk                       </span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos    (11U)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 2178</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER11_Pos)             </span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 2179</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER11        EXTI_SWIER_SWIER11_Msk                       </span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos    (12U)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 2181</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER12_Pos)             </span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 2182</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER12        EXTI_SWIER_SWIER12_Msk                       </span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos    (13U)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 2184</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER13_Pos)             </span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 2185</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER13        EXTI_SWIER_SWIER13_Msk                       </span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos    (14U)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 2187</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER14_Pos)             </span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 2188</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER14        EXTI_SWIER_SWIER14_Msk                       </span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos    (15U)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 2190</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER15_Pos)             </span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 2191</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER15        EXTI_SWIER_SWIER15_Msk                       </span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos    (16U)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 2193</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER16_Pos)             </span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 2194</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER16        EXTI_SWIER_SWIER16_Msk                       </span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos    (17U)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 2196</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER17_Pos)             </span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 2197</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER17        EXTI_SWIER_SWIER17_Msk                       </span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="preprocessor">#define EXTI_SWIER_SWIER18_Pos    (18U)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002"> 2199</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER18_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER18_Pos)             </span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 2200</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER18        EXTI_SWIER_SWIER18_Msk                       </span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="preprocessor">#define EXTI_SWIER_SWIER19_Pos    (19U)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41"> 2202</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER19_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER19_Pos)             </span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 2203</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER19        EXTI_SWIER_SWIER19_Msk                       </span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="preprocessor">#define EXTI_SWIER_SWIER20_Pos    (20U)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445"> 2205</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER20_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER20_Pos)             </span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 2206</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER20        EXTI_SWIER_SWIER20_Msk                       </span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="preprocessor">#define EXTI_SWIER_SWIER21_Pos    (21U)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977"> 2208</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER21_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER21_Pos)             </span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 2209</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER21        EXTI_SWIER_SWIER21_Msk                       </span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="preprocessor">#define EXTI_SWIER_SWIER22_Pos    (22U)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3"> 2211</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER22_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER22_Pos)             </span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 2212</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER22        EXTI_SWIER_SWIER22_Msk                       </span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="preprocessor">#define EXTI_PR_PR0_Pos           (0U)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 2216</a></span><span class="preprocessor">#define EXTI_PR_PR0_Msk           (0x1UL &lt;&lt; EXTI_PR_PR0_Pos)                    </span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 2217</a></span><span class="preprocessor">#define EXTI_PR_PR0               EXTI_PR_PR0_Msk                              </span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="preprocessor">#define EXTI_PR_PR1_Pos           (1U)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 2219</a></span><span class="preprocessor">#define EXTI_PR_PR1_Msk           (0x1UL &lt;&lt; EXTI_PR_PR1_Pos)                    </span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 2220</a></span><span class="preprocessor">#define EXTI_PR_PR1               EXTI_PR_PR1_Msk                              </span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="preprocessor">#define EXTI_PR_PR2_Pos           (2U)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 2222</a></span><span class="preprocessor">#define EXTI_PR_PR2_Msk           (0x1UL &lt;&lt; EXTI_PR_PR2_Pos)                    </span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 2223</a></span><span class="preprocessor">#define EXTI_PR_PR2               EXTI_PR_PR2_Msk                              </span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="preprocessor">#define EXTI_PR_PR3_Pos           (3U)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 2225</a></span><span class="preprocessor">#define EXTI_PR_PR3_Msk           (0x1UL &lt;&lt; EXTI_PR_PR3_Pos)                    </span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 2226</a></span><span class="preprocessor">#define EXTI_PR_PR3               EXTI_PR_PR3_Msk                              </span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="preprocessor">#define EXTI_PR_PR4_Pos           (4U)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 2228</a></span><span class="preprocessor">#define EXTI_PR_PR4_Msk           (0x1UL &lt;&lt; EXTI_PR_PR4_Pos)                    </span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 2229</a></span><span class="preprocessor">#define EXTI_PR_PR4               EXTI_PR_PR4_Msk                              </span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="preprocessor">#define EXTI_PR_PR5_Pos           (5U)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 2231</a></span><span class="preprocessor">#define EXTI_PR_PR5_Msk           (0x1UL &lt;&lt; EXTI_PR_PR5_Pos)                    </span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 2232</a></span><span class="preprocessor">#define EXTI_PR_PR5               EXTI_PR_PR5_Msk                              </span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="preprocessor">#define EXTI_PR_PR6_Pos           (6U)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 2234</a></span><span class="preprocessor">#define EXTI_PR_PR6_Msk           (0x1UL &lt;&lt; EXTI_PR_PR6_Pos)                    </span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 2235</a></span><span class="preprocessor">#define EXTI_PR_PR6               EXTI_PR_PR6_Msk                              </span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="preprocessor">#define EXTI_PR_PR7_Pos           (7U)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 2237</a></span><span class="preprocessor">#define EXTI_PR_PR7_Msk           (0x1UL &lt;&lt; EXTI_PR_PR7_Pos)                    </span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 2238</a></span><span class="preprocessor">#define EXTI_PR_PR7               EXTI_PR_PR7_Msk                              </span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="preprocessor">#define EXTI_PR_PR8_Pos           (8U)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 2240</a></span><span class="preprocessor">#define EXTI_PR_PR8_Msk           (0x1UL &lt;&lt; EXTI_PR_PR8_Pos)                    </span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 2241</a></span><span class="preprocessor">#define EXTI_PR_PR8               EXTI_PR_PR8_Msk                              </span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="preprocessor">#define EXTI_PR_PR9_Pos           (9U)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 2243</a></span><span class="preprocessor">#define EXTI_PR_PR9_Msk           (0x1UL &lt;&lt; EXTI_PR_PR9_Pos)                    </span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 2244</a></span><span class="preprocessor">#define EXTI_PR_PR9               EXTI_PR_PR9_Msk                              </span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="preprocessor">#define EXTI_PR_PR10_Pos          (10U)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 2246</a></span><span class="preprocessor">#define EXTI_PR_PR10_Msk          (0x1UL &lt;&lt; EXTI_PR_PR10_Pos)                   </span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 2247</a></span><span class="preprocessor">#define EXTI_PR_PR10              EXTI_PR_PR10_Msk                             </span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="preprocessor">#define EXTI_PR_PR11_Pos          (11U)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 2249</a></span><span class="preprocessor">#define EXTI_PR_PR11_Msk          (0x1UL &lt;&lt; EXTI_PR_PR11_Pos)                   </span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 2250</a></span><span class="preprocessor">#define EXTI_PR_PR11              EXTI_PR_PR11_Msk                             </span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="preprocessor">#define EXTI_PR_PR12_Pos          (12U)</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 2252</a></span><span class="preprocessor">#define EXTI_PR_PR12_Msk          (0x1UL &lt;&lt; EXTI_PR_PR12_Pos)                   </span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 2253</a></span><span class="preprocessor">#define EXTI_PR_PR12              EXTI_PR_PR12_Msk                             </span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="preprocessor">#define EXTI_PR_PR13_Pos          (13U)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 2255</a></span><span class="preprocessor">#define EXTI_PR_PR13_Msk          (0x1UL &lt;&lt; EXTI_PR_PR13_Pos)                   </span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 2256</a></span><span class="preprocessor">#define EXTI_PR_PR13              EXTI_PR_PR13_Msk                             </span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="preprocessor">#define EXTI_PR_PR14_Pos          (14U)</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 2258</a></span><span class="preprocessor">#define EXTI_PR_PR14_Msk          (0x1UL &lt;&lt; EXTI_PR_PR14_Pos)                   </span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 2259</a></span><span class="preprocessor">#define EXTI_PR_PR14              EXTI_PR_PR14_Msk                             </span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="preprocessor">#define EXTI_PR_PR15_Pos          (15U)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 2261</a></span><span class="preprocessor">#define EXTI_PR_PR15_Msk          (0x1UL &lt;&lt; EXTI_PR_PR15_Pos)                   </span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 2262</a></span><span class="preprocessor">#define EXTI_PR_PR15              EXTI_PR_PR15_Msk                             </span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="preprocessor">#define EXTI_PR_PR16_Pos          (16U)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 2264</a></span><span class="preprocessor">#define EXTI_PR_PR16_Msk          (0x1UL &lt;&lt; EXTI_PR_PR16_Pos)                   </span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 2265</a></span><span class="preprocessor">#define EXTI_PR_PR16              EXTI_PR_PR16_Msk                             </span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="preprocessor">#define EXTI_PR_PR17_Pos          (17U)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 2267</a></span><span class="preprocessor">#define EXTI_PR_PR17_Msk          (0x1UL &lt;&lt; EXTI_PR_PR17_Pos)                   </span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 2268</a></span><span class="preprocessor">#define EXTI_PR_PR17              EXTI_PR_PR17_Msk                             </span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="preprocessor">#define EXTI_PR_PR18_Pos          (18U)</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a"> 2270</a></span><span class="preprocessor">#define EXTI_PR_PR18_Msk          (0x1UL &lt;&lt; EXTI_PR_PR18_Pos)                   </span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 2271</a></span><span class="preprocessor">#define EXTI_PR_PR18              EXTI_PR_PR18_Msk                             </span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="preprocessor">#define EXTI_PR_PR19_Pos          (19U)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78"> 2273</a></span><span class="preprocessor">#define EXTI_PR_PR19_Msk          (0x1UL &lt;&lt; EXTI_PR_PR19_Pos)                   </span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 2274</a></span><span class="preprocessor">#define EXTI_PR_PR19              EXTI_PR_PR19_Msk                             </span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span><span class="preprocessor">#define EXTI_PR_PR20_Pos          (20U)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4"> 2276</a></span><span class="preprocessor">#define EXTI_PR_PR20_Msk          (0x1UL &lt;&lt; EXTI_PR_PR20_Pos)                   </span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 2277</a></span><span class="preprocessor">#define EXTI_PR_PR20              EXTI_PR_PR20_Msk                             </span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="preprocessor">#define EXTI_PR_PR21_Pos          (21U)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba"> 2279</a></span><span class="preprocessor">#define EXTI_PR_PR21_Msk          (0x1UL &lt;&lt; EXTI_PR_PR21_Pos)                   </span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 2280</a></span><span class="preprocessor">#define EXTI_PR_PR21              EXTI_PR_PR21_Msk                             </span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="preprocessor">#define EXTI_PR_PR22_Pos          (22U)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a"> 2282</a></span><span class="preprocessor">#define EXTI_PR_PR22_Msk          (0x1UL &lt;&lt; EXTI_PR_PR22_Pos)                   </span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 2283</a></span><span class="preprocessor">#define EXTI_PR_PR22              EXTI_PR_PR22_Msk                             </span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="preprocessor">#define FLASH_ACR_LATENCY_Pos          (0U)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 2292</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Msk          (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)         </span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="preprocessor">#define FLASH_ACR_LATENCY              FLASH_ACR_LATENCY_Msk</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="preprocessor">#define FLASH_ACR_LATENCY_0WS          0x00000000U</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="preprocessor">#define FLASH_ACR_LATENCY_1WS          0x00000001U</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="preprocessor">#define FLASH_ACR_LATENCY_2WS          0x00000002U</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">#define FLASH_ACR_LATENCY_3WS          0x00000003U</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="preprocessor">#define FLASH_ACR_LATENCY_4WS          0x00000004U</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="preprocessor">#define FLASH_ACR_LATENCY_5WS          0x00000005U</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="preprocessor">#define FLASH_ACR_LATENCY_6WS          0x00000006U</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="preprocessor">#define FLASH_ACR_LATENCY_7WS          0x00000007U</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span> </div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span> </div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos           (8U)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179"> 2305</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk           (0x1UL &lt;&lt; FLASH_ACR_PRFTEN_Pos)          </span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="preprocessor">#define FLASH_ACR_PRFTEN               FLASH_ACR_PRFTEN_Msk</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="preprocessor">#define FLASH_ACR_ICEN_Pos             (9U)</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9"> 2308</a></span><span class="preprocessor">#define FLASH_ACR_ICEN_Msk             (0x1UL &lt;&lt; FLASH_ACR_ICEN_Pos)            </span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="preprocessor">#define FLASH_ACR_ICEN                 FLASH_ACR_ICEN_Msk</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="preprocessor">#define FLASH_ACR_DCEN_Pos             (10U)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5"> 2311</a></span><span class="preprocessor">#define FLASH_ACR_DCEN_Msk             (0x1UL &lt;&lt; FLASH_ACR_DCEN_Pos)            </span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="preprocessor">#define FLASH_ACR_DCEN                 FLASH_ACR_DCEN_Msk</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="preprocessor">#define FLASH_ACR_ICRST_Pos            (11U)</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea"> 2314</a></span><span class="preprocessor">#define FLASH_ACR_ICRST_Msk            (0x1UL &lt;&lt; FLASH_ACR_ICRST_Pos)           </span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="preprocessor">#define FLASH_ACR_ICRST                FLASH_ACR_ICRST_Msk</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="preprocessor">#define FLASH_ACR_DCRST_Pos            (12U)</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede"> 2317</a></span><span class="preprocessor">#define FLASH_ACR_DCRST_Msk            (0x1UL &lt;&lt; FLASH_ACR_DCRST_Pos)           </span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="preprocessor">#define FLASH_ACR_DCRST                FLASH_ACR_DCRST_Msk</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS_Pos    (10U)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e53f8ca7c06552c5383884a01908a58"> 2320</a></span><span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS_Msk    (0x10008FUL &lt;&lt; FLASH_ACR_BYTE0_ADDRESS_Pos) </span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS        FLASH_ACR_BYTE0_ADDRESS_Msk</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS_Pos    (0U)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb60f05f974d5fa62cea9de4dc907d1"> 2323</a></span><span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS_Msk    (0x40023C03UL &lt;&lt; FLASH_ACR_BYTE2_ADDRESS_Pos) </span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS        FLASH_ACR_BYTE2_ADDRESS_Msk</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span> </div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="preprocessor">#define FLASH_SR_EOP_Pos               (0U)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 2328</a></span><span class="preprocessor">#define FLASH_SR_EOP_Msk               (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)              </span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="preprocessor">#define FLASH_SR_EOP                   FLASH_SR_EOP_Msk</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="preprocessor">#define FLASH_SR_SOP_Pos               (1U)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd0272b01aaf5f6f7d69cd5906f3d755"> 2331</a></span><span class="preprocessor">#define FLASH_SR_SOP_Msk               (0x1UL &lt;&lt; FLASH_SR_SOP_Pos)              </span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="preprocessor">#define FLASH_SR_SOP                   FLASH_SR_SOP_Msk</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="preprocessor">#define FLASH_SR_WRPERR_Pos            (4U)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 2334</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Msk            (0x1UL &lt;&lt; FLASH_SR_WRPERR_Pos)           </span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="preprocessor">#define FLASH_SR_WRPERR                FLASH_SR_WRPERR_Msk</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="preprocessor">#define FLASH_SR_PGAERR_Pos            (5U)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 2337</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Msk            (0x1UL &lt;&lt; FLASH_SR_PGAERR_Pos)           </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="preprocessor">#define FLASH_SR_PGAERR                FLASH_SR_PGAERR_Msk</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="preprocessor">#define FLASH_SR_PGPERR_Pos            (6U)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6caf6ab98ec1dd59205297dcf582c945"> 2340</a></span><span class="preprocessor">#define FLASH_SR_PGPERR_Msk            (0x1UL &lt;&lt; FLASH_SR_PGPERR_Pos)           </span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="preprocessor">#define FLASH_SR_PGPERR                FLASH_SR_PGPERR_Msk</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="preprocessor">#define FLASH_SR_PGSERR_Pos            (7U)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be"> 2343</a></span><span class="preprocessor">#define FLASH_SR_PGSERR_Msk            (0x1UL &lt;&lt; FLASH_SR_PGSERR_Pos)           </span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="preprocessor">#define FLASH_SR_PGSERR                FLASH_SR_PGSERR_Msk</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="preprocessor">#define FLASH_SR_RDERR_Pos            (8U)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8"> 2346</a></span><span class="preprocessor">#define FLASH_SR_RDERR_Msk            (0x1UL &lt;&lt; FLASH_SR_RDERR_Pos)             </span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="preprocessor">#define FLASH_SR_RDERR                FLASH_SR_RDERR_Msk</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="preprocessor">#define FLASH_SR_BSY_Pos               (16U)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 2349</a></span><span class="preprocessor">#define FLASH_SR_BSY_Msk               (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)              </span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="preprocessor">#define FLASH_SR_BSY                   FLASH_SR_BSY_Msk</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="preprocessor">#define FLASH_CR_PG_Pos                (0U)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 2354</a></span><span class="preprocessor">#define FLASH_CR_PG_Msk                (0x1UL &lt;&lt; FLASH_CR_PG_Pos)               </span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="preprocessor">#define FLASH_CR_PG                    FLASH_CR_PG_Msk</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="preprocessor">#define FLASH_CR_SER_Pos               (1U)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6479f79813e55ff738208840dd3abfeb"> 2357</a></span><span class="preprocessor">#define FLASH_CR_SER_Msk               (0x1UL &lt;&lt; FLASH_CR_SER_Pos)              </span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="preprocessor">#define FLASH_CR_SER                   FLASH_CR_SER_Msk</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="preprocessor">#define FLASH_CR_MER_Pos               (2U)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 2360</a></span><span class="preprocessor">#define FLASH_CR_MER_Msk               (0x1UL &lt;&lt; FLASH_CR_MER_Pos)              </span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="preprocessor">#define FLASH_CR_MER                   FLASH_CR_MER_Msk</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="preprocessor">#define FLASH_CR_SNB_Pos               (3U)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d162f1700e851ee1f94a541f761c7d"> 2363</a></span><span class="preprocessor">#define FLASH_CR_SNB_Msk               (0x1FUL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="preprocessor">#define FLASH_CR_SNB                   FLASH_CR_SNB_Msk</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9937f2386c7127f9855f68e2ec121448"> 2365</a></span><span class="preprocessor">#define FLASH_CR_SNB_0                 (0x01UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c4abfe231ffeab3f34a97c171427b"> 2366</a></span><span class="preprocessor">#define FLASH_CR_SNB_1                 (0x02UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c44361d3aaf062fc6b288b1d44b988"> 2367</a></span><span class="preprocessor">#define FLASH_CR_SNB_2                 (0x04UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga417708b5b7aabfe219fb671f2955af31"> 2368</a></span><span class="preprocessor">#define FLASH_CR_SNB_3                 (0x08UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734972442e2704a86bfb69c5707b33a1"> 2369</a></span><span class="preprocessor">#define FLASH_CR_SNB_4                 (0x10UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="preprocessor">#define FLASH_CR_PSIZE_Pos             (8U)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6b8486e155b78a7617fe046bade831"> 2371</a></span><span class="preprocessor">#define FLASH_CR_PSIZE_Msk             (0x3UL &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="preprocessor">#define FLASH_CR_PSIZE                 FLASH_CR_PSIZE_Msk</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6"> 2373</a></span><span class="preprocessor">#define FLASH_CR_PSIZE_0               (0x1UL &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196dca8b265486bf05782e6bbe81d854"> 2374</a></span><span class="preprocessor">#define FLASH_CR_PSIZE_1               (0x2UL &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="preprocessor">#define FLASH_CR_STRT_Pos              (16U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 2376</a></span><span class="preprocessor">#define FLASH_CR_STRT_Msk              (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)             </span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="preprocessor">#define FLASH_CR_STRT                  FLASH_CR_STRT_Msk</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="preprocessor">#define FLASH_CR_EOPIE_Pos             (24U)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 2379</a></span><span class="preprocessor">#define FLASH_CR_EOPIE_Msk             (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)            </span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="preprocessor">#define FLASH_CR_EOPIE                 FLASH_CR_EOPIE_Msk</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="preprocessor">#define FLASH_CR_ERRIE_Pos             (25U)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="preprocessor">#define FLASH_CR_ERRIE_Msk             (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="preprocessor">#define FLASH_CR_ERRIE                 FLASH_CR_ERRIE_Msk</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="preprocessor">#define FLASH_CR_LOCK_Pos              (31U)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 2385</a></span><span class="preprocessor">#define FLASH_CR_LOCK_Msk              (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)             </span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="preprocessor">#define FLASH_CR_LOCK                  FLASH_CR_LOCK_Msk</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span> </div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="preprocessor">#define FLASH_OPTCR_OPTLOCK_Pos        (0U)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fb506626a51c8b29c864573f6c2835"> 2390</a></span><span class="preprocessor">#define FLASH_OPTCR_OPTLOCK_Msk        (0x1UL &lt;&lt; FLASH_OPTCR_OPTLOCK_Pos)       </span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="preprocessor">#define FLASH_OPTCR_OPTLOCK            FLASH_OPTCR_OPTLOCK_Msk</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="preprocessor">#define FLASH_OPTCR_OPTSTRT_Pos        (1U)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93699ed3b5dc9bb83833f2bf1610b11"> 2393</a></span><span class="preprocessor">#define FLASH_OPTCR_OPTSTRT_Msk        (0x1UL &lt;&lt; FLASH_OPTCR_OPTSTRT_Pos)       </span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="preprocessor">#define FLASH_OPTCR_OPTSTRT            FLASH_OPTCR_OPTSTRT_Msk</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span> </div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_0          0x00000004U</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_1          0x00000008U</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_Pos        (2U)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bbb4145b4e60c9aba5a41b52ca7de42"> 2399</a></span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_Msk        (0x3UL &lt;&lt; FLASH_OPTCR_BOR_LEV_Pos)       </span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV            FLASH_OPTCR_BOR_LEV_Msk</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="preprocessor">#define FLASH_OPTCR_WDG_SW_Pos         (5U)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a820fdb171a46fddcc020aa769a7b87"> 2402</a></span><span class="preprocessor">#define FLASH_OPTCR_WDG_SW_Msk         (0x1UL &lt;&lt; FLASH_OPTCR_WDG_SW_Pos)        </span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="preprocessor">#define FLASH_OPTCR_WDG_SW             FLASH_OPTCR_WDG_SW_Msk</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="preprocessor">#define FLASH_OPTCR_nRST_STOP_Pos      (6U)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203b0fae4100b7cb942d38ab22459793"> 2405</a></span><span class="preprocessor">#define FLASH_OPTCR_nRST_STOP_Msk      (0x1UL &lt;&lt; FLASH_OPTCR_nRST_STOP_Pos)     </span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="preprocessor">#define FLASH_OPTCR_nRST_STOP          FLASH_OPTCR_nRST_STOP_Msk</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY_Pos     (7U)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c3e4e48e88b93407109e671e8aaf0e"> 2408</a></span><span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY_Msk     (0x1UL &lt;&lt; FLASH_OPTCR_nRST_STDBY_Pos)    </span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY         FLASH_OPTCR_nRST_STDBY_Msk</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="preprocessor">#define FLASH_OPTCR_RDP_Pos            (8U)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc4c590daea652ce57f3a44a6a67d84"> 2411</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_Msk            (0xFFUL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="preprocessor">#define FLASH_OPTCR_RDP                FLASH_OPTCR_RDP_Msk</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd79ca0fb8dd121074f40b83b2313d12"> 2413</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_0              (0x01UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935fe4b6ea955b3dc26110f19e894e60"> 2414</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_1              (0x02UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02ba844244e374fe8105a7cad59ad523"> 2415</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_2              (0x04UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844d4d62b7de476c90dd5f971f5e9041"> 2416</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_3              (0x08UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709"> 2417</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_4              (0x10UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd"> 2418</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_5              (0x20UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18946cdea0f463f1e5386f42986f7e67"> 2419</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_6              (0x40UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00a8584a84d18d76e147e4873740b4d"> 2420</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_7              (0x80UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_Pos           (16U)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33aa677769879cad328db0ee92829df"> 2422</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_Msk           (0xFFFUL &lt;&lt; FLASH_OPTCR_nWRP_Pos)        </span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="preprocessor">#define FLASH_OPTCR_nWRP               FLASH_OPTCR_nWRP_Msk</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_0             0x00010000U</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_1             0x00020000U</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_2             0x00040000U</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_3             0x00080000U</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_4             0x00100000U</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_5             0x00200000U</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_6             0x00400000U</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_7             0x00800000U</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_8             0x01000000U</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_9             0x02000000U</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_10            0x04000000U</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_11            0x08000000U</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span> </div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_Pos          (16U)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584b3c849783bc64b9fde5f4f15090b6"> 2439</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_Msk          (0xFFFUL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="preprocessor">#define FLASH_OPTCR1_nWRP              FLASH_OPTCR1_nWRP_Msk</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8704f7d9b4f2ed666a36fd524200393"> 2441</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_0            (0x001UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37"> 2442</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_1            (0x002UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95055e7aee08960157182164896ab53e"> 2443</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_2            (0x004UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5"> 2444</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_3            (0x008UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552186f19bc88ebbceb4b20fd17fa15c"> 2445</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_4            (0x010UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4370733a7b56759492f1af72272d086"> 2446</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_5            (0x020UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907"> 2447</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_6            (0x040UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf"> 2448</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_7            (0x080UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97aac6b31d856505401e3bef486df10f"> 2449</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_8            (0x100UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d"> 2450</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_9            (0x200UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf08f9db2b0ca30861faac54b6df672e"> 2451</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_10           (0x400UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244656eb3ca465d38aba14e92f8c5870"> 2452</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_11           (0x800UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">/*                            General Purpose I/O                             */</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="preprocessor">#define GPIO_MODER_MODER0_Pos            (0U)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd"> 2461</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="preprocessor">#define GPIO_MODER_MODER0                GPIO_MODER_MODER0_Msk</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 2463</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_0              (0x1UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 2464</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_1              (0x2UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="preprocessor">#define GPIO_MODER_MODER1_Pos            (2U)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d"> 2466</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="preprocessor">#define GPIO_MODER_MODER1                GPIO_MODER_MODER1_Msk</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 2468</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_0              (0x1UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 2469</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_1              (0x2UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="preprocessor">#define GPIO_MODER_MODER2_Pos            (4U)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83"> 2471</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="preprocessor">#define GPIO_MODER_MODER2                GPIO_MODER_MODER2_Msk</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 2473</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_0              (0x1UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 2474</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_1              (0x2UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="preprocessor">#define GPIO_MODER_MODER3_Pos            (6U)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25"> 2476</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="preprocessor">#define GPIO_MODER_MODER3                GPIO_MODER_MODER3_Msk</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 2478</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_0              (0x1UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 2479</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_1              (0x2UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="preprocessor">#define GPIO_MODER_MODER4_Pos            (8U)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5"> 2481</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="preprocessor">#define GPIO_MODER_MODER4                GPIO_MODER_MODER4_Msk</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 2483</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_0              (0x1UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 2484</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_1              (0x2UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="preprocessor">#define GPIO_MODER_MODER5_Pos            (10U)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac"> 2486</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="preprocessor">#define GPIO_MODER_MODER5                GPIO_MODER_MODER5_Msk</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 2488</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_0              (0x1UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 2489</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_1              (0x2UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="preprocessor">#define GPIO_MODER_MODER6_Pos            (12U)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"> 2491</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="preprocessor">#define GPIO_MODER_MODER6                GPIO_MODER_MODER6_Msk</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 2493</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_0              (0x1UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 2494</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_1              (0x2UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="preprocessor">#define GPIO_MODER_MODER7_Pos            (14U)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5"> 2496</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="preprocessor">#define GPIO_MODER_MODER7                GPIO_MODER_MODER7_Msk</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 2498</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_0              (0x1UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 2499</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_1              (0x2UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="preprocessor">#define GPIO_MODER_MODER8_Pos            (16U)</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087"> 2501</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="preprocessor">#define GPIO_MODER_MODER8                GPIO_MODER_MODER8_Msk</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 2503</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_0              (0x1UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 2504</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_1              (0x2UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="preprocessor">#define GPIO_MODER_MODER9_Pos            (18U)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b"> 2506</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="preprocessor">#define GPIO_MODER_MODER9                GPIO_MODER_MODER9_Msk</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 2508</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_0              (0x1UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 2509</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_1              (0x2UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="preprocessor">#define GPIO_MODER_MODER10_Pos           (20U)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178"> 2511</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="preprocessor">#define GPIO_MODER_MODER10               GPIO_MODER_MODER10_Msk</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 2513</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_0             (0x1UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 2514</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_1             (0x2UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="preprocessor">#define GPIO_MODER_MODER11_Pos           (22U)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d"> 2516</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="preprocessor">#define GPIO_MODER_MODER11               GPIO_MODER_MODER11_Msk</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 2518</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_0             (0x1UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 2519</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_1             (0x2UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="preprocessor">#define GPIO_MODER_MODER12_Pos           (24U)</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd"> 2521</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="preprocessor">#define GPIO_MODER_MODER12               GPIO_MODER_MODER12_Msk</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 2523</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_0             (0x1UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 2524</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_1             (0x2UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="preprocessor">#define GPIO_MODER_MODER13_Pos           (26U)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e"> 2526</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="preprocessor">#define GPIO_MODER_MODER13               GPIO_MODER_MODER13_Msk</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 2528</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_0             (0x1UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 2529</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_1             (0x2UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="preprocessor">#define GPIO_MODER_MODER14_Pos           (28U)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0"> 2531</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="preprocessor">#define GPIO_MODER_MODER14               GPIO_MODER_MODER14_Msk</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 2533</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_0             (0x1UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 2534</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_1             (0x2UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="preprocessor">#define GPIO_MODER_MODER15_Pos           (30U)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad"> 2536</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="preprocessor">#define GPIO_MODER_MODER15               GPIO_MODER_MODER15_Msk</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 2538</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_0             (0x1UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 2539</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_1             (0x2UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="preprocessor">#define GPIO_MODER_MODE0_Pos             GPIO_MODER_MODER0_Pos</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="preprocessor">#define GPIO_MODER_MODE0_Msk             GPIO_MODER_MODER0_Msk</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="preprocessor">#define GPIO_MODER_MODE0                 GPIO_MODER_MODER0</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span><span class="preprocessor">#define GPIO_MODER_MODE0_0               GPIO_MODER_MODER0_0</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><span class="preprocessor">#define GPIO_MODER_MODE0_1               GPIO_MODER_MODER0_1</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="preprocessor">#define GPIO_MODER_MODE1_Pos             GPIO_MODER_MODER1_Pos</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><span class="preprocessor">#define GPIO_MODER_MODE1_Msk             GPIO_MODER_MODER1_Msk</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="preprocessor">#define GPIO_MODER_MODE1                 GPIO_MODER_MODER1</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="preprocessor">#define GPIO_MODER_MODE1_0               GPIO_MODER_MODER1_0</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="preprocessor">#define GPIO_MODER_MODE1_1               GPIO_MODER_MODER1_1</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="preprocessor">#define GPIO_MODER_MODE2_Pos             GPIO_MODER_MODER2_Pos</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="preprocessor">#define GPIO_MODER_MODE2_Msk             GPIO_MODER_MODER2_Msk</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="preprocessor">#define GPIO_MODER_MODE2                 GPIO_MODER_MODER2</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="preprocessor">#define GPIO_MODER_MODE2_0               GPIO_MODER_MODER2_0</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="preprocessor">#define GPIO_MODER_MODE2_1               GPIO_MODER_MODER2_1</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="preprocessor">#define GPIO_MODER_MODE3_Pos             GPIO_MODER_MODER3_Pos</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span><span class="preprocessor">#define GPIO_MODER_MODE3_Msk             GPIO_MODER_MODER3_Msk</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><span class="preprocessor">#define GPIO_MODER_MODE3                 GPIO_MODER_MODER3</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span><span class="preprocessor">#define GPIO_MODER_MODE3_0               GPIO_MODER_MODER3_0</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="preprocessor">#define GPIO_MODER_MODE3_1               GPIO_MODER_MODER3_1</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="preprocessor">#define GPIO_MODER_MODE4_Pos             GPIO_MODER_MODER4_Pos</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="preprocessor">#define GPIO_MODER_MODE4_Msk             GPIO_MODER_MODER4_Msk</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="preprocessor">#define GPIO_MODER_MODE4                 GPIO_MODER_MODER4</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="preprocessor">#define GPIO_MODER_MODE4_0               GPIO_MODER_MODER4_0</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="preprocessor">#define GPIO_MODER_MODE4_1               GPIO_MODER_MODER4_1</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="preprocessor">#define GPIO_MODER_MODE5_Pos             GPIO_MODER_MODER5_Pos</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="preprocessor">#define GPIO_MODER_MODE5_Msk             GPIO_MODER_MODER5_Msk</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span><span class="preprocessor">#define GPIO_MODER_MODE5                 GPIO_MODER_MODER5</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span><span class="preprocessor">#define GPIO_MODER_MODE5_0               GPIO_MODER_MODER5_0</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="preprocessor">#define GPIO_MODER_MODE5_1               GPIO_MODER_MODER5_1</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="preprocessor">#define GPIO_MODER_MODE6_Pos             GPIO_MODER_MODER6_Pos</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="preprocessor">#define GPIO_MODER_MODE6_Msk             GPIO_MODER_MODER6_Msk</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="preprocessor">#define GPIO_MODER_MODE6                 GPIO_MODER_MODER6</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="preprocessor">#define GPIO_MODER_MODE6_0               GPIO_MODER_MODER6_0</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="preprocessor">#define GPIO_MODER_MODE6_1               GPIO_MODER_MODER6_1</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="preprocessor">#define GPIO_MODER_MODE7_Pos             GPIO_MODER_MODER7_Pos</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="preprocessor">#define GPIO_MODER_MODE7_Msk             GPIO_MODER_MODER7_Msk</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="preprocessor">#define GPIO_MODER_MODE7                 GPIO_MODER_MODER7</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="preprocessor">#define GPIO_MODER_MODE7_0               GPIO_MODER_MODER7_0</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="preprocessor">#define GPIO_MODER_MODE7_1               GPIO_MODER_MODER7_1</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span><span class="preprocessor">#define GPIO_MODER_MODE8_Pos             GPIO_MODER_MODER8_Pos</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="preprocessor">#define GPIO_MODER_MODE8_Msk             GPIO_MODER_MODER8_Msk</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="preprocessor">#define GPIO_MODER_MODE8                 GPIO_MODER_MODER8</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="preprocessor">#define GPIO_MODER_MODE8_0               GPIO_MODER_MODER8_0</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><span class="preprocessor">#define GPIO_MODER_MODE8_1               GPIO_MODER_MODER8_1</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="preprocessor">#define GPIO_MODER_MODE9_Pos             GPIO_MODER_MODER9_Pos</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="preprocessor">#define GPIO_MODER_MODE9_Msk             GPIO_MODER_MODER9_Msk</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="preprocessor">#define GPIO_MODER_MODE9                 GPIO_MODER_MODER9</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="preprocessor">#define GPIO_MODER_MODE9_0               GPIO_MODER_MODER9_0</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="preprocessor">#define GPIO_MODER_MODE9_1               GPIO_MODER_MODER9_1</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="preprocessor">#define GPIO_MODER_MODE10_Pos            GPIO_MODER_MODER10_Pos</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="preprocessor">#define GPIO_MODER_MODE10_Msk            GPIO_MODER_MODER10_Msk</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="preprocessor">#define GPIO_MODER_MODE10                GPIO_MODER_MODER10</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="preprocessor">#define GPIO_MODER_MODE10_0              GPIO_MODER_MODER10_0</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="preprocessor">#define GPIO_MODER_MODE10_1              GPIO_MODER_MODER10_1</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="preprocessor">#define GPIO_MODER_MODE11_Pos            GPIO_MODER_MODER11_Pos</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="preprocessor">#define GPIO_MODER_MODE11_Msk            GPIO_MODER_MODER11_Msk</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="preprocessor">#define GPIO_MODER_MODE11                GPIO_MODER_MODER11</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="preprocessor">#define GPIO_MODER_MODE11_0              GPIO_MODER_MODER11_0</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="preprocessor">#define GPIO_MODER_MODE11_1              GPIO_MODER_MODER11_1</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="preprocessor">#define GPIO_MODER_MODE12_Pos            GPIO_MODER_MODER12_Pos</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span><span class="preprocessor">#define GPIO_MODER_MODE12_Msk            GPIO_MODER_MODER12_Msk</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span><span class="preprocessor">#define GPIO_MODER_MODE12                GPIO_MODER_MODER12</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="preprocessor">#define GPIO_MODER_MODE12_0              GPIO_MODER_MODER12_0</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="preprocessor">#define GPIO_MODER_MODE12_1              GPIO_MODER_MODER12_1</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="preprocessor">#define GPIO_MODER_MODE13_Pos            GPIO_MODER_MODER13_Pos</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="preprocessor">#define GPIO_MODER_MODE13_Msk            GPIO_MODER_MODER13_Msk</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="preprocessor">#define GPIO_MODER_MODE13                GPIO_MODER_MODER13</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="preprocessor">#define GPIO_MODER_MODE13_0              GPIO_MODER_MODER13_0</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="preprocessor">#define GPIO_MODER_MODE13_1              GPIO_MODER_MODER13_1</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="preprocessor">#define GPIO_MODER_MODE14_Pos            GPIO_MODER_MODER14_Pos</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="preprocessor">#define GPIO_MODER_MODE14_Msk            GPIO_MODER_MODER14_Msk</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="preprocessor">#define GPIO_MODER_MODE14                GPIO_MODER_MODER14</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="preprocessor">#define GPIO_MODER_MODE14_0              GPIO_MODER_MODER14_0</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="preprocessor">#define GPIO_MODER_MODE14_1              GPIO_MODER_MODER14_1</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="preprocessor">#define GPIO_MODER_MODE15_Pos            GPIO_MODER_MODER15_Pos</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="preprocessor">#define GPIO_MODER_MODE15_Msk            GPIO_MODER_MODER15_Msk</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="preprocessor">#define GPIO_MODER_MODE15                GPIO_MODER_MODER15</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="preprocessor">#define GPIO_MODER_MODE15_0              GPIO_MODER_MODER15_0</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="preprocessor">#define GPIO_MODER_MODE15_1              GPIO_MODER_MODER15_1</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span> </div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="preprocessor">#define GPIO_OTYPER_OT0_Pos              (0U)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162"> 2625</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT0_Pos)         </span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="preprocessor">#define GPIO_OTYPER_OT0                  GPIO_OTYPER_OT0_Msk</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="preprocessor">#define GPIO_OTYPER_OT1_Pos              (1U)</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e"> 2628</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT1_Pos)         </span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="preprocessor">#define GPIO_OTYPER_OT1                  GPIO_OTYPER_OT1_Msk</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="preprocessor">#define GPIO_OTYPER_OT2_Pos              (2U)</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd"> 2631</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT2_Pos)         </span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span><span class="preprocessor">#define GPIO_OTYPER_OT2                  GPIO_OTYPER_OT2_Msk</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="preprocessor">#define GPIO_OTYPER_OT3_Pos              (3U)</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9"> 2634</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT3_Pos)         </span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="preprocessor">#define GPIO_OTYPER_OT3                  GPIO_OTYPER_OT3_Msk</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="preprocessor">#define GPIO_OTYPER_OT4_Pos              (4U)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f"> 2637</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT4_Pos)         </span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="preprocessor">#define GPIO_OTYPER_OT4                  GPIO_OTYPER_OT4_Msk</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="preprocessor">#define GPIO_OTYPER_OT5_Pos              (5U)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc"> 2640</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT5_Pos)         </span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="preprocessor">#define GPIO_OTYPER_OT5                  GPIO_OTYPER_OT5_Msk</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="preprocessor">#define GPIO_OTYPER_OT6_Pos              (6U)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340"> 2643</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT6_Pos)         </span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="preprocessor">#define GPIO_OTYPER_OT6                  GPIO_OTYPER_OT6_Msk</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="preprocessor">#define GPIO_OTYPER_OT7_Pos              (7U)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7"> 2646</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT7_Pos)         </span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="preprocessor">#define GPIO_OTYPER_OT7                  GPIO_OTYPER_OT7_Msk</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="preprocessor">#define GPIO_OTYPER_OT8_Pos              (8U)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd"> 2649</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT8_Pos)         </span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="preprocessor">#define GPIO_OTYPER_OT8                  GPIO_OTYPER_OT8_Msk</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="preprocessor">#define GPIO_OTYPER_OT9_Pos              (9U)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520"> 2652</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT9_Pos)         </span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="preprocessor">#define GPIO_OTYPER_OT9                  GPIO_OTYPER_OT9_Msk</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="preprocessor">#define GPIO_OTYPER_OT10_Pos             (10U)</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6"> 2655</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT10_Pos)        </span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="preprocessor">#define GPIO_OTYPER_OT10                 GPIO_OTYPER_OT10_Msk</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="preprocessor">#define GPIO_OTYPER_OT11_Pos             (11U)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269"> 2658</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT11_Pos)        </span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span><span class="preprocessor">#define GPIO_OTYPER_OT11                 GPIO_OTYPER_OT11_Msk</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="preprocessor">#define GPIO_OTYPER_OT12_Pos             (12U)</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6"> 2661</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT12_Pos)        </span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="preprocessor">#define GPIO_OTYPER_OT12                 GPIO_OTYPER_OT12_Msk</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="preprocessor">#define GPIO_OTYPER_OT13_Pos             (13U)</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9"> 2664</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT13_Pos)        </span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="preprocessor">#define GPIO_OTYPER_OT13                 GPIO_OTYPER_OT13_Msk</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="preprocessor">#define GPIO_OTYPER_OT14_Pos             (14U)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690"> 2667</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT14_Pos)        </span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="preprocessor">#define GPIO_OTYPER_OT14                 GPIO_OTYPER_OT14_Msk</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="preprocessor">#define GPIO_OTYPER_OT15_Pos             (15U)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5"> 2670</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT15_Pos)        </span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="preprocessor">#define GPIO_OTYPER_OT15                 GPIO_OTYPER_OT15_Msk</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span> </div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="preprocessor">#define GPIO_OTYPER_OT_0                 GPIO_OTYPER_OT0</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="preprocessor">#define GPIO_OTYPER_OT_1                 GPIO_OTYPER_OT1</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="preprocessor">#define GPIO_OTYPER_OT_2                 GPIO_OTYPER_OT2</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="preprocessor">#define GPIO_OTYPER_OT_3                 GPIO_OTYPER_OT3</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><span class="preprocessor">#define GPIO_OTYPER_OT_4                 GPIO_OTYPER_OT4</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="preprocessor">#define GPIO_OTYPER_OT_5                 GPIO_OTYPER_OT5</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="preprocessor">#define GPIO_OTYPER_OT_6                 GPIO_OTYPER_OT6</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="preprocessor">#define GPIO_OTYPER_OT_7                 GPIO_OTYPER_OT7</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="preprocessor">#define GPIO_OTYPER_OT_8                 GPIO_OTYPER_OT8</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="preprocessor">#define GPIO_OTYPER_OT_9                 GPIO_OTYPER_OT9</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="preprocessor">#define GPIO_OTYPER_OT_10                GPIO_OTYPER_OT10</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="preprocessor">#define GPIO_OTYPER_OT_11                GPIO_OTYPER_OT11</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="preprocessor">#define GPIO_OTYPER_OT_12                GPIO_OTYPER_OT12</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="preprocessor">#define GPIO_OTYPER_OT_13                GPIO_OTYPER_OT13</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="preprocessor">#define GPIO_OTYPER_OT_14                GPIO_OTYPER_OT14</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="preprocessor">#define GPIO_OTYPER_OT_15                GPIO_OTYPER_OT15</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span> </div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Pos         (0U)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b"> 2693</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0             GPIO_OSPEEDR_OSPEED0_Msk</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7"> 2695</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c"> 2696</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Pos         (2U)</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e"> 2698</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1             GPIO_OSPEEDR_OSPEED1_Msk</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c"> 2700</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d"> 2701</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Pos         (4U)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934"> 2703</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2             GPIO_OSPEEDR_OSPEED2_Msk</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b"> 2705</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141"> 2706</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Pos         (6U)</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022"> 2708</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3             GPIO_OSPEEDR_OSPEED3_Msk</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15"> 2710</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e"> 2711</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Pos         (8U)</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e"> 2713</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4             GPIO_OSPEEDR_OSPEED4_Msk</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729"> 2715</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e"> 2716</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Pos         (10U)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76"> 2718</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5             GPIO_OSPEEDR_OSPEED5_Msk</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8"> 2720</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900"> 2721</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Pos         (12U)</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc"> 2723</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6             GPIO_OSPEEDR_OSPEED6_Msk</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5"> 2725</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe"> 2726</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Pos         (14U)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba"> 2728</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7             GPIO_OSPEEDR_OSPEED7_Msk</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3"> 2730</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82"> 2731</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Pos         (16U)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361"> 2733</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8             GPIO_OSPEEDR_OSPEED8_Msk</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f"> 2735</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74"> 2736</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Pos         (18U)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da"> 2738</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9             GPIO_OSPEEDR_OSPEED9_Msk</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75"> 2740</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e"> 2741</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Pos        (20U)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae"> 2743</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10            GPIO_OSPEEDR_OSPEED10_Msk</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db"> 2745</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481"> 2746</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Pos        (22U)</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f"> 2748</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11            GPIO_OSPEEDR_OSPEED11_Msk</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0"> 2750</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c"> 2751</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Pos        (24U)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa"> 2753</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12            GPIO_OSPEEDR_OSPEED12_Msk</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b"> 2755</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427"> 2756</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Pos        (26U)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9"> 2758</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13            GPIO_OSPEEDR_OSPEED13_Msk</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d"> 2760</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a"> 2761</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Pos        (28U)</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b"> 2763</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14            GPIO_OSPEEDR_OSPEED14_Msk</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932"> 2765</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2"> 2766</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Pos        (30U)</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6"> 2768</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15            GPIO_OSPEEDR_OSPEED15_Msk</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2"> 2770</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9"> 2771</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0           GPIO_OSPEEDR_OSPEED0</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0         GPIO_OSPEEDR_OSPEED0_0</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1         GPIO_OSPEEDR_OSPEED0_1</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1           GPIO_OSPEEDR_OSPEED1</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0         GPIO_OSPEEDR_OSPEED1_0</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1         GPIO_OSPEEDR_OSPEED1_1</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2           GPIO_OSPEEDR_OSPEED2</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0         GPIO_OSPEEDR_OSPEED2_0</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1         GPIO_OSPEEDR_OSPEED2_1</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3           GPIO_OSPEEDR_OSPEED3</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0         GPIO_OSPEEDR_OSPEED3_0</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1         GPIO_OSPEEDR_OSPEED3_1</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4           GPIO_OSPEEDR_OSPEED4</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0         GPIO_OSPEEDR_OSPEED4_0</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1         GPIO_OSPEEDR_OSPEED4_1</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5           GPIO_OSPEEDR_OSPEED5</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0         GPIO_OSPEEDR_OSPEED5_0</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1         GPIO_OSPEEDR_OSPEED5_1</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6           GPIO_OSPEEDR_OSPEED6</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0         GPIO_OSPEEDR_OSPEED6_0</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1         GPIO_OSPEEDR_OSPEED6_1</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7           GPIO_OSPEEDR_OSPEED7</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0         GPIO_OSPEEDR_OSPEED7_0</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1         GPIO_OSPEEDR_OSPEED7_1</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8           GPIO_OSPEEDR_OSPEED8</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0         GPIO_OSPEEDR_OSPEED8_0</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1         GPIO_OSPEEDR_OSPEED8_1</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9           GPIO_OSPEEDR_OSPEED9</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0         GPIO_OSPEEDR_OSPEED9_0</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1         GPIO_OSPEEDR_OSPEED9_1</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10          GPIO_OSPEEDR_OSPEED10</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0        GPIO_OSPEEDR_OSPEED10_0</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1        GPIO_OSPEEDR_OSPEED10_1</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11          GPIO_OSPEEDR_OSPEED11</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0        GPIO_OSPEEDR_OSPEED11_0</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1        GPIO_OSPEEDR_OSPEED11_1</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12          GPIO_OSPEEDR_OSPEED12</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0        GPIO_OSPEEDR_OSPEED12_0</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1        GPIO_OSPEEDR_OSPEED12_1</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13          GPIO_OSPEEDR_OSPEED13</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0        GPIO_OSPEEDR_OSPEED13_0</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1        GPIO_OSPEEDR_OSPEED13_1</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14          GPIO_OSPEEDR_OSPEED14</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0        GPIO_OSPEEDR_OSPEED14_0</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1        GPIO_OSPEEDR_OSPEED14_1</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15          GPIO_OSPEEDR_OSPEED15</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0        GPIO_OSPEEDR_OSPEED15_0</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1        GPIO_OSPEEDR_OSPEED15_1</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span> </div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos             (0U)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20"> 2825</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="preprocessor">#define GPIO_PUPDR_PUPD0                 GPIO_PUPDR_PUPD0_Msk</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 2827</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 2828</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos             (2U)</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 2830</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="preprocessor">#define GPIO_PUPDR_PUPD1                 GPIO_PUPDR_PUPD1_Msk</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 2832</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8"> 2833</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos             (4U)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 2835</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="preprocessor">#define GPIO_PUPDR_PUPD2                 GPIO_PUPDR_PUPD2_Msk</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef"> 2837</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 2838</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos             (6U)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 2840</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="preprocessor">#define GPIO_PUPDR_PUPD3                 GPIO_PUPDR_PUPD3_Msk</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449"> 2842</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a"> 2843</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos             (8U)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 2845</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="preprocessor">#define GPIO_PUPDR_PUPD4                 GPIO_PUPDR_PUPD4_Msk</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c"> 2847</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 2848</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos             (10U)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222"> 2850</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="preprocessor">#define GPIO_PUPDR_PUPD5                 GPIO_PUPDR_PUPD5_Msk</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058"> 2852</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 2853</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos             (12U)</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072"> 2855</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="preprocessor">#define GPIO_PUPDR_PUPD6                 GPIO_PUPDR_PUPD6_Msk</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 2857</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 2858</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos             (14U)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad"> 2860</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="preprocessor">#define GPIO_PUPDR_PUPD7                 GPIO_PUPDR_PUPD7_Msk</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 2862</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 2863</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos             (16U)</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 2865</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="preprocessor">#define GPIO_PUPDR_PUPD8                 GPIO_PUPDR_PUPD8_Msk</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49"> 2867</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 2868</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos             (18U)</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 2870</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="preprocessor">#define GPIO_PUPDR_PUPD9                 GPIO_PUPDR_PUPD9_Msk</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 2872</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 2873</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos            (20U)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 2875</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="preprocessor">#define GPIO_PUPDR_PUPD10                GPIO_PUPDR_PUPD10_Msk</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 2877</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 2878</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos            (22U)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 2880</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="preprocessor">#define GPIO_PUPDR_PUPD11                GPIO_PUPDR_PUPD11_Msk</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b"> 2882</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 2883</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos            (24U)</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 2885</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="preprocessor">#define GPIO_PUPDR_PUPD12                GPIO_PUPDR_PUPD12_Msk</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74"> 2887</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 2888</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos            (26U)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 2890</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="preprocessor">#define GPIO_PUPDR_PUPD13                GPIO_PUPDR_PUPD13_Msk</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8"> 2892</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 2893</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos            (28U)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 2895</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="preprocessor">#define GPIO_PUPDR_PUPD14                GPIO_PUPDR_PUPD14_Msk</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 2897</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 2898</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos            (30U)</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 2900</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="preprocessor">#define GPIO_PUPDR_PUPD15                GPIO_PUPDR_PUPD15_Msk</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 2902</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 2903</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0                GPIO_PUPDR_PUPD0</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0              GPIO_PUPDR_PUPD0_0</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1              GPIO_PUPDR_PUPD0_1</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1                GPIO_PUPDR_PUPD1</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0              GPIO_PUPDR_PUPD1_0</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1              GPIO_PUPDR_PUPD1_1</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2                GPIO_PUPDR_PUPD2</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0              GPIO_PUPDR_PUPD2_0</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1              GPIO_PUPDR_PUPD2_1</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3                GPIO_PUPDR_PUPD3</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0              GPIO_PUPDR_PUPD3_0</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1              GPIO_PUPDR_PUPD3_1</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4                GPIO_PUPDR_PUPD4</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0              GPIO_PUPDR_PUPD4_0</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1              GPIO_PUPDR_PUPD4_1</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5                GPIO_PUPDR_PUPD5</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0              GPIO_PUPDR_PUPD5_0</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1              GPIO_PUPDR_PUPD5_1</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6                GPIO_PUPDR_PUPD6</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0              GPIO_PUPDR_PUPD6_0</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1              GPIO_PUPDR_PUPD6_1</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7                GPIO_PUPDR_PUPD7</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0              GPIO_PUPDR_PUPD7_0</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1              GPIO_PUPDR_PUPD7_1</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8                GPIO_PUPDR_PUPD8</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0              GPIO_PUPDR_PUPD8_0</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1              GPIO_PUPDR_PUPD8_1</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9                GPIO_PUPDR_PUPD9</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0              GPIO_PUPDR_PUPD9_0</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1              GPIO_PUPDR_PUPD9_1</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10               GPIO_PUPDR_PUPD10</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0             GPIO_PUPDR_PUPD10_0</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1             GPIO_PUPDR_PUPD10_1</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11               GPIO_PUPDR_PUPD11</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0             GPIO_PUPDR_PUPD11_0</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1             GPIO_PUPDR_PUPD11_1</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12               GPIO_PUPDR_PUPD12</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0             GPIO_PUPDR_PUPD12_0</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1             GPIO_PUPDR_PUPD12_1</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13               GPIO_PUPDR_PUPD13</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0             GPIO_PUPDR_PUPD13_0</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1             GPIO_PUPDR_PUPD13_1</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14               GPIO_PUPDR_PUPD14</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0             GPIO_PUPDR_PUPD14_0</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1             GPIO_PUPDR_PUPD14_1</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15               GPIO_PUPDR_PUPD15</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0             GPIO_PUPDR_PUPD15_0</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1             GPIO_PUPDR_PUPD15_1</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span> </div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span><span class="preprocessor">#define GPIO_IDR_ID0_Pos                 (0U)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321"> 2957</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID0_Pos)            </span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="preprocessor">#define GPIO_IDR_ID0                     GPIO_IDR_ID0_Msk</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><span class="preprocessor">#define GPIO_IDR_ID1_Pos                 (1U)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba"> 2960</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID1_Pos)            </span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="preprocessor">#define GPIO_IDR_ID1                     GPIO_IDR_ID1_Msk</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="preprocessor">#define GPIO_IDR_ID2_Pos                 (2U)</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 2963</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID2_Pos)            </span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="preprocessor">#define GPIO_IDR_ID2                     GPIO_IDR_ID2_Msk</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="preprocessor">#define GPIO_IDR_ID3_Pos                 (3U)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 2966</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID3_Pos)            </span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="preprocessor">#define GPIO_IDR_ID3                     GPIO_IDR_ID3_Msk</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="preprocessor">#define GPIO_IDR_ID4_Pos                 (4U)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 2969</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID4_Pos)            </span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="preprocessor">#define GPIO_IDR_ID4                     GPIO_IDR_ID4_Msk</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="preprocessor">#define GPIO_IDR_ID5_Pos                 (5U)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148"> 2972</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID5_Pos)            </span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="preprocessor">#define GPIO_IDR_ID5                     GPIO_IDR_ID5_Msk</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="preprocessor">#define GPIO_IDR_ID6_Pos                 (6U)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 2975</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID6_Pos)            </span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="preprocessor">#define GPIO_IDR_ID6                     GPIO_IDR_ID6_Msk</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="preprocessor">#define GPIO_IDR_ID7_Pos                 (7U)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 2978</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID7_Pos)            </span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="preprocessor">#define GPIO_IDR_ID7                     GPIO_IDR_ID7_Msk</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="preprocessor">#define GPIO_IDR_ID8_Pos                 (8U)</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 2981</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID8_Pos)            </span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="preprocessor">#define GPIO_IDR_ID8                     GPIO_IDR_ID8_Msk</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="preprocessor">#define GPIO_IDR_ID9_Pos                 (9U)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315"> 2984</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID9_Pos)            </span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="preprocessor">#define GPIO_IDR_ID9                     GPIO_IDR_ID9_Msk</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="preprocessor">#define GPIO_IDR_ID10_Pos                (10U)</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 2987</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID10_Pos)           </span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="preprocessor">#define GPIO_IDR_ID10                    GPIO_IDR_ID10_Msk</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="preprocessor">#define GPIO_IDR_ID11_Pos                (11U)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758"> 2990</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID11_Pos)           </span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="preprocessor">#define GPIO_IDR_ID11                    GPIO_IDR_ID11_Msk</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="preprocessor">#define GPIO_IDR_ID12_Pos                (12U)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 2993</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID12_Pos)           </span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="preprocessor">#define GPIO_IDR_ID12                    GPIO_IDR_ID12_Msk</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="preprocessor">#define GPIO_IDR_ID13_Pos                (13U)</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e"> 2996</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID13_Pos)           </span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="preprocessor">#define GPIO_IDR_ID13                    GPIO_IDR_ID13_Msk</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="preprocessor">#define GPIO_IDR_ID14_Pos                (14U)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 2999</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID14_Pos)           </span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="preprocessor">#define GPIO_IDR_ID14                    GPIO_IDR_ID14_Msk</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="preprocessor">#define GPIO_IDR_ID15_Pos                (15U)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 3002</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID15_Pos)           </span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="preprocessor">#define GPIO_IDR_ID15                    GPIO_IDR_ID15_Msk</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span> </div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="preprocessor">#define GPIO_IDR_IDR_0                   GPIO_IDR_ID0</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="preprocessor">#define GPIO_IDR_IDR_1                   GPIO_IDR_ID1</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="preprocessor">#define GPIO_IDR_IDR_2                   GPIO_IDR_ID2</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="preprocessor">#define GPIO_IDR_IDR_3                   GPIO_IDR_ID3</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="preprocessor">#define GPIO_IDR_IDR_4                   GPIO_IDR_ID4</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="preprocessor">#define GPIO_IDR_IDR_5                   GPIO_IDR_ID5</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="preprocessor">#define GPIO_IDR_IDR_6                   GPIO_IDR_ID6</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="preprocessor">#define GPIO_IDR_IDR_7                   GPIO_IDR_ID7</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="preprocessor">#define GPIO_IDR_IDR_8                   GPIO_IDR_ID8</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="preprocessor">#define GPIO_IDR_IDR_9                   GPIO_IDR_ID9</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="preprocessor">#define GPIO_IDR_IDR_10                  GPIO_IDR_ID10</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="preprocessor">#define GPIO_IDR_IDR_11                  GPIO_IDR_ID11</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="preprocessor">#define GPIO_IDR_IDR_12                  GPIO_IDR_ID12</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="preprocessor">#define GPIO_IDR_IDR_13                  GPIO_IDR_ID13</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="preprocessor">#define GPIO_IDR_IDR_14                  GPIO_IDR_ID14</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="preprocessor">#define GPIO_IDR_IDR_15                  GPIO_IDR_ID15</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span> </div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span><span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="preprocessor">#define GPIO_ODR_OD0_Pos                 (0U)</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 3025</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD0_Pos)            </span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="preprocessor">#define GPIO_ODR_OD0                     GPIO_ODR_OD0_Msk</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="preprocessor">#define GPIO_ODR_OD1_Pos                 (1U)</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767"> 3028</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD1_Pos)            </span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="preprocessor">#define GPIO_ODR_OD1                     GPIO_ODR_OD1_Msk</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="preprocessor">#define GPIO_ODR_OD2_Pos                 (2U)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 3031</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD2_Pos)            </span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span><span class="preprocessor">#define GPIO_ODR_OD2                     GPIO_ODR_OD2_Msk</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="preprocessor">#define GPIO_ODR_OD3_Pos                 (3U)</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c"> 3034</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD3_Pos)            </span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><span class="preprocessor">#define GPIO_ODR_OD3                     GPIO_ODR_OD3_Msk</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span><span class="preprocessor">#define GPIO_ODR_OD4_Pos                 (4U)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 3037</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD4_Pos)            </span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="preprocessor">#define GPIO_ODR_OD4                     GPIO_ODR_OD4_Msk</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="preprocessor">#define GPIO_ODR_OD5_Pos                 (5U)</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 3040</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD5_Pos)            </span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="preprocessor">#define GPIO_ODR_OD5                     GPIO_ODR_OD5_Msk</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="preprocessor">#define GPIO_ODR_OD6_Pos                 (6U)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622"> 3043</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD6_Pos)            </span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span><span class="preprocessor">#define GPIO_ODR_OD6                     GPIO_ODR_OD6_Msk</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span><span class="preprocessor">#define GPIO_ODR_OD7_Pos                 (7U)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25"> 3046</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD7_Pos)            </span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="preprocessor">#define GPIO_ODR_OD7                     GPIO_ODR_OD7_Msk</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="preprocessor">#define GPIO_ODR_OD8_Pos                 (8U)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 3049</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD8_Pos)            </span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="preprocessor">#define GPIO_ODR_OD8                     GPIO_ODR_OD8_Msk</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="preprocessor">#define GPIO_ODR_OD9_Pos                 (9U)</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87"> 3052</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD9_Pos)            </span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="preprocessor">#define GPIO_ODR_OD9                     GPIO_ODR_OD9_Msk</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="preprocessor">#define GPIO_ODR_OD10_Pos                (10U)</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae"> 3055</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD10_Pos)           </span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span><span class="preprocessor">#define GPIO_ODR_OD10                    GPIO_ODR_OD10_Msk</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="preprocessor">#define GPIO_ODR_OD11_Pos                (11U)</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 3058</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD11_Pos)           </span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="preprocessor">#define GPIO_ODR_OD11                    GPIO_ODR_OD11_Msk</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="preprocessor">#define GPIO_ODR_OD12_Pos                (12U)</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 3061</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD12_Pos)           </span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="preprocessor">#define GPIO_ODR_OD12                    GPIO_ODR_OD12_Msk</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="preprocessor">#define GPIO_ODR_OD13_Pos                (13U)</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 3064</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD13_Pos)           </span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span><span class="preprocessor">#define GPIO_ODR_OD13                    GPIO_ODR_OD13_Msk</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span><span class="preprocessor">#define GPIO_ODR_OD14_Pos                (14U)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062"> 3067</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD14_Pos)           </span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="preprocessor">#define GPIO_ODR_OD14                    GPIO_ODR_OD14_Msk</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="preprocessor">#define GPIO_ODR_OD15_Pos                (15U)</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 3070</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD15_Pos)           </span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="preprocessor">#define GPIO_ODR_OD15                    GPIO_ODR_OD15_Msk</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="preprocessor">#define GPIO_ODR_ODR_0                   GPIO_ODR_OD0</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="preprocessor">#define GPIO_ODR_ODR_1                   GPIO_ODR_OD1</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="preprocessor">#define GPIO_ODR_ODR_2                   GPIO_ODR_OD2</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><span class="preprocessor">#define GPIO_ODR_ODR_3                   GPIO_ODR_OD3</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span><span class="preprocessor">#define GPIO_ODR_ODR_4                   GPIO_ODR_OD4</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><span class="preprocessor">#define GPIO_ODR_ODR_5                   GPIO_ODR_OD5</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="preprocessor">#define GPIO_ODR_ODR_6                   GPIO_ODR_OD6</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="preprocessor">#define GPIO_ODR_ODR_7                   GPIO_ODR_OD7</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="preprocessor">#define GPIO_ODR_ODR_8                   GPIO_ODR_OD8</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="preprocessor">#define GPIO_ODR_ODR_9                   GPIO_ODR_OD9</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="preprocessor">#define GPIO_ODR_ODR_10                  GPIO_ODR_OD10</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="preprocessor">#define GPIO_ODR_ODR_11                  GPIO_ODR_OD11</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><span class="preprocessor">#define GPIO_ODR_ODR_12                  GPIO_ODR_OD12</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span><span class="preprocessor">#define GPIO_ODR_ODR_13                  GPIO_ODR_OD13</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="preprocessor">#define GPIO_ODR_ODR_14                  GPIO_ODR_OD14</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><span class="preprocessor">#define GPIO_ODR_ODR_15                  GPIO_ODR_OD15</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span> </div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="preprocessor">#define GPIO_BSRR_BS0_Pos                (0U)</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc"> 3092</a></span><span class="preprocessor">#define GPIO_BSRR_BS0_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)           </span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="preprocessor">#define GPIO_BSRR_BS0                    GPIO_BSRR_BS0_Msk</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span><span class="preprocessor">#define GPIO_BSRR_BS1_Pos                (1U)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49"> 3095</a></span><span class="preprocessor">#define GPIO_BSRR_BS1_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)           </span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span><span class="preprocessor">#define GPIO_BSRR_BS1                    GPIO_BSRR_BS1_Msk</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span><span class="preprocessor">#define GPIO_BSRR_BS2_Pos                (2U)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac"> 3098</a></span><span class="preprocessor">#define GPIO_BSRR_BS2_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)           </span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><span class="preprocessor">#define GPIO_BSRR_BS2                    GPIO_BSRR_BS2_Msk</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="preprocessor">#define GPIO_BSRR_BS3_Pos                (3U)</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099"> 3101</a></span><span class="preprocessor">#define GPIO_BSRR_BS3_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)           </span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="preprocessor">#define GPIO_BSRR_BS3                    GPIO_BSRR_BS3_Msk</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="preprocessor">#define GPIO_BSRR_BS4_Pos                (4U)</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 3104</a></span><span class="preprocessor">#define GPIO_BSRR_BS4_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)           </span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="preprocessor">#define GPIO_BSRR_BS4                    GPIO_BSRR_BS4_Msk</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span><span class="preprocessor">#define GPIO_BSRR_BS5_Pos                (5U)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 3107</a></span><span class="preprocessor">#define GPIO_BSRR_BS5_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)           </span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="preprocessor">#define GPIO_BSRR_BS5                    GPIO_BSRR_BS5_Msk</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="preprocessor">#define GPIO_BSRR_BS6_Pos                (6U)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63"> 3110</a></span><span class="preprocessor">#define GPIO_BSRR_BS6_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)           </span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="preprocessor">#define GPIO_BSRR_BS6                    GPIO_BSRR_BS6_Msk</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="preprocessor">#define GPIO_BSRR_BS7_Pos                (7U)</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 3113</a></span><span class="preprocessor">#define GPIO_BSRR_BS7_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)           </span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="preprocessor">#define GPIO_BSRR_BS7                    GPIO_BSRR_BS7_Msk</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="preprocessor">#define GPIO_BSRR_BS8_Pos                (8U)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a"> 3116</a></span><span class="preprocessor">#define GPIO_BSRR_BS8_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)           </span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="preprocessor">#define GPIO_BSRR_BS8                    GPIO_BSRR_BS8_Msk</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="preprocessor">#define GPIO_BSRR_BS9_Pos                (9U)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 3119</a></span><span class="preprocessor">#define GPIO_BSRR_BS9_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)           </span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="preprocessor">#define GPIO_BSRR_BS9                    GPIO_BSRR_BS9_Msk</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="preprocessor">#define GPIO_BSRR_BS10_Pos               (10U)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 3122</a></span><span class="preprocessor">#define GPIO_BSRR_BS10_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)          </span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="preprocessor">#define GPIO_BSRR_BS10                   GPIO_BSRR_BS10_Msk</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="preprocessor">#define GPIO_BSRR_BS11_Pos               (11U)</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769"> 3125</a></span><span class="preprocessor">#define GPIO_BSRR_BS11_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)          </span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span><span class="preprocessor">#define GPIO_BSRR_BS11                   GPIO_BSRR_BS11_Msk</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span><span class="preprocessor">#define GPIO_BSRR_BS12_Pos               (12U)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 3128</a></span><span class="preprocessor">#define GPIO_BSRR_BS12_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)          </span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span><span class="preprocessor">#define GPIO_BSRR_BS12                   GPIO_BSRR_BS12_Msk</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span><span class="preprocessor">#define GPIO_BSRR_BS13_Pos               (13U)</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe"> 3131</a></span><span class="preprocessor">#define GPIO_BSRR_BS13_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)          </span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="preprocessor">#define GPIO_BSRR_BS13                   GPIO_BSRR_BS13_Msk</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="preprocessor">#define GPIO_BSRR_BS14_Pos               (14U)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 3134</a></span><span class="preprocessor">#define GPIO_BSRR_BS14_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)          </span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="preprocessor">#define GPIO_BSRR_BS14                   GPIO_BSRR_BS14_Msk</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span><span class="preprocessor">#define GPIO_BSRR_BS15_Pos               (15U)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 3137</a></span><span class="preprocessor">#define GPIO_BSRR_BS15_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)          </span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="preprocessor">#define GPIO_BSRR_BS15                   GPIO_BSRR_BS15_Msk</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="preprocessor">#define GPIO_BSRR_BR0_Pos                (16U)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 3140</a></span><span class="preprocessor">#define GPIO_BSRR_BR0_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)           </span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="preprocessor">#define GPIO_BSRR_BR0                    GPIO_BSRR_BR0_Msk</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="preprocessor">#define GPIO_BSRR_BR1_Pos                (17U)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df"> 3143</a></span><span class="preprocessor">#define GPIO_BSRR_BR1_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)           </span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="preprocessor">#define GPIO_BSRR_BR1                    GPIO_BSRR_BR1_Msk</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="preprocessor">#define GPIO_BSRR_BR2_Pos                (18U)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 3146</a></span><span class="preprocessor">#define GPIO_BSRR_BR2_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)           </span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="preprocessor">#define GPIO_BSRR_BR2                    GPIO_BSRR_BR2_Msk</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="preprocessor">#define GPIO_BSRR_BR3_Pos                (19U)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 3149</a></span><span class="preprocessor">#define GPIO_BSRR_BR3_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)           </span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="preprocessor">#define GPIO_BSRR_BR3                    GPIO_BSRR_BR3_Msk</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="preprocessor">#define GPIO_BSRR_BR4_Pos                (20U)</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f"> 3152</a></span><span class="preprocessor">#define GPIO_BSRR_BR4_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)           </span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="preprocessor">#define GPIO_BSRR_BR4                    GPIO_BSRR_BR4_Msk</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="preprocessor">#define GPIO_BSRR_BR5_Pos                (21U)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 3155</a></span><span class="preprocessor">#define GPIO_BSRR_BR5_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)           </span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span><span class="preprocessor">#define GPIO_BSRR_BR5                    GPIO_BSRR_BR5_Msk</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="preprocessor">#define GPIO_BSRR_BR6_Pos                (22U)</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad"> 3158</a></span><span class="preprocessor">#define GPIO_BSRR_BR6_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)           </span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="preprocessor">#define GPIO_BSRR_BR6                    GPIO_BSRR_BR6_Msk</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="preprocessor">#define GPIO_BSRR_BR7_Pos                (23U)</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 3161</a></span><span class="preprocessor">#define GPIO_BSRR_BR7_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)           </span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="preprocessor">#define GPIO_BSRR_BR7                    GPIO_BSRR_BR7_Msk</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="preprocessor">#define GPIO_BSRR_BR8_Pos                (24U)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 3164</a></span><span class="preprocessor">#define GPIO_BSRR_BR8_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)           </span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span><span class="preprocessor">#define GPIO_BSRR_BR8                    GPIO_BSRR_BR8_Msk</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><span class="preprocessor">#define GPIO_BSRR_BR9_Pos                (25U)</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 3167</a></span><span class="preprocessor">#define GPIO_BSRR_BR9_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)           </span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="preprocessor">#define GPIO_BSRR_BR9                    GPIO_BSRR_BR9_Msk</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="preprocessor">#define GPIO_BSRR_BR10_Pos               (26U)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 3170</a></span><span class="preprocessor">#define GPIO_BSRR_BR10_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)          </span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="preprocessor">#define GPIO_BSRR_BR10                   GPIO_BSRR_BR10_Msk</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="preprocessor">#define GPIO_BSRR_BR11_Pos               (27U)</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 3173</a></span><span class="preprocessor">#define GPIO_BSRR_BR11_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)          </span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="preprocessor">#define GPIO_BSRR_BR11                   GPIO_BSRR_BR11_Msk</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="preprocessor">#define GPIO_BSRR_BR12_Pos               (28U)</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 3176</a></span><span class="preprocessor">#define GPIO_BSRR_BR12_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)          </span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="preprocessor">#define GPIO_BSRR_BR12                   GPIO_BSRR_BR12_Msk</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span><span class="preprocessor">#define GPIO_BSRR_BR13_Pos               (29U)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422"> 3179</a></span><span class="preprocessor">#define GPIO_BSRR_BR13_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)          </span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="preprocessor">#define GPIO_BSRR_BR13                   GPIO_BSRR_BR13_Msk</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="preprocessor">#define GPIO_BSRR_BR14_Pos               (30U)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 3182</a></span><span class="preprocessor">#define GPIO_BSRR_BR14_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)          </span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="preprocessor">#define GPIO_BSRR_BR14                   GPIO_BSRR_BR14_Msk</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="preprocessor">#define GPIO_BSRR_BR15_Pos               (31U)</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 3185</a></span><span class="preprocessor">#define GPIO_BSRR_BR15_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)          </span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="preprocessor">#define GPIO_BSRR_BR15                   GPIO_BSRR_BR15_Msk</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span> </div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="preprocessor">#define GPIO_BSRR_BS_0                   GPIO_BSRR_BS0</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="preprocessor">#define GPIO_BSRR_BS_1                   GPIO_BSRR_BS1</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="preprocessor">#define GPIO_BSRR_BS_2                   GPIO_BSRR_BS2</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="preprocessor">#define GPIO_BSRR_BS_3                   GPIO_BSRR_BS3</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="preprocessor">#define GPIO_BSRR_BS_4                   GPIO_BSRR_BS4</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="preprocessor">#define GPIO_BSRR_BS_5                   GPIO_BSRR_BS5</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="preprocessor">#define GPIO_BSRR_BS_6                   GPIO_BSRR_BS6</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><span class="preprocessor">#define GPIO_BSRR_BS_7                   GPIO_BSRR_BS7</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="preprocessor">#define GPIO_BSRR_BS_8                   GPIO_BSRR_BS8</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span><span class="preprocessor">#define GPIO_BSRR_BS_9                   GPIO_BSRR_BS9</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span><span class="preprocessor">#define GPIO_BSRR_BS_10                  GPIO_BSRR_BS10</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span><span class="preprocessor">#define GPIO_BSRR_BS_11                  GPIO_BSRR_BS11</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="preprocessor">#define GPIO_BSRR_BS_12                  GPIO_BSRR_BS12</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="preprocessor">#define GPIO_BSRR_BS_13                  GPIO_BSRR_BS13</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="preprocessor">#define GPIO_BSRR_BS_14                  GPIO_BSRR_BS14</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="preprocessor">#define GPIO_BSRR_BS_15                  GPIO_BSRR_BS15</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="preprocessor">#define GPIO_BSRR_BR_0                   GPIO_BSRR_BR0</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="preprocessor">#define GPIO_BSRR_BR_1                   GPIO_BSRR_BR1</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="preprocessor">#define GPIO_BSRR_BR_2                   GPIO_BSRR_BR2</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="preprocessor">#define GPIO_BSRR_BR_3                   GPIO_BSRR_BR3</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="preprocessor">#define GPIO_BSRR_BR_4                   GPIO_BSRR_BR4</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span><span class="preprocessor">#define GPIO_BSRR_BR_5                   GPIO_BSRR_BR5</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span><span class="preprocessor">#define GPIO_BSRR_BR_6                   GPIO_BSRR_BR6</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="preprocessor">#define GPIO_BSRR_BR_7                   GPIO_BSRR_BR7</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="preprocessor">#define GPIO_BSRR_BR_8                   GPIO_BSRR_BR8</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="preprocessor">#define GPIO_BSRR_BR_9                   GPIO_BSRR_BR9</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="preprocessor">#define GPIO_BSRR_BR_10                  GPIO_BSRR_BR10</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="preprocessor">#define GPIO_BSRR_BR_11                  GPIO_BSRR_BR11</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="preprocessor">#define GPIO_BSRR_BR_12                  GPIO_BSRR_BR12</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="preprocessor">#define GPIO_BSRR_BR_13                  GPIO_BSRR_BR13</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span><span class="preprocessor">#define GPIO_BSRR_BR_14                  GPIO_BSRR_BR14</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span><span class="preprocessor">#define GPIO_BSRR_BR_15                  GPIO_BSRR_BR15</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span><span class="preprocessor">#define GPIO_BRR_BR0                     GPIO_BSRR_BR0</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><span class="preprocessor">#define GPIO_BRR_BR0_Pos                 GPIO_BSRR_BR0_Pos</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="preprocessor">#define GPIO_BRR_BR0_Msk                 GPIO_BSRR_BR0_Msk</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="preprocessor">#define GPIO_BRR_BR1                     GPIO_BSRR_BR1</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="preprocessor">#define GPIO_BRR_BR1_Pos                 GPIO_BSRR_BR1_Pos</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="preprocessor">#define GPIO_BRR_BR1_Msk                 GPIO_BSRR_BR1_Msk</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="preprocessor">#define GPIO_BRR_BR2                     GPIO_BSRR_BR2</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span><span class="preprocessor">#define GPIO_BRR_BR2_Pos                 GPIO_BSRR_BR2_Pos</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span><span class="preprocessor">#define GPIO_BRR_BR2_Msk                 GPIO_BSRR_BR2_Msk</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span><span class="preprocessor">#define GPIO_BRR_BR3                     GPIO_BSRR_BR3</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span><span class="preprocessor">#define GPIO_BRR_BR3_Pos                 GPIO_BSRR_BR3_Pos</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><span class="preprocessor">#define GPIO_BRR_BR3_Msk                 GPIO_BSRR_BR3_Msk</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="preprocessor">#define GPIO_BRR_BR4                     GPIO_BSRR_BR4</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="preprocessor">#define GPIO_BRR_BR4_Pos                 GPIO_BSRR_BR4_Pos</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="preprocessor">#define GPIO_BRR_BR4_Msk                 GPIO_BSRR_BR4_Msk</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="preprocessor">#define GPIO_BRR_BR5                     GPIO_BSRR_BR5</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="preprocessor">#define GPIO_BRR_BR5_Pos                 GPIO_BSRR_BR5_Pos</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span><span class="preprocessor">#define GPIO_BRR_BR5_Msk                 GPIO_BSRR_BR5_Msk</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="preprocessor">#define GPIO_BRR_BR6                     GPIO_BSRR_BR6</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span><span class="preprocessor">#define GPIO_BRR_BR6_Pos                 GPIO_BSRR_BR6_Pos</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="preprocessor">#define GPIO_BRR_BR6_Msk                 GPIO_BSRR_BR6_Msk</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="preprocessor">#define GPIO_BRR_BR7                     GPIO_BSRR_BR7</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="preprocessor">#define GPIO_BRR_BR7_Pos                 GPIO_BSRR_BR7_Pos</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="preprocessor">#define GPIO_BRR_BR7_Msk                 GPIO_BSRR_BR7_Msk</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="preprocessor">#define GPIO_BRR_BR8                     GPIO_BSRR_BR8</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><span class="preprocessor">#define GPIO_BRR_BR8_Pos                 GPIO_BSRR_BR8_Pos</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="preprocessor">#define GPIO_BRR_BR8_Msk                 GPIO_BSRR_BR8_Msk</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="preprocessor">#define GPIO_BRR_BR9                     GPIO_BSRR_BR9</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="preprocessor">#define GPIO_BRR_BR9_Pos                 GPIO_BSRR_BR9_Pos</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="preprocessor">#define GPIO_BRR_BR9_Msk                 GPIO_BSRR_BR9_Msk</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="preprocessor">#define GPIO_BRR_BR10                    GPIO_BSRR_BR10</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="preprocessor">#define GPIO_BRR_BR10_Pos                GPIO_BSRR_BR10_Pos</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span><span class="preprocessor">#define GPIO_BRR_BR10_Msk                GPIO_BSRR_BR10_Msk</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span><span class="preprocessor">#define GPIO_BRR_BR11                    GPIO_BSRR_BR11</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span><span class="preprocessor">#define GPIO_BRR_BR11_Pos                GPIO_BSRR_BR11_Pos</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="preprocessor">#define GPIO_BRR_BR11_Msk                GPIO_BSRR_BR11_Msk</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="preprocessor">#define GPIO_BRR_BR12                    GPIO_BSRR_BR12</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="preprocessor">#define GPIO_BRR_BR12_Pos                GPIO_BSRR_BR12_Pos</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="preprocessor">#define GPIO_BRR_BR12_Msk                GPIO_BSRR_BR12_Msk</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="preprocessor">#define GPIO_BRR_BR13                    GPIO_BSRR_BR13</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="preprocessor">#define GPIO_BRR_BR13_Pos                GPIO_BSRR_BR13_Pos</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="preprocessor">#define GPIO_BRR_BR13_Msk                GPIO_BSRR_BR13_Msk</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="preprocessor">#define GPIO_BRR_BR14                    GPIO_BSRR_BR14</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span><span class="preprocessor">#define GPIO_BRR_BR14_Pos                GPIO_BSRR_BR14_Pos</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="preprocessor">#define GPIO_BRR_BR14_Msk                GPIO_BSRR_BR14_Msk</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="preprocessor">#define GPIO_BRR_BR15                    GPIO_BSRR_BR15</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="preprocessor">#define GPIO_BRR_BR15_Pos                GPIO_BSRR_BR15_Pos</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="preprocessor">#define GPIO_BRR_BR15_Msk                GPIO_BSRR_BR15_Msk</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="preprocessor">#define GPIO_LCKR_LCK0_Pos               (0U)</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 3271</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)          </span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="preprocessor">#define GPIO_LCKR_LCK0                   GPIO_LCKR_LCK0_Msk</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="preprocessor">#define GPIO_LCKR_LCK1_Pos               (1U)</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 3274</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)          </span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="preprocessor">#define GPIO_LCKR_LCK1                   GPIO_LCKR_LCK1_Msk</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="preprocessor">#define GPIO_LCKR_LCK2_Pos               (2U)</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 3277</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)          </span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="preprocessor">#define GPIO_LCKR_LCK2                   GPIO_LCKR_LCK2_Msk</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="preprocessor">#define GPIO_LCKR_LCK3_Pos               (3U)</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 3280</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)          </span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><span class="preprocessor">#define GPIO_LCKR_LCK3                   GPIO_LCKR_LCK3_Msk</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="preprocessor">#define GPIO_LCKR_LCK4_Pos               (4U)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 3283</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)          </span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="preprocessor">#define GPIO_LCKR_LCK4                   GPIO_LCKR_LCK4_Msk</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="preprocessor">#define GPIO_LCKR_LCK5_Pos               (5U)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 3286</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)          </span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="preprocessor">#define GPIO_LCKR_LCK5                   GPIO_LCKR_LCK5_Msk</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="preprocessor">#define GPIO_LCKR_LCK6_Pos               (6U)</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 3289</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)          </span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="preprocessor">#define GPIO_LCKR_LCK6                   GPIO_LCKR_LCK6_Msk</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="preprocessor">#define GPIO_LCKR_LCK7_Pos               (7U)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 3292</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)          </span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="preprocessor">#define GPIO_LCKR_LCK7                   GPIO_LCKR_LCK7_Msk</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="preprocessor">#define GPIO_LCKR_LCK8_Pos               (8U)</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 3295</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)          </span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="preprocessor">#define GPIO_LCKR_LCK8                   GPIO_LCKR_LCK8_Msk</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="preprocessor">#define GPIO_LCKR_LCK9_Pos               (9U)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 3298</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)          </span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span><span class="preprocessor">#define GPIO_LCKR_LCK9                   GPIO_LCKR_LCK9_Msk</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span><span class="preprocessor">#define GPIO_LCKR_LCK10_Pos              (10U)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 3301</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)         </span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="preprocessor">#define GPIO_LCKR_LCK10                  GPIO_LCKR_LCK10_Msk</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="preprocessor">#define GPIO_LCKR_LCK11_Pos              (11U)</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 3304</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)         </span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="preprocessor">#define GPIO_LCKR_LCK11                  GPIO_LCKR_LCK11_Msk</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="preprocessor">#define GPIO_LCKR_LCK12_Pos              (12U)</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 3307</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)         </span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="preprocessor">#define GPIO_LCKR_LCK12                  GPIO_LCKR_LCK12_Msk</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><span class="preprocessor">#define GPIO_LCKR_LCK13_Pos              (13U)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 3310</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)         </span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="preprocessor">#define GPIO_LCKR_LCK13                  GPIO_LCKR_LCK13_Msk</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="preprocessor">#define GPIO_LCKR_LCK14_Pos              (14U)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 3313</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)         </span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="preprocessor">#define GPIO_LCKR_LCK14                  GPIO_LCKR_LCK14_Msk</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="preprocessor">#define GPIO_LCKR_LCK15_Pos              (15U)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 3316</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)         </span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="preprocessor">#define GPIO_LCKR_LCK15                  GPIO_LCKR_LCK15_Msk</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span><span class="preprocessor">#define GPIO_LCKR_LCKK_Pos               (16U)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 3319</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)          </span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="preprocessor">#define GPIO_LCKR_LCKK                   GPIO_LCKR_LCKK_Msk</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="comment">/****************** Bit definition for GPIO_AFRL register *********************/</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos             (0U)</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 3323</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="preprocessor">#define GPIO_AFRL_AFSEL0                 GPIO_AFRL_AFSEL0_Msk</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a"> 3325</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a"> 3326</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43"> 3327</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52"> 3328</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos             (4U)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 3330</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="preprocessor">#define GPIO_AFRL_AFSEL1                 GPIO_AFRL_AFSEL1_Msk</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06"> 3332</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754"> 3333</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56"> 3334</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d"> 3335</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos             (8U)</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 3337</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="preprocessor">#define GPIO_AFRL_AFSEL2                 GPIO_AFRL_AFSEL2_Msk</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb"> 3339</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e"> 3340</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c"> 3341</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc"> 3342</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos             (12U)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 3344</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="preprocessor">#define GPIO_AFRL_AFSEL3                 GPIO_AFRL_AFSEL3_Msk</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d"> 3346</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015"> 3347</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab"> 3348</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e"> 3349</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos             (16U)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 3351</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="preprocessor">#define GPIO_AFRL_AFSEL4                 GPIO_AFRL_AFSEL4_Msk</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443"> 3353</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846"> 3354</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf"> 3355</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8"> 3356</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos             (20U)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 3358</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="preprocessor">#define GPIO_AFRL_AFSEL5                 GPIO_AFRL_AFSEL5_Msk</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb"> 3360</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6"> 3361</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7"> 3362</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc"> 3363</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos             (24U)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 3365</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="preprocessor">#define GPIO_AFRL_AFSEL6                 GPIO_AFRL_AFSEL6_Msk</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159"> 3367</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de"> 3368</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72"> 3369</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280"> 3370</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos             (28U)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 3372</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="preprocessor">#define GPIO_AFRL_AFSEL7                 GPIO_AFRL_AFSEL7_Msk</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d"> 3374</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85"> 3375</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f"> 3376</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3"> 3377</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span><span class="preprocessor">#define GPIO_AFRL_AFRL0                  GPIO_AFRL_AFSEL0</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="preprocessor">#define GPIO_AFRL_AFRL0_0                GPIO_AFRL_AFSEL0_0</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="preprocessor">#define GPIO_AFRL_AFRL0_1                GPIO_AFRL_AFSEL0_1</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="preprocessor">#define GPIO_AFRL_AFRL0_2                GPIO_AFRL_AFSEL0_2</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="preprocessor">#define GPIO_AFRL_AFRL0_3                GPIO_AFRL_AFSEL0_3</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="preprocessor">#define GPIO_AFRL_AFRL1                  GPIO_AFRL_AFSEL1</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><span class="preprocessor">#define GPIO_AFRL_AFRL1_0                GPIO_AFRL_AFSEL1_0</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="preprocessor">#define GPIO_AFRL_AFRL1_1                GPIO_AFRL_AFSEL1_1</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="preprocessor">#define GPIO_AFRL_AFRL1_2                GPIO_AFRL_AFSEL1_2</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="preprocessor">#define GPIO_AFRL_AFRL1_3                GPIO_AFRL_AFSEL1_3</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="preprocessor">#define GPIO_AFRL_AFRL2                  GPIO_AFRL_AFSEL2</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="preprocessor">#define GPIO_AFRL_AFRL2_0                GPIO_AFRL_AFSEL2_0</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="preprocessor">#define GPIO_AFRL_AFRL2_1                GPIO_AFRL_AFSEL2_1</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="preprocessor">#define GPIO_AFRL_AFRL2_2                GPIO_AFRL_AFSEL2_2</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="preprocessor">#define GPIO_AFRL_AFRL2_3                GPIO_AFRL_AFSEL2_3</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="preprocessor">#define GPIO_AFRL_AFRL3                  GPIO_AFRL_AFSEL3</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="preprocessor">#define GPIO_AFRL_AFRL3_0                GPIO_AFRL_AFSEL3_0</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="preprocessor">#define GPIO_AFRL_AFRL3_1                GPIO_AFRL_AFSEL3_1</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="preprocessor">#define GPIO_AFRL_AFRL3_2                GPIO_AFRL_AFSEL3_2</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="preprocessor">#define GPIO_AFRL_AFRL3_3                GPIO_AFRL_AFSEL3_3</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="preprocessor">#define GPIO_AFRL_AFRL4                  GPIO_AFRL_AFSEL4</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="preprocessor">#define GPIO_AFRL_AFRL4_0                GPIO_AFRL_AFSEL4_0</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="preprocessor">#define GPIO_AFRL_AFRL4_1                GPIO_AFRL_AFSEL4_1</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="preprocessor">#define GPIO_AFRL_AFRL4_2                GPIO_AFRL_AFSEL4_2</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="preprocessor">#define GPIO_AFRL_AFRL4_3                GPIO_AFRL_AFSEL4_3</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="preprocessor">#define GPIO_AFRL_AFRL5                  GPIO_AFRL_AFSEL5</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span><span class="preprocessor">#define GPIO_AFRL_AFRL5_0                GPIO_AFRL_AFSEL5_0</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span><span class="preprocessor">#define GPIO_AFRL_AFRL5_1                GPIO_AFRL_AFSEL5_1</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="preprocessor">#define GPIO_AFRL_AFRL5_2                GPIO_AFRL_AFSEL5_2</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="preprocessor">#define GPIO_AFRL_AFRL5_3                GPIO_AFRL_AFSEL5_3</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="preprocessor">#define GPIO_AFRL_AFRL6                  GPIO_AFRL_AFSEL6</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="preprocessor">#define GPIO_AFRL_AFRL6_0                GPIO_AFRL_AFSEL6_0</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span><span class="preprocessor">#define GPIO_AFRL_AFRL6_1                GPIO_AFRL_AFSEL6_1</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span><span class="preprocessor">#define GPIO_AFRL_AFRL6_2                GPIO_AFRL_AFSEL6_2</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="preprocessor">#define GPIO_AFRL_AFRL6_3                GPIO_AFRL_AFSEL6_3</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="preprocessor">#define GPIO_AFRL_AFRL7                  GPIO_AFRL_AFSEL7</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span><span class="preprocessor">#define GPIO_AFRL_AFRL7_0                GPIO_AFRL_AFSEL7_0</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="preprocessor">#define GPIO_AFRL_AFRL7_1                GPIO_AFRL_AFSEL7_1</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="preprocessor">#define GPIO_AFRL_AFRL7_2                GPIO_AFRL_AFSEL7_2</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="preprocessor">#define GPIO_AFRL_AFRL7_3                GPIO_AFRL_AFSEL7_3</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span> </div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span><span class="comment">/****************** Bit definition for GPIO_AFRH register *********************/</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos             (0U)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 3423</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="preprocessor">#define GPIO_AFRH_AFSEL8                 GPIO_AFRH_AFSEL8_Msk</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d"> 3425</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_0               (0x1UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92"> 3426</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_1               (0x2UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3"> 3427</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_2               (0x4UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e"> 3428</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_3               (0x8UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos             (4U)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 3430</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="preprocessor">#define GPIO_AFRH_AFSEL9                 GPIO_AFRH_AFSEL9_Msk</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e"> 3432</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_0               (0x1UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f"> 3433</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_1               (0x2UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56"> 3434</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_2               (0x4UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689"> 3435</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_3               (0x8UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos            (8U)</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 3437</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="preprocessor">#define GPIO_AFRH_AFSEL10                GPIO_AFRH_AFSEL10_Msk</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe"> 3439</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832"> 3440</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598"> 3441</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5"> 3442</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos            (12U)</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 3444</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="preprocessor">#define GPIO_AFRH_AFSEL11                GPIO_AFRH_AFSEL11_Msk</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d"> 3446</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195"> 3447</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647"> 3448</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321"> 3449</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos            (16U)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 3451</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="preprocessor">#define GPIO_AFRH_AFSEL12                GPIO_AFRH_AFSEL12_Msk</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea"> 3453</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa"> 3454</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf"> 3455</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183"> 3456</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos            (20U)</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 3458</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="preprocessor">#define GPIO_AFRH_AFSEL13                GPIO_AFRH_AFSEL13_Msk</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf"> 3460</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7"> 3461</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb"> 3462</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c"> 3463</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos            (24U)</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 3465</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="preprocessor">#define GPIO_AFRH_AFSEL14                GPIO_AFRH_AFSEL14_Msk</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99"> 3467</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02"> 3468</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f"> 3469</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d"> 3470</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos            (28U)</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 3472</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span><span class="preprocessor">#define GPIO_AFRH_AFSEL15                GPIO_AFRH_AFSEL15_Msk</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348"> 3474</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274"> 3475</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861"> 3476</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf"> 3477</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="preprocessor">#define GPIO_AFRH_AFRH0                  GPIO_AFRH_AFSEL8</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="preprocessor">#define GPIO_AFRH_AFRH0_0                GPIO_AFRH_AFSEL8_0</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="preprocessor">#define GPIO_AFRH_AFRH0_1                GPIO_AFRH_AFSEL8_1</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span><span class="preprocessor">#define GPIO_AFRH_AFRH0_2                GPIO_AFRH_AFSEL8_2</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><span class="preprocessor">#define GPIO_AFRH_AFRH0_3                GPIO_AFRH_AFSEL8_3</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span><span class="preprocessor">#define GPIO_AFRH_AFRH1                  GPIO_AFRH_AFSEL9</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span><span class="preprocessor">#define GPIO_AFRH_AFRH1_0                GPIO_AFRH_AFSEL9_0</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="preprocessor">#define GPIO_AFRH_AFRH1_1                GPIO_AFRH_AFSEL9_1</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="preprocessor">#define GPIO_AFRH_AFRH1_2                GPIO_AFRH_AFSEL9_2</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="preprocessor">#define GPIO_AFRH_AFRH1_3                GPIO_AFRH_AFSEL9_3</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="preprocessor">#define GPIO_AFRH_AFRH2                  GPIO_AFRH_AFSEL10</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="preprocessor">#define GPIO_AFRH_AFRH2_0                GPIO_AFRH_AFSEL10_0</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="preprocessor">#define GPIO_AFRH_AFRH2_1                GPIO_AFRH_AFSEL10_1</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span><span class="preprocessor">#define GPIO_AFRH_AFRH2_2                GPIO_AFRH_AFSEL10_2</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span><span class="preprocessor">#define GPIO_AFRH_AFRH2_3                GPIO_AFRH_AFSEL10_3</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span><span class="preprocessor">#define GPIO_AFRH_AFRH3                  GPIO_AFRH_AFSEL11</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span><span class="preprocessor">#define GPIO_AFRH_AFRH3_0                GPIO_AFRH_AFSEL11_0</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="preprocessor">#define GPIO_AFRH_AFRH3_1                GPIO_AFRH_AFSEL11_1</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="preprocessor">#define GPIO_AFRH_AFRH3_2                GPIO_AFRH_AFSEL11_2</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="preprocessor">#define GPIO_AFRH_AFRH3_3                GPIO_AFRH_AFSEL11_3</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="preprocessor">#define GPIO_AFRH_AFRH4                  GPIO_AFRH_AFSEL12</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="preprocessor">#define GPIO_AFRH_AFRH4_0                GPIO_AFRH_AFSEL12_0</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="preprocessor">#define GPIO_AFRH_AFRH4_1                GPIO_AFRH_AFSEL12_1</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="preprocessor">#define GPIO_AFRH_AFRH4_2                GPIO_AFRH_AFSEL12_2</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><span class="preprocessor">#define GPIO_AFRH_AFRH4_3                GPIO_AFRH_AFSEL12_3</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span><span class="preprocessor">#define GPIO_AFRH_AFRH5                  GPIO_AFRH_AFSEL13</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span><span class="preprocessor">#define GPIO_AFRH_AFRH5_0                GPIO_AFRH_AFSEL13_0</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="preprocessor">#define GPIO_AFRH_AFRH5_1                GPIO_AFRH_AFSEL13_1</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="preprocessor">#define GPIO_AFRH_AFRH5_2                GPIO_AFRH_AFSEL13_2</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span><span class="preprocessor">#define GPIO_AFRH_AFRH5_3                GPIO_AFRH_AFSEL13_3</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="preprocessor">#define GPIO_AFRH_AFRH6                  GPIO_AFRH_AFSEL14</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="preprocessor">#define GPIO_AFRH_AFRH6_0                GPIO_AFRH_AFSEL14_0</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="preprocessor">#define GPIO_AFRH_AFRH6_1                GPIO_AFRH_AFSEL14_1</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span><span class="preprocessor">#define GPIO_AFRH_AFRH6_2                GPIO_AFRH_AFSEL14_2</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="preprocessor">#define GPIO_AFRH_AFRH6_3                GPIO_AFRH_AFSEL14_3</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="preprocessor">#define GPIO_AFRH_AFRH7                  GPIO_AFRH_AFSEL15</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="preprocessor">#define GPIO_AFRH_AFRH7_0                GPIO_AFRH_AFSEL15_0</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="preprocessor">#define GPIO_AFRH_AFRH7_1                GPIO_AFRH_AFSEL15_1</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="preprocessor">#define GPIO_AFRH_AFRH7_2                GPIO_AFRH_AFSEL15_2</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span><span class="preprocessor">#define GPIO_AFRH_AFRH7_3                GPIO_AFRH_AFSEL15_3</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span> </div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span> </div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="preprocessor">#define I2C_CR1_PE_Pos            (0U)</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 3529</a></span><span class="preprocessor">#define I2C_CR1_PE_Msk            (0x1UL &lt;&lt; I2C_CR1_PE_Pos)                     </span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 3530</a></span><span class="preprocessor">#define I2C_CR1_PE                I2C_CR1_PE_Msk                               </span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><span class="preprocessor">#define I2C_CR1_SMBUS_Pos         (1U)</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51"> 3532</a></span><span class="preprocessor">#define I2C_CR1_SMBUS_Msk         (0x1UL &lt;&lt; I2C_CR1_SMBUS_Pos)                  </span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 3533</a></span><span class="preprocessor">#define I2C_CR1_SMBUS             I2C_CR1_SMBUS_Msk                            </span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><span class="preprocessor">#define I2C_CR1_SMBTYPE_Pos       (3U)</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945"> 3535</a></span><span class="preprocessor">#define I2C_CR1_SMBTYPE_Msk       (0x1UL &lt;&lt; I2C_CR1_SMBTYPE_Pos)                </span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 3536</a></span><span class="preprocessor">#define I2C_CR1_SMBTYPE           I2C_CR1_SMBTYPE_Msk                          </span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="preprocessor">#define I2C_CR1_ENARP_Pos         (4U)</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3"> 3538</a></span><span class="preprocessor">#define I2C_CR1_ENARP_Msk         (0x1UL &lt;&lt; I2C_CR1_ENARP_Pos)                  </span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 3539</a></span><span class="preprocessor">#define I2C_CR1_ENARP             I2C_CR1_ENARP_Msk                            </span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span><span class="preprocessor">#define I2C_CR1_ENPEC_Pos         (5U)</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d"> 3541</a></span><span class="preprocessor">#define I2C_CR1_ENPEC_Msk         (0x1UL &lt;&lt; I2C_CR1_ENPEC_Pos)                  </span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 3542</a></span><span class="preprocessor">#define I2C_CR1_ENPEC             I2C_CR1_ENPEC_Msk                            </span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="preprocessor">#define I2C_CR1_ENGC_Pos          (6U)</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06"> 3544</a></span><span class="preprocessor">#define I2C_CR1_ENGC_Msk          (0x1UL &lt;&lt; I2C_CR1_ENGC_Pos)                   </span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 3545</a></span><span class="preprocessor">#define I2C_CR1_ENGC              I2C_CR1_ENGC_Msk                             </span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos     (7U)</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 3547</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk     (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)              </span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 3548</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH         I2C_CR1_NOSTRETCH_Msk                        </span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="preprocessor">#define I2C_CR1_START_Pos         (8U)</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b"> 3550</a></span><span class="preprocessor">#define I2C_CR1_START_Msk         (0x1UL &lt;&lt; I2C_CR1_START_Pos)                  </span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 3551</a></span><span class="preprocessor">#define I2C_CR1_START             I2C_CR1_START_Msk                            </span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="preprocessor">#define I2C_CR1_STOP_Pos          (9U)</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893"> 3553</a></span><span class="preprocessor">#define I2C_CR1_STOP_Msk          (0x1UL &lt;&lt; I2C_CR1_STOP_Pos)                   </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 3554</a></span><span class="preprocessor">#define I2C_CR1_STOP              I2C_CR1_STOP_Msk                             </span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span><span class="preprocessor">#define I2C_CR1_ACK_Pos           (10U)</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927"> 3556</a></span><span class="preprocessor">#define I2C_CR1_ACK_Msk           (0x1UL &lt;&lt; I2C_CR1_ACK_Pos)                    </span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 3557</a></span><span class="preprocessor">#define I2C_CR1_ACK               I2C_CR1_ACK_Msk                              </span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="preprocessor">#define I2C_CR1_POS_Pos           (11U)</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686"> 3559</a></span><span class="preprocessor">#define I2C_CR1_POS_Msk           (0x1UL &lt;&lt; I2C_CR1_POS_Pos)                    </span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 3560</a></span><span class="preprocessor">#define I2C_CR1_POS               I2C_CR1_POS_Msk                              </span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="preprocessor">#define I2C_CR1_PEC_Pos           (12U)</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e"> 3562</a></span><span class="preprocessor">#define I2C_CR1_PEC_Msk           (0x1UL &lt;&lt; I2C_CR1_PEC_Pos)                    </span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 3563</a></span><span class="preprocessor">#define I2C_CR1_PEC               I2C_CR1_PEC_Msk                              </span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="preprocessor">#define I2C_CR1_ALERT_Pos         (13U)</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6"> 3565</a></span><span class="preprocessor">#define I2C_CR1_ALERT_Msk         (0x1UL &lt;&lt; I2C_CR1_ALERT_Pos)                  </span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 3566</a></span><span class="preprocessor">#define I2C_CR1_ALERT             I2C_CR1_ALERT_Msk                            </span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="preprocessor">#define I2C_CR1_SWRST_Pos         (15U)</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 3568</a></span><span class="preprocessor">#define I2C_CR1_SWRST_Msk         (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)                  </span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 3569</a></span><span class="preprocessor">#define I2C_CR1_SWRST             I2C_CR1_SWRST_Msk                            </span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="preprocessor">#define I2C_CR2_FREQ_Pos          (0U)</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea"> 3573</a></span><span class="preprocessor">#define I2C_CR2_FREQ_Msk          (0x3FUL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 3574</a></span><span class="preprocessor">#define I2C_CR2_FREQ              I2C_CR2_FREQ_Msk                             </span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 3575</a></span><span class="preprocessor">#define I2C_CR2_FREQ_0            (0x01UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 3576</a></span><span class="preprocessor">#define I2C_CR2_FREQ_1            (0x02UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 3577</a></span><span class="preprocessor">#define I2C_CR2_FREQ_2            (0x04UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 3578</a></span><span class="preprocessor">#define I2C_CR2_FREQ_3            (0x08UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 3579</a></span><span class="preprocessor">#define I2C_CR2_FREQ_4            (0x10UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 3580</a></span><span class="preprocessor">#define I2C_CR2_FREQ_5            (0x20UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span><span class="preprocessor">#define I2C_CR2_ITERREN_Pos       (8U)</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029"> 3583</a></span><span class="preprocessor">#define I2C_CR2_ITERREN_Msk       (0x1UL &lt;&lt; I2C_CR2_ITERREN_Pos)                </span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 3584</a></span><span class="preprocessor">#define I2C_CR2_ITERREN           I2C_CR2_ITERREN_Msk                          </span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="preprocessor">#define I2C_CR2_ITEVTEN_Pos       (9U)</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706"> 3586</a></span><span class="preprocessor">#define I2C_CR2_ITEVTEN_Msk       (0x1UL &lt;&lt; I2C_CR2_ITEVTEN_Pos)                </span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 3587</a></span><span class="preprocessor">#define I2C_CR2_ITEVTEN           I2C_CR2_ITEVTEN_Msk                          </span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="preprocessor">#define I2C_CR2_ITBUFEN_Pos       (10U)</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713"> 3589</a></span><span class="preprocessor">#define I2C_CR2_ITBUFEN_Msk       (0x1UL &lt;&lt; I2C_CR2_ITBUFEN_Pos)                </span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 3590</a></span><span class="preprocessor">#define I2C_CR2_ITBUFEN           I2C_CR2_ITBUFEN_Msk                          </span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span><span class="preprocessor">#define I2C_CR2_DMAEN_Pos         (11U)</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399"> 3592</a></span><span class="preprocessor">#define I2C_CR2_DMAEN_Msk         (0x1UL &lt;&lt; I2C_CR2_DMAEN_Pos)                  </span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 3593</a></span><span class="preprocessor">#define I2C_CR2_DMAEN             I2C_CR2_DMAEN_Msk                            </span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="preprocessor">#define I2C_CR2_LAST_Pos          (12U)</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382"> 3595</a></span><span class="preprocessor">#define I2C_CR2_LAST_Msk          (0x1UL &lt;&lt; I2C_CR2_LAST_Pos)                   </span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 3596</a></span><span class="preprocessor">#define I2C_CR2_LAST              I2C_CR2_LAST_Msk                             </span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 3599</a></span><span class="preprocessor">#define I2C_OAR1_ADD1_7           0x000000FEU                                  </span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 3600</a></span><span class="preprocessor">#define I2C_OAR1_ADD8_9           0x00000300U                                  </span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="preprocessor">#define I2C_OAR1_ADD0_Pos         (0U)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356"> 3603</a></span><span class="preprocessor">#define I2C_OAR1_ADD0_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD0_Pos)                  </span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 3604</a></span><span class="preprocessor">#define I2C_OAR1_ADD0             I2C_OAR1_ADD0_Msk                            </span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="preprocessor">#define I2C_OAR1_ADD1_Pos         (1U)</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb"> 3606</a></span><span class="preprocessor">#define I2C_OAR1_ADD1_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD1_Pos)                  </span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 3607</a></span><span class="preprocessor">#define I2C_OAR1_ADD1             I2C_OAR1_ADD1_Msk                            </span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span><span class="preprocessor">#define I2C_OAR1_ADD2_Pos         (2U)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e"> 3609</a></span><span class="preprocessor">#define I2C_OAR1_ADD2_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD2_Pos)                  </span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 3610</a></span><span class="preprocessor">#define I2C_OAR1_ADD2             I2C_OAR1_ADD2_Msk                            </span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="preprocessor">#define I2C_OAR1_ADD3_Pos         (3U)</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c"> 3612</a></span><span class="preprocessor">#define I2C_OAR1_ADD3_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD3_Pos)                  </span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 3613</a></span><span class="preprocessor">#define I2C_OAR1_ADD3             I2C_OAR1_ADD3_Msk                            </span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="preprocessor">#define I2C_OAR1_ADD4_Pos         (4U)</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638"> 3615</a></span><span class="preprocessor">#define I2C_OAR1_ADD4_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD4_Pos)                  </span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 3616</a></span><span class="preprocessor">#define I2C_OAR1_ADD4             I2C_OAR1_ADD4_Msk                            </span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span><span class="preprocessor">#define I2C_OAR1_ADD5_Pos         (5U)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd"> 3618</a></span><span class="preprocessor">#define I2C_OAR1_ADD5_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD5_Pos)                  </span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 3619</a></span><span class="preprocessor">#define I2C_OAR1_ADD5             I2C_OAR1_ADD5_Msk                            </span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="preprocessor">#define I2C_OAR1_ADD6_Pos         (6U)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d"> 3621</a></span><span class="preprocessor">#define I2C_OAR1_ADD6_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD6_Pos)                  </span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 3622</a></span><span class="preprocessor">#define I2C_OAR1_ADD6             I2C_OAR1_ADD6_Msk                            </span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span><span class="preprocessor">#define I2C_OAR1_ADD7_Pos         (7U)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8"> 3624</a></span><span class="preprocessor">#define I2C_OAR1_ADD7_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD7_Pos)                  </span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 3625</a></span><span class="preprocessor">#define I2C_OAR1_ADD7             I2C_OAR1_ADD7_Msk                            </span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="preprocessor">#define I2C_OAR1_ADD8_Pos         (8U)</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65"> 3627</a></span><span class="preprocessor">#define I2C_OAR1_ADD8_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD8_Pos)                  </span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 3628</a></span><span class="preprocessor">#define I2C_OAR1_ADD8             I2C_OAR1_ADD8_Msk                            </span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="preprocessor">#define I2C_OAR1_ADD9_Pos         (9U)</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2"> 3630</a></span><span class="preprocessor">#define I2C_OAR1_ADD9_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD9_Pos)                  </span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 3631</a></span><span class="preprocessor">#define I2C_OAR1_ADD9             I2C_OAR1_ADD9_Msk                            </span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="preprocessor">#define I2C_OAR1_ADDMODE_Pos      (15U)</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418"> 3634</a></span><span class="preprocessor">#define I2C_OAR1_ADDMODE_Msk      (0x1UL &lt;&lt; I2C_OAR1_ADDMODE_Pos)               </span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 3635</a></span><span class="preprocessor">#define I2C_OAR1_ADDMODE          I2C_OAR1_ADDMODE_Msk                         </span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span><span class="preprocessor">#define I2C_OAR2_ENDUAL_Pos       (0U)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9"> 3639</a></span><span class="preprocessor">#define I2C_OAR2_ENDUAL_Msk       (0x1UL &lt;&lt; I2C_OAR2_ENDUAL_Pos)                </span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 3640</a></span><span class="preprocessor">#define I2C_OAR2_ENDUAL           I2C_OAR2_ENDUAL_Msk                          </span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span><span class="preprocessor">#define I2C_OAR2_ADD2_Pos         (1U)</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5"> 3642</a></span><span class="preprocessor">#define I2C_OAR2_ADD2_Msk         (0x7FUL &lt;&lt; I2C_OAR2_ADD2_Pos)                 </span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 3643</a></span><span class="preprocessor">#define I2C_OAR2_ADD2             I2C_OAR2_ADD2_Msk                            </span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="preprocessor">#define I2C_DR_DR_Pos             (0U)</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1"> 3647</a></span><span class="preprocessor">#define I2C_DR_DR_Msk             (0xFFUL &lt;&lt; I2C_DR_DR_Pos)                     </span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 3648</a></span><span class="preprocessor">#define I2C_DR_DR                 I2C_DR_DR_Msk                                </span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span><span class="preprocessor">#define I2C_SR1_SB_Pos            (0U)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df"> 3652</a></span><span class="preprocessor">#define I2C_SR1_SB_Msk            (0x1UL &lt;&lt; I2C_SR1_SB_Pos)                     </span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 3653</a></span><span class="preprocessor">#define I2C_SR1_SB                I2C_SR1_SB_Msk                               </span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span><span class="preprocessor">#define I2C_SR1_ADDR_Pos          (1U)</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f"> 3655</a></span><span class="preprocessor">#define I2C_SR1_ADDR_Msk          (0x1UL &lt;&lt; I2C_SR1_ADDR_Pos)                   </span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 3656</a></span><span class="preprocessor">#define I2C_SR1_ADDR              I2C_SR1_ADDR_Msk                             </span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span><span class="preprocessor">#define I2C_SR1_BTF_Pos           (2U)</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1"> 3658</a></span><span class="preprocessor">#define I2C_SR1_BTF_Msk           (0x1UL &lt;&lt; I2C_SR1_BTF_Pos)                    </span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 3659</a></span><span class="preprocessor">#define I2C_SR1_BTF               I2C_SR1_BTF_Msk                              </span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span><span class="preprocessor">#define I2C_SR1_ADD10_Pos         (3U)</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b"> 3661</a></span><span class="preprocessor">#define I2C_SR1_ADD10_Msk         (0x1UL &lt;&lt; I2C_SR1_ADD10_Pos)                  </span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 3662</a></span><span class="preprocessor">#define I2C_SR1_ADD10             I2C_SR1_ADD10_Msk                            </span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span><span class="preprocessor">#define I2C_SR1_STOPF_Pos         (4U)</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4"> 3664</a></span><span class="preprocessor">#define I2C_SR1_STOPF_Msk         (0x1UL &lt;&lt; I2C_SR1_STOPF_Pos)                  </span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 3665</a></span><span class="preprocessor">#define I2C_SR1_STOPF             I2C_SR1_STOPF_Msk                            </span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span><span class="preprocessor">#define I2C_SR1_RXNE_Pos          (6U)</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62"> 3667</a></span><span class="preprocessor">#define I2C_SR1_RXNE_Msk          (0x1UL &lt;&lt; I2C_SR1_RXNE_Pos)                   </span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 3668</a></span><span class="preprocessor">#define I2C_SR1_RXNE              I2C_SR1_RXNE_Msk                             </span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span><span class="preprocessor">#define I2C_SR1_TXE_Pos           (7U)</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea"> 3670</a></span><span class="preprocessor">#define I2C_SR1_TXE_Msk           (0x1UL &lt;&lt; I2C_SR1_TXE_Pos)                    </span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 3671</a></span><span class="preprocessor">#define I2C_SR1_TXE               I2C_SR1_TXE_Msk                              </span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><span class="preprocessor">#define I2C_SR1_BERR_Pos          (8U)</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d"> 3673</a></span><span class="preprocessor">#define I2C_SR1_BERR_Msk          (0x1UL &lt;&lt; I2C_SR1_BERR_Pos)                   </span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 3674</a></span><span class="preprocessor">#define I2C_SR1_BERR              I2C_SR1_BERR_Msk                             </span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span><span class="preprocessor">#define I2C_SR1_ARLO_Pos          (9U)</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da"> 3676</a></span><span class="preprocessor">#define I2C_SR1_ARLO_Msk          (0x1UL &lt;&lt; I2C_SR1_ARLO_Pos)                   </span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 3677</a></span><span class="preprocessor">#define I2C_SR1_ARLO              I2C_SR1_ARLO_Msk                             </span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span><span class="preprocessor">#define I2C_SR1_AF_Pos            (10U)</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6"> 3679</a></span><span class="preprocessor">#define I2C_SR1_AF_Msk            (0x1UL &lt;&lt; I2C_SR1_AF_Pos)                     </span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 3680</a></span><span class="preprocessor">#define I2C_SR1_AF                I2C_SR1_AF_Msk                               </span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="preprocessor">#define I2C_SR1_OVR_Pos           (11U)</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8"> 3682</a></span><span class="preprocessor">#define I2C_SR1_OVR_Msk           (0x1UL &lt;&lt; I2C_SR1_OVR_Pos)                    </span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 3683</a></span><span class="preprocessor">#define I2C_SR1_OVR               I2C_SR1_OVR_Msk                              </span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span><span class="preprocessor">#define I2C_SR1_PECERR_Pos        (12U)</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938"> 3685</a></span><span class="preprocessor">#define I2C_SR1_PECERR_Msk        (0x1UL &lt;&lt; I2C_SR1_PECERR_Pos)                 </span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 3686</a></span><span class="preprocessor">#define I2C_SR1_PECERR            I2C_SR1_PECERR_Msk                           </span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span><span class="preprocessor">#define I2C_SR1_TIMEOUT_Pos       (14U)</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416"> 3688</a></span><span class="preprocessor">#define I2C_SR1_TIMEOUT_Msk       (0x1UL &lt;&lt; I2C_SR1_TIMEOUT_Pos)                </span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 3689</a></span><span class="preprocessor">#define I2C_SR1_TIMEOUT           I2C_SR1_TIMEOUT_Msk                          </span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span><span class="preprocessor">#define I2C_SR1_SMBALERT_Pos      (15U)</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6"> 3691</a></span><span class="preprocessor">#define I2C_SR1_SMBALERT_Msk      (0x1UL &lt;&lt; I2C_SR1_SMBALERT_Pos)               </span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 3692</a></span><span class="preprocessor">#define I2C_SR1_SMBALERT          I2C_SR1_SMBALERT_Msk                         </span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span><span class="preprocessor">#define I2C_SR2_MSL_Pos           (0U)</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2"> 3696</a></span><span class="preprocessor">#define I2C_SR2_MSL_Msk           (0x1UL &lt;&lt; I2C_SR2_MSL_Pos)                    </span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 3697</a></span><span class="preprocessor">#define I2C_SR2_MSL               I2C_SR2_MSL_Msk                              </span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span><span class="preprocessor">#define I2C_SR2_BUSY_Pos          (1U)</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110"> 3699</a></span><span class="preprocessor">#define I2C_SR2_BUSY_Msk          (0x1UL &lt;&lt; I2C_SR2_BUSY_Pos)                   </span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 3700</a></span><span class="preprocessor">#define I2C_SR2_BUSY              I2C_SR2_BUSY_Msk                             </span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span><span class="preprocessor">#define I2C_SR2_TRA_Pos           (2U)</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e"> 3702</a></span><span class="preprocessor">#define I2C_SR2_TRA_Msk           (0x1UL &lt;&lt; I2C_SR2_TRA_Pos)                    </span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 3703</a></span><span class="preprocessor">#define I2C_SR2_TRA               I2C_SR2_TRA_Msk                              </span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="preprocessor">#define I2C_SR2_GENCALL_Pos       (4U)</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383"> 3705</a></span><span class="preprocessor">#define I2C_SR2_GENCALL_Msk       (0x1UL &lt;&lt; I2C_SR2_GENCALL_Pos)                </span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 3706</a></span><span class="preprocessor">#define I2C_SR2_GENCALL           I2C_SR2_GENCALL_Msk                          </span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span><span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Pos    (5U)</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26"> 3708</a></span><span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Msk    (0x1UL &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)             </span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 3709</a></span><span class="preprocessor">#define I2C_SR2_SMBDEFAULT        I2C_SR2_SMBDEFAULT_Msk                       </span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span><span class="preprocessor">#define I2C_SR2_SMBHOST_Pos       (6U)</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d"> 3711</a></span><span class="preprocessor">#define I2C_SR2_SMBHOST_Msk       (0x1UL &lt;&lt; I2C_SR2_SMBHOST_Pos)                </span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 3712</a></span><span class="preprocessor">#define I2C_SR2_SMBHOST           I2C_SR2_SMBHOST_Msk                          </span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span><span class="preprocessor">#define I2C_SR2_DUALF_Pos         (7U)</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30"> 3714</a></span><span class="preprocessor">#define I2C_SR2_DUALF_Msk         (0x1UL &lt;&lt; I2C_SR2_DUALF_Pos)                  </span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 3715</a></span><span class="preprocessor">#define I2C_SR2_DUALF             I2C_SR2_DUALF_Msk                            </span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="preprocessor">#define I2C_SR2_PEC_Pos           (8U)</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88"> 3717</a></span><span class="preprocessor">#define I2C_SR2_PEC_Msk           (0xFFUL &lt;&lt; I2C_SR2_PEC_Pos)                   </span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 3718</a></span><span class="preprocessor">#define I2C_SR2_PEC               I2C_SR2_PEC_Msk                              </span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span><span class="preprocessor">#define I2C_CCR_CCR_Pos           (0U)</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b"> 3722</a></span><span class="preprocessor">#define I2C_CCR_CCR_Msk           (0xFFFUL &lt;&lt; I2C_CCR_CCR_Pos)                  </span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 3723</a></span><span class="preprocessor">#define I2C_CCR_CCR               I2C_CCR_CCR_Msk                              </span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span><span class="preprocessor">#define I2C_CCR_DUTY_Pos          (14U)</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6"> 3725</a></span><span class="preprocessor">#define I2C_CCR_DUTY_Msk          (0x1UL &lt;&lt; I2C_CCR_DUTY_Pos)                   </span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 3726</a></span><span class="preprocessor">#define I2C_CCR_DUTY              I2C_CCR_DUTY_Msk                             </span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span><span class="preprocessor">#define I2C_CCR_FS_Pos            (15U)</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e"> 3728</a></span><span class="preprocessor">#define I2C_CCR_FS_Msk            (0x1UL &lt;&lt; I2C_CCR_FS_Pos)                     </span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 3729</a></span><span class="preprocessor">#define I2C_CCR_FS                I2C_CCR_FS_Msk                               </span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span><span class="preprocessor">#define I2C_TRISE_TRISE_Pos       (0U)</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe"> 3733</a></span><span class="preprocessor">#define I2C_TRISE_TRISE_Msk       (0x3FUL &lt;&lt; I2C_TRISE_TRISE_Pos)               </span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 3734</a></span><span class="preprocessor">#define I2C_TRISE_TRISE           I2C_TRISE_TRISE_Msk                          </span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="comment">/******************  Bit definition for I2C_FLTR register  *******************/</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span><span class="preprocessor">#define I2C_FLTR_DNF_Pos          (0U)</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2366c5012d3662571a9577145d9a3b84"> 3738</a></span><span class="preprocessor">#define I2C_FLTR_DNF_Msk          (0xFUL &lt;&lt; I2C_FLTR_DNF_Pos)                   </span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4c34d459e53d73c92e0a6fd383795"> 3739</a></span><span class="preprocessor">#define I2C_FLTR_DNF              I2C_FLTR_DNF_Msk                             </span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span><span class="preprocessor">#define I2C_FLTR_ANOFF_Pos        (4U)</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214eda503ba769772d183ee34da4ed8d"> 3741</a></span><span class="preprocessor">#define I2C_FLTR_ANOFF_Msk        (0x1UL &lt;&lt; I2C_FLTR_ANOFF_Pos)                 </span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32"> 3742</a></span><span class="preprocessor">#define I2C_FLTR_ANOFF            I2C_FLTR_ANOFF_Msk                           </span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span><span class="comment">/*                           Independent WATCHDOG                             */</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span><span class="preprocessor">#define IWDG_KR_KEY_Pos     (0U)</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 3751</a></span><span class="preprocessor">#define IWDG_KR_KEY_Msk     (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)                       </span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 3752</a></span><span class="preprocessor">#define IWDG_KR_KEY         IWDG_KR_KEY_Msk                                    </span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span><span class="preprocessor">#define IWDG_PR_PR_Pos      (0U)</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 3756</a></span><span class="preprocessor">#define IWDG_PR_PR_Msk      (0x7UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 3757</a></span><span class="preprocessor">#define IWDG_PR_PR          IWDG_PR_PR_Msk                                     </span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 3758</a></span><span class="preprocessor">#define IWDG_PR_PR_0        (0x1UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 3759</a></span><span class="preprocessor">#define IWDG_PR_PR_1        (0x2UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 3760</a></span><span class="preprocessor">#define IWDG_PR_PR_2        (0x4UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span><span class="preprocessor">#define IWDG_RLR_RL_Pos     (0U)</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 3764</a></span><span class="preprocessor">#define IWDG_RLR_RL_Msk     (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)                        </span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 3765</a></span><span class="preprocessor">#define IWDG_RLR_RL         IWDG_RLR_RL_Msk                                    </span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span><span class="preprocessor">#define IWDG_SR_PVU_Pos     (0U)</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 3769</a></span><span class="preprocessor">#define IWDG_SR_PVU_Msk     (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)                          </span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 3770</a></span><span class="preprocessor">#define IWDG_SR_PVU         IWDG_SR_PVU_Msk                                    </span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="preprocessor">#define IWDG_SR_RVU_Pos     (1U)</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 3772</a></span><span class="preprocessor">#define IWDG_SR_RVU_Msk     (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)                          </span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 3773</a></span><span class="preprocessor">#define IWDG_SR_RVU         IWDG_SR_RVU_Msk                                    </span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span><span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span><span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span><span class="preprocessor">#define PWR_CR_LPDS_Pos        (0U)</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8"> 3784</a></span><span class="preprocessor">#define PWR_CR_LPDS_Msk        (0x1UL &lt;&lt; PWR_CR_LPDS_Pos)                       </span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 3785</a></span><span class="preprocessor">#define PWR_CR_LPDS            PWR_CR_LPDS_Msk                                 </span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span><span class="preprocessor">#define PWR_CR_PDDS_Pos        (1U)</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05"> 3787</a></span><span class="preprocessor">#define PWR_CR_PDDS_Msk        (0x1UL &lt;&lt; PWR_CR_PDDS_Pos)                       </span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 3788</a></span><span class="preprocessor">#define PWR_CR_PDDS            PWR_CR_PDDS_Msk                                 </span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span><span class="preprocessor">#define PWR_CR_CWUF_Pos        (2U)</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 3790</a></span><span class="preprocessor">#define PWR_CR_CWUF_Msk        (0x1UL &lt;&lt; PWR_CR_CWUF_Pos)                       </span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 3791</a></span><span class="preprocessor">#define PWR_CR_CWUF            PWR_CR_CWUF_Msk                                 </span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span><span class="preprocessor">#define PWR_CR_CSBF_Pos        (3U)</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 3793</a></span><span class="preprocessor">#define PWR_CR_CSBF_Msk        (0x1UL &lt;&lt; PWR_CR_CSBF_Pos)                       </span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 3794</a></span><span class="preprocessor">#define PWR_CR_CSBF            PWR_CR_CSBF_Msk                                 </span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><span class="preprocessor">#define PWR_CR_PVDE_Pos        (4U)</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad"> 3796</a></span><span class="preprocessor">#define PWR_CR_PVDE_Msk        (0x1UL &lt;&lt; PWR_CR_PVDE_Pos)                       </span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 3797</a></span><span class="preprocessor">#define PWR_CR_PVDE            PWR_CR_PVDE_Msk                                 </span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span><span class="preprocessor">#define PWR_CR_PLS_Pos         (5U)</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7"> 3800</a></span><span class="preprocessor">#define PWR_CR_PLS_Msk         (0x7UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 3801</a></span><span class="preprocessor">#define PWR_CR_PLS             PWR_CR_PLS_Msk                                  </span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 3802</a></span><span class="preprocessor">#define PWR_CR_PLS_0           (0x1UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 3803</a></span><span class="preprocessor">#define PWR_CR_PLS_1           (0x2UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 3804</a></span><span class="preprocessor">#define PWR_CR_PLS_2           (0x4UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 3807</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV0        0x00000000U                                     </span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 3808</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV1        0x00000020U                                     </span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 3809</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV2        0x00000040U                                     </span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 3810</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV3        0x00000060U                                     </span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 3811</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV4        0x00000080U                                     </span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 3812</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV5        0x000000A0U                                     </span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 3813</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV6        0x000000C0U                                     </span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 3814</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV7        0x000000E0U                                     </span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span><span class="preprocessor">#define PWR_CR_DBP_Pos         (8U)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8"> 3816</a></span><span class="preprocessor">#define PWR_CR_DBP_Msk         (0x1UL &lt;&lt; PWR_CR_DBP_Pos)                        </span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 3817</a></span><span class="preprocessor">#define PWR_CR_DBP             PWR_CR_DBP_Msk                                  </span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span><span class="preprocessor">#define PWR_CR_FPDS_Pos        (9U)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e13d0b0eb3f05a11893752cc372677"> 3819</a></span><span class="preprocessor">#define PWR_CR_FPDS_Msk        (0x1UL &lt;&lt; PWR_CR_FPDS_Pos)                       </span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002"> 3820</a></span><span class="preprocessor">#define PWR_CR_FPDS            PWR_CR_FPDS_Msk                                 </span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="preprocessor">#define PWR_CR_LPLVDS_Pos      (10U)</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d"> 3822</a></span><span class="preprocessor">#define PWR_CR_LPLVDS_Msk      (0x1UL &lt;&lt; PWR_CR_LPLVDS_Pos)                     </span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495"> 3823</a></span><span class="preprocessor">#define PWR_CR_LPLVDS          PWR_CR_LPLVDS_Msk                               </span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span><span class="preprocessor">#define PWR_CR_MRLVDS_Pos      (11U)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6262d1ec4de8436a758f687a031d5b2a"> 3825</a></span><span class="preprocessor">#define PWR_CR_MRLVDS_Msk      (0x1UL &lt;&lt; PWR_CR_MRLVDS_Pos)                     </span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d"> 3826</a></span><span class="preprocessor">#define PWR_CR_MRLVDS          PWR_CR_MRLVDS_Msk                               </span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span><span class="preprocessor">#define PWR_CR_ADCDC1_Pos      (13U)</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b4f121622dfe445dd8c6951207f2ebf"> 3828</a></span><span class="preprocessor">#define PWR_CR_ADCDC1_Msk      (0x1UL &lt;&lt; PWR_CR_ADCDC1_Pos)                     </span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977b89f2739e32b704194a6995d3d33d"> 3829</a></span><span class="preprocessor">#define PWR_CR_ADCDC1          PWR_CR_ADCDC1_Msk                               </span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span><span class="preprocessor">#define PWR_CR_VOS_Pos         (14U)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a"> 3831</a></span><span class="preprocessor">#define PWR_CR_VOS_Msk         (0x3UL &lt;&lt; PWR_CR_VOS_Pos)                        </span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 3832</a></span><span class="preprocessor">#define PWR_CR_VOS             PWR_CR_VOS_Msk                                  </span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 3833</a></span><span class="preprocessor">#define PWR_CR_VOS_0           0x00004000U                                     </span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 3834</a></span><span class="preprocessor">#define PWR_CR_VOS_1           0x00008000U                                     </span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span><span class="preprocessor">#define  PWR_CR_PMODE                        PWR_CR_VOS</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span> </div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><span class="preprocessor">#define PWR_CSR_WUF_Pos        (0U)</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 3841</a></span><span class="preprocessor">#define PWR_CSR_WUF_Msk        (0x1UL &lt;&lt; PWR_CSR_WUF_Pos)                       </span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 3842</a></span><span class="preprocessor">#define PWR_CSR_WUF            PWR_CSR_WUF_Msk                                 </span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span><span class="preprocessor">#define PWR_CSR_SBF_Pos        (1U)</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 3844</a></span><span class="preprocessor">#define PWR_CSR_SBF_Msk        (0x1UL &lt;&lt; PWR_CSR_SBF_Pos)                       </span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 3845</a></span><span class="preprocessor">#define PWR_CSR_SBF            PWR_CSR_SBF_Msk                                 </span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span><span class="preprocessor">#define PWR_CSR_PVDO_Pos       (2U)</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548"> 3847</a></span><span class="preprocessor">#define PWR_CSR_PVDO_Msk       (0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)                      </span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 3848</a></span><span class="preprocessor">#define PWR_CSR_PVDO           PWR_CSR_PVDO_Msk                                </span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span><span class="preprocessor">#define PWR_CSR_BRR_Pos        (3U)</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06752058548d6fbcc57dbc032fdde76d"> 3850</a></span><span class="preprocessor">#define PWR_CSR_BRR_Msk        (0x1UL &lt;&lt; PWR_CSR_BRR_Pos)                       </span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc"> 3851</a></span><span class="preprocessor">#define PWR_CSR_BRR            PWR_CSR_BRR_Msk                                 </span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span><span class="preprocessor">#define PWR_CSR_EWUP_Pos       (8U)</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da"> 3853</a></span><span class="preprocessor">#define PWR_CSR_EWUP_Msk       (0x1UL &lt;&lt; PWR_CSR_EWUP_Pos)                      </span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580"> 3854</a></span><span class="preprocessor">#define PWR_CSR_EWUP           PWR_CSR_EWUP_Msk                                </span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span><span class="preprocessor">#define PWR_CSR_BRE_Pos        (9U)</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaed35bfe3de356d9e6def115ef87b9d"> 3856</a></span><span class="preprocessor">#define PWR_CSR_BRE_Msk        (0x1UL &lt;&lt; PWR_CSR_BRE_Pos)                       </span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a"> 3857</a></span><span class="preprocessor">#define PWR_CSR_BRE            PWR_CSR_BRE_Msk                                 </span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span><span class="preprocessor">#define PWR_CSR_VOSRDY_Pos     (14U)</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac90d2b7cd8836e014ee405815273ba9"> 3859</a></span><span class="preprocessor">#define PWR_CSR_VOSRDY_Msk     (0x1UL &lt;&lt; PWR_CSR_VOSRDY_Pos)                    </span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695"> 3860</a></span><span class="preprocessor">#define PWR_CSR_VOSRDY         PWR_CSR_VOSRDY_Msk                              </span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span><span class="preprocessor">#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span> </div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span><span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span><span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span><span class="preprocessor">#define RCC_CR_HSION_Pos                   (0U)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 3872</a></span><span class="preprocessor">#define RCC_CR_HSION_Msk                   (0x1UL &lt;&lt; RCC_CR_HSION_Pos)          </span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span><span class="preprocessor">#define RCC_CR_HSION                       RCC_CR_HSION_Msk</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span><span class="preprocessor">#define RCC_CR_HSIRDY_Pos                  (1U)</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 3875</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Msk                  (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)         </span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span><span class="preprocessor">#define RCC_CR_HSIRDY                      RCC_CR_HSIRDY_Msk</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span> </div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span><span class="preprocessor">#define RCC_CR_HSITRIM_Pos                 (3U)</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add"> 3879</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_Msk                 (0x1FUL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span><span class="preprocessor">#define RCC_CR_HSITRIM                     RCC_CR_HSITRIM_Msk</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 3881</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_0                   (0x01UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 3882</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_1                   (0x02UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 3883</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_2                   (0x04UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9"> 3884</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_3                   (0x08UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 3885</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_4                   (0x10UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="preprocessor">#define RCC_CR_HSICAL_Pos                  (8U)</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3"> 3888</a></span><span class="preprocessor">#define RCC_CR_HSICAL_Msk                  (0xFFUL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="preprocessor">#define RCC_CR_HSICAL                      RCC_CR_HSICAL_Msk</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 3890</a></span><span class="preprocessor">#define RCC_CR_HSICAL_0                    (0x01UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 3891</a></span><span class="preprocessor">#define RCC_CR_HSICAL_1                    (0x02UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 3892</a></span><span class="preprocessor">#define RCC_CR_HSICAL_2                    (0x04UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 3893</a></span><span class="preprocessor">#define RCC_CR_HSICAL_3                    (0x08UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 3894</a></span><span class="preprocessor">#define RCC_CR_HSICAL_4                    (0x10UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 3895</a></span><span class="preprocessor">#define RCC_CR_HSICAL_5                    (0x20UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 3896</a></span><span class="preprocessor">#define RCC_CR_HSICAL_6                    (0x40UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 3897</a></span><span class="preprocessor">#define RCC_CR_HSICAL_7                    (0x80UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span><span class="preprocessor">#define RCC_CR_HSEON_Pos                   (16U)</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 3900</a></span><span class="preprocessor">#define RCC_CR_HSEON_Msk                   (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)          </span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span><span class="preprocessor">#define RCC_CR_HSEON                       RCC_CR_HSEON_Msk</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span><span class="preprocessor">#define RCC_CR_HSERDY_Pos                  (17U)</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 3903</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Msk                  (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)         </span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span><span class="preprocessor">#define RCC_CR_HSERDY                      RCC_CR_HSERDY_Msk</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span><span class="preprocessor">#define RCC_CR_HSEBYP_Pos                  (18U)</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 3906</a></span><span class="preprocessor">#define RCC_CR_HSEBYP_Msk                  (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)         </span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span><span class="preprocessor">#define RCC_CR_HSEBYP                      RCC_CR_HSEBYP_Msk</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span><span class="preprocessor">#define RCC_CR_CSSON_Pos                   (19U)</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 3909</a></span><span class="preprocessor">#define RCC_CR_CSSON_Msk                   (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)          </span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="preprocessor">#define RCC_CR_CSSON                       RCC_CR_CSSON_Msk</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="preprocessor">#define RCC_CR_PLLON_Pos                   (24U)</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 3912</a></span><span class="preprocessor">#define RCC_CR_PLLON_Msk                   (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)          </span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="preprocessor">#define RCC_CR_PLLON                       RCC_CR_PLLON_Msk</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span><span class="preprocessor">#define RCC_CR_PLLRDY_Pos                  (25U)</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 3915</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Msk                  (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)         </span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span><span class="preprocessor">#define RCC_CR_PLLRDY                      RCC_CR_PLLRDY_Msk</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span><span class="comment">/*</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 series)</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span><span class="comment"> */</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48c0893e590b49fa8079830a0ae8abb"> 3920</a></span><span class="preprocessor">#define RCC_PLLI2S_SUPPORT                                                     </span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="preprocessor">#define RCC_CR_PLLI2SON_Pos                (26U)</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82caf73e368dd6e0af79ffff40c4c158"> 3923</a></span><span class="preprocessor">#define RCC_CR_PLLI2SON_Msk                (0x1UL &lt;&lt; RCC_CR_PLLI2SON_Pos)       </span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><span class="preprocessor">#define RCC_CR_PLLI2SON                    RCC_CR_PLLI2SON_Msk</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span><span class="preprocessor">#define RCC_CR_PLLI2SRDY_Pos               (27U)</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac102f1739d82c9f002f6d107e37c6d63"> 3926</a></span><span class="preprocessor">#define RCC_CR_PLLI2SRDY_Msk               (0x1UL &lt;&lt; RCC_CR_PLLI2SRDY_Pos)      </span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span><span class="preprocessor">#define RCC_CR_PLLI2SRDY                   RCC_CR_PLLI2SRDY_Msk</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span> </div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span><span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Pos               (0U)</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686"> 3931</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Msk               (0x3FUL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span><span class="preprocessor">#define RCC_PLLCFGR_PLLM                   RCC_PLLCFGR_PLLM_Msk</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 3933</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_0                 (0x01UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10"> 3934</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_1                 (0x02UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 3935</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_2                 (0x04UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c"> 3936</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_3                 (0x08UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898"> 3937</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_4                 (0x10UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225"> 3938</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_5                 (0x20UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Pos               (6U)</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be"> 3941</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Msk               (0x1FFUL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span><span class="preprocessor">#define RCC_PLLCFGR_PLLN                   RCC_PLLCFGR_PLLN_Msk</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 3943</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_0                 (0x001UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 3944</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_1                 (0x002UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 3945</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_2                 (0x004UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 3946</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_3                 (0x008UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 3947</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_4                 (0x010UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 3948</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_5                 (0x020UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 3949</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_6                 (0x040UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54"> 3950</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_7                 (0x080UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff473b6dc417ef6fa361017b2f107c06"> 3951</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_8                 (0x100UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Pos               (16U)</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca"> 3954</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Msk               (0x3UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="preprocessor">#define RCC_PLLCFGR_PLLP                   RCC_PLLCFGR_PLLP_Msk</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd"> 3956</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_0                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73"> 3957</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_1                 (0x2UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Pos             (22U)</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393"> 3960</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Msk             (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)    </span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC                 RCC_PLLCFGR_PLLSRC_Msk</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Pos         (22U)</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909"> 3963</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Msk         (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_HSE_Pos) </span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE             RCC_PLLCFGR_PLLSRC_HSE_Msk</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI             0x00000000U</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span> </div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Pos               (24U)</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f"> 3968</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Msk               (0xFUL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ                   RCC_PLLCFGR_PLLQ_Msk</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 3970</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_0                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 3971</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_1                 (0x2UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6"> 3972</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_2                 (0x4UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5"> 3973</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_3                 (0x8UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 3978</a></span><span class="preprocessor">#define RCC_CFGR_SW_Pos                    (0U)</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 3979</a></span><span class="preprocessor">#define RCC_CFGR_SW_Msk                    (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)           </span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 3980</a></span><span class="preprocessor">#define RCC_CFGR_SW                        RCC_CFGR_SW_Msk                     </span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 3981</a></span><span class="preprocessor">#define RCC_CFGR_SW_0                      (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)           </span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 3982</a></span><span class="preprocessor">#define RCC_CFGR_SW_1                      (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)           </span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 3984</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSI                    0x00000000U                         </span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 3985</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSE                    0x00000001U                         </span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 3986</a></span><span class="preprocessor">#define RCC_CFGR_SW_PLL                    0x00000002U                         </span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="preprocessor">#define RCC_CFGR_SWS_Pos                   (2U)</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 3990</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Msk                   (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 3991</a></span><span class="preprocessor">#define RCC_CFGR_SWS                       RCC_CFGR_SWS_Msk                    </span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 3992</a></span><span class="preprocessor">#define RCC_CFGR_SWS_0                     (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 3993</a></span><span class="preprocessor">#define RCC_CFGR_SWS_1                     (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 3995</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSI                   0x00000000U                         </span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 3996</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSE                   0x00000004U                         </span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 3997</a></span><span class="preprocessor">#define RCC_CFGR_SWS_PLL                   0x00000008U                         </span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span><span class="preprocessor">#define RCC_CFGR_HPRE_Pos                  (4U)</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 4001</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Msk                  (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 4002</a></span><span class="preprocessor">#define RCC_CFGR_HPRE                      RCC_CFGR_HPRE_Msk                   </span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 4003</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_0                    (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 4004</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_1                    (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 4005</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_2                    (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 4006</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_3                    (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 4008</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                 0x00000000U                         </span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 4009</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                 0x00000080U                         </span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 4010</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                 0x00000090U                         </span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 4011</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                 0x000000A0U                         </span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 4012</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                0x000000B0U                         </span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 4013</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                0x000000C0U                         </span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 4014</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV128               0x000000D0U                         </span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 4015</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV256               0x000000E0U                         </span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 4016</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV512               0x000000F0U                         </span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                 (10U)</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 4020</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                 (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 4021</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1                     RCC_CFGR_PPRE1_Msk                  </span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 4022</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_0                   (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 4023</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_1                   (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 4024</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_2                   (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 4026</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                0x00000000U                         </span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 4027</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                0x00001000U                         </span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 4028</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                0x00001400U                         </span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 4029</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                0x00001800U                         </span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 4030</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16               0x00001C00U                         </span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                 (13U)</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 4034</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                 (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 4035</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2                     RCC_CFGR_PPRE2_Msk                  </span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 4036</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_0                   (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 4037</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_1                   (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 4038</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_2                   (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 4040</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                0x00000000U                         </span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 4041</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                0x00008000U                         </span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 4042</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                0x0000A000U                         </span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 4043</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                0x0000C000U                         </span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 4044</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16               0x0000E000U                         </span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><span class="preprocessor">#define RCC_CFGR_RTCPRE_Pos                (16U)</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850304b36d321ade71b90ca011ee5f74"> 4048</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_Msk                (0x1FUL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span><span class="preprocessor">#define RCC_CFGR_RTCPRE                    RCC_CFGR_RTCPRE_Msk</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d"> 4050</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_0                  (0x01UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4"> 4051</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_1                  (0x02UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb"> 4052</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_2                  (0x04UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41"> 4053</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_3                  (0x08UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a"> 4054</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_4                  (0x10UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><span class="preprocessor">#define RCC_CFGR_MCO1_Pos                  (21U)</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b21a49230470856ce978e05fb9c47b"> 4058</a></span><span class="preprocessor">#define RCC_CFGR_MCO1_Msk                  (0x3UL &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span><span class="preprocessor">#define RCC_CFGR_MCO1                      RCC_CFGR_MCO1_Msk</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a"> 4060</a></span><span class="preprocessor">#define RCC_CFGR_MCO1_0                    (0x1UL &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a"> 4061</a></span><span class="preprocessor">#define RCC_CFGR_MCO1_1                    (0x2UL &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="preprocessor">#define RCC_CFGR_I2SSRC_Pos                (23U)</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa5cae9d2b4ddc11fbe5a1858ead900"> 4064</a></span><span class="preprocessor">#define RCC_CFGR_I2SSRC_Msk                (0x1UL &lt;&lt; RCC_CFGR_I2SSRC_Pos)       </span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span><span class="preprocessor">#define RCC_CFGR_I2SSRC                    RCC_CFGR_I2SSRC_Msk</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span> </div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_Pos               (24U)</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada571dab4e704e380153b6e901b60ba8"> 4068</a></span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_Msk               (0x7UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span><span class="preprocessor">#define RCC_CFGR_MCO1PRE                   RCC_CFGR_MCO1PRE_Msk</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e"> 4070</a></span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_0                 (0x1UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092"> 4071</a></span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_1                 (0x2UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e"> 4072</a></span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_2                 (0x4UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_Pos               (27U)</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56af08fd6ae55e0047d84c2e5cb44877"> 4075</a></span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_Msk               (0x7UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span><span class="preprocessor">#define RCC_CFGR_MCO2PRE                   RCC_CFGR_MCO2PRE_Msk</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed"> 4077</a></span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_0                 (0x1UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793"> 4078</a></span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_1                 (0x2UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639"> 4079</a></span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_2                 (0x4UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="preprocessor">#define RCC_CFGR_MCO2_Pos                  (30U)</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193bf927828d92f9249975a792c738d5"> 4082</a></span><span class="preprocessor">#define RCC_CFGR_MCO2_Msk                  (0x3UL &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="preprocessor">#define RCC_CFGR_MCO2                      RCC_CFGR_MCO2_Msk</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd"> 4084</a></span><span class="preprocessor">#define RCC_CFGR_MCO2_0                    (0x1UL &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a"> 4085</a></span><span class="preprocessor">#define RCC_CFGR_MCO2_1                    (0x2UL &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span><span class="comment">/********************  Bit definition for RCC_CIR register  *******************/</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span><span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                (0U)</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091"> 4089</a></span><span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_LSIRDYF_Pos)       </span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span><span class="preprocessor">#define RCC_CIR_LSIRDYF                    RCC_CIR_LSIRDYF_Msk</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span><span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                (1U)</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f"> 4092</a></span><span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_LSERDYF_Pos)       </span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span><span class="preprocessor">#define RCC_CIR_LSERDYF                    RCC_CIR_LSERDYF_Msk</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span><span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                (2U)</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6"> 4095</a></span><span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_HSIRDYF_Pos)       </span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span><span class="preprocessor">#define RCC_CIR_HSIRDYF                    RCC_CIR_HSIRDYF_Msk</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span><span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                (3U)</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e"> 4098</a></span><span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_HSERDYF_Pos)       </span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span><span class="preprocessor">#define RCC_CIR_HSERDYF                    RCC_CIR_HSERDYF_Msk</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span><span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                (4U)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c"> 4101</a></span><span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_PLLRDYF_Pos)       </span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span><span class="preprocessor">#define RCC_CIR_PLLRDYF                    RCC_CIR_PLLRDYF_Msk</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><span class="preprocessor">#define RCC_CIR_PLLI2SRDYF_Pos             (5U)</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e88621c6cbc397e6c0872c98f11151"> 4104</a></span><span class="preprocessor">#define RCC_CIR_PLLI2SRDYF_Msk             (0x1UL &lt;&lt; RCC_CIR_PLLI2SRDYF_Pos)    </span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="preprocessor">#define RCC_CIR_PLLI2SRDYF                 RCC_CIR_PLLI2SRDYF_Msk</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span> </div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span><span class="preprocessor">#define RCC_CIR_CSSF_Pos                   (7U)</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"> 4108</a></span><span class="preprocessor">#define RCC_CIR_CSSF_Msk                   (0x1UL &lt;&lt; RCC_CIR_CSSF_Pos)          </span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span><span class="preprocessor">#define RCC_CIR_CSSF                       RCC_CIR_CSSF_Msk</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span><span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos               (8U)</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a"> 4111</a></span><span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_LSIRDYIE_Pos)      </span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span><span class="preprocessor">#define RCC_CIR_LSIRDYIE                   RCC_CIR_LSIRDYIE_Msk</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span><span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos               (9U)</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822"> 4114</a></span><span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_LSERDYIE_Pos)      </span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span><span class="preprocessor">#define RCC_CIR_LSERDYIE                   RCC_CIR_LSERDYIE_Msk</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span><span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos               (10U)</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e"> 4117</a></span><span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_HSIRDYIE_Pos)      </span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span><span class="preprocessor">#define RCC_CIR_HSIRDYIE                   RCC_CIR_HSIRDYIE_Msk</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span><span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos               (11U)</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9"> 4120</a></span><span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_HSERDYIE_Pos)      </span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span><span class="preprocessor">#define RCC_CIR_HSERDYIE                   RCC_CIR_HSERDYIE_Msk</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span><span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos               (12U)</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5"> 4123</a></span><span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_PLLRDYIE_Pos)      </span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span><span class="preprocessor">#define RCC_CIR_PLLRDYIE                   RCC_CIR_PLLRDYIE_Msk</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span><span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE_Pos            (13U)</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af4a5b0b017c2dde04fa660950578cc"> 4126</a></span><span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE_Msk            (0x1UL &lt;&lt; RCC_CIR_PLLI2SRDYIE_Pos)   </span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span><span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE                RCC_CIR_PLLI2SRDYIE_Msk</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span> </div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                (16U)</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9"> 4130</a></span><span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_LSIRDYC_Pos)       </span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span><span class="preprocessor">#define RCC_CIR_LSIRDYC                    RCC_CIR_LSIRDYC_Msk</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                (17U)</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426"> 4133</a></span><span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_LSERDYC_Pos)       </span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span><span class="preprocessor">#define RCC_CIR_LSERDYC                    RCC_CIR_LSERDYC_Msk</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span><span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                (18U)</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a"> 4136</a></span><span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_HSIRDYC_Pos)       </span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span><span class="preprocessor">#define RCC_CIR_HSIRDYC                    RCC_CIR_HSIRDYC_Msk</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span><span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                (19U)</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713"> 4139</a></span><span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_HSERDYC_Pos)       </span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="preprocessor">#define RCC_CIR_HSERDYC                    RCC_CIR_HSERDYC_Msk</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span><span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                (20U)</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1"> 4142</a></span><span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_PLLRDYC_Pos)       </span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span><span class="preprocessor">#define RCC_CIR_PLLRDYC                    RCC_CIR_PLLRDYC_Msk</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span><span class="preprocessor">#define RCC_CIR_PLLI2SRDYC_Pos             (21U)</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6a1a17873c5e712e9ed47d92fbc99cd"> 4145</a></span><span class="preprocessor">#define RCC_CIR_PLLI2SRDYC_Msk             (0x1UL &lt;&lt; RCC_CIR_PLLI2SRDYC_Pos)    </span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span><span class="preprocessor">#define RCC_CIR_PLLI2SRDYC                 RCC_CIR_PLLI2SRDYC_Msk</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span> </div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span><span class="preprocessor">#define RCC_CIR_CSSC_Pos                   (23U)</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e"> 4149</a></span><span class="preprocessor">#define RCC_CIR_CSSC_Msk                   (0x1UL &lt;&lt; RCC_CIR_CSSC_Pos)          </span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span><span class="preprocessor">#define RCC_CIR_CSSC                       RCC_CIR_CSSC_Msk</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span> </div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST_Pos          (0U)</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca733a89ed0ddeb8c6ad7d4df334baf"> 4154</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOARST_Pos) </span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST              RCC_AHB1RSTR_GPIOARST_Msk</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST_Pos          (1U)</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a227671a2b417929ad0959d9e899c8"> 4157</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOBRST_Pos) </span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST              RCC_AHB1RSTR_GPIOBRST_Msk</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST_Pos          (2U)</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f25d081a1bb38f34f8d11fc32bdc7d7"> 4160</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOCRST_Pos) </span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST              RCC_AHB1RSTR_GPIOCRST_Msk</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIODRST_Pos          (3U)</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e4b57d9e0d9c72055b51a222d388f5"> 4163</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIODRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIODRST_Pos) </span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIODRST              RCC_AHB1RSTR_GPIODRST_Msk</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOERST_Pos          (4U)</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2330cc824d6e097fc95f311730778243"> 4166</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOERST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOERST_Pos) </span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOERST              RCC_AHB1RSTR_GPIOERST_Msk</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST_Pos          (7U)</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6853aabc577ec17d0d7f894e520a693"> 4169</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOHRST_Pos) </span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST              RCC_AHB1RSTR_GPIOHRST_Msk</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Pos            (12U)</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4"> 4172</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Msk            (0x1UL &lt;&lt; RCC_AHB1RSTR_CRCRST_Pos)   </span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST                RCC_AHB1RSTR_CRCRST_Msk</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Pos           (21U)</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e"> 4175</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Msk           (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA1RST_Pos)  </span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST               RCC_AHB1RSTR_DMA1RST_Msk</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Pos           (22U)</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce"> 4178</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Msk           (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA2RST_Pos)  </span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST               RCC_AHB1RSTR_DMA2RST_Msk</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span> </div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span><span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST_Pos          (7U)</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba439d5c37535fc904630d55dd8d204"> 4183</a></span><span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST_Msk          (0x1UL &lt;&lt; RCC_AHB2RSTR_OTGFSRST_Pos) </span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span><span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST              RCC_AHB2RSTR_OTGFSRST_Msk</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span><span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span> </div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span> </div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos           (0U)</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb"> 4190</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos)  </span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST               RCC_APB1RSTR_TIM2RST_Msk</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos           (1U)</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 4193</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)  </span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST               RCC_APB1RSTR_TIM3RST_Msk</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Pos           (2U)</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e"> 4196</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM4RST_Pos)  </span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span><span class="preprocessor">#define RCC_APB1RSTR_TIM4RST               RCC_APB1RSTR_TIM4RST_Msk</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Pos           (3U)</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220"> 4199</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM5RST_Pos)  </span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST               RCC_APB1RSTR_TIM5RST_Msk</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos           (11U)</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 4202</a></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)  </span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST               RCC_APB1RSTR_WWDGRST_Msk</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos           (14U)</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54"> 4205</a></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos)  </span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST               RCC_APB1RSTR_SPI2RST_Msk</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span><span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Pos           (15U)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1"> 4208</a></span><span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_SPI3RST_Pos)  </span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span><span class="preprocessor">#define RCC_APB1RSTR_SPI3RST               RCC_APB1RSTR_SPI3RST_Msk</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos         (17U)</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43"> 4211</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos) </span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST             RCC_APB1RSTR_USART2RST_Msk</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos           (21U)</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 4214</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)  </span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST               RCC_APB1RSTR_I2C1RST_Msk</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos           (22U)</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3"> 4217</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos)  </span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST               RCC_APB1RSTR_I2C2RST_Msk</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span><span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Pos           (23U)</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49214147f146965ef75c3bfa906cd3d9"> 4220</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_I2C3RST_Pos)  </span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span><span class="preprocessor">#define RCC_APB1RSTR_I2C3RST               RCC_APB1RSTR_I2C3RST_Msk</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos            (28U)</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 4223</a></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)   </span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST                RCC_APB1RSTR_PWRRST_Msk</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span> </div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span><span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos           (0U)</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 4228</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)  </span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST               RCC_APB2RSTR_TIM1RST_Msk</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos         (4U)</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 4231</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST             RCC_APB2RSTR_USART1RST_Msk</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="preprocessor">#define RCC_APB2RSTR_USART6RST_Pos         (5U)</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e37e8ac731047e3df29ca5c7e553cc"> 4234</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART6RST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_USART6RST_Pos) </span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span><span class="preprocessor">#define RCC_APB2RSTR_USART6RST             RCC_APB2RSTR_USART6RST_Msk</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos            (8U)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6"> 4237</a></span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)   </span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST                RCC_APB2RSTR_ADCRST_Msk</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span><span class="preprocessor">#define RCC_APB2RSTR_SDIORST_Pos           (11U)</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67f4f982e0636f1d86be7d4223cdaf1"> 4240</a></span><span class="preprocessor">#define RCC_APB2RSTR_SDIORST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SDIORST_Pos)  </span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="preprocessor">#define RCC_APB2RSTR_SDIORST               RCC_APB2RSTR_SDIORST_Msk</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos           (12U)</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 4243</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)  </span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST               RCC_APB2RSTR_SPI1RST_Msk</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span><span class="preprocessor">#define RCC_APB2RSTR_SPI4RST_Pos           (13U)</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba823e1afa67e1b5db5faa1094b200c"> 4246</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI4RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SPI4RST_Pos)  </span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span><span class="preprocessor">#define RCC_APB2RSTR_SPI4RST               RCC_APB2RSTR_SPI4RST_Msk</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos         (14U)</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 4249</a></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos) </span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST             RCC_APB2RSTR_SYSCFGRST_Msk</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span><span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Pos           (16U)</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2"> 4252</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_TIM9RST_Pos)  </span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span><span class="preprocessor">#define RCC_APB2RSTR_TIM9RST               RCC_APB2RSTR_TIM9RST_Msk</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span><span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Pos          (17U)</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077ef7ed92b0241e49f2ecad1a8bd241"> 4255</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Msk          (0x1UL &lt;&lt; RCC_APB2RSTR_TIM10RST_Pos) </span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span><span class="preprocessor">#define RCC_APB2RSTR_TIM10RST              RCC_APB2RSTR_TIM10RST_Msk</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span><span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Pos          (18U)</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3"> 4258</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Msk          (0x1UL &lt;&lt; RCC_APB2RSTR_TIM11RST_Pos) </span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span><span class="preprocessor">#define RCC_APB2RSTR_TIM11RST              RCC_APB2RSTR_TIM11RST_Msk</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span> </div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span><span class="comment">/* Old SPI1RST bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span><span class="preprocessor">#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span> </div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN_Pos            (0U)</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1610c0bcc3f778000c9ffe4ceaaf7a8"> 4266</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOAEN_Pos)   </span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN                RCC_AHB1ENR_GPIOAEN_Msk</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN_Pos            (1U)</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f6e5e212dee1b54f1103aa6c5b63c8"> 4269</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOBEN_Pos)   </span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN                RCC_AHB1ENR_GPIOBEN_Msk</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN_Pos            (2U)</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7e8d23a1214b25dca4d0838324371b"> 4272</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOCEN_Pos)   </span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN                RCC_AHB1ENR_GPIOCEN_Msk</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="preprocessor">#define RCC_AHB1ENR_GPIODEN_Pos            (3U)</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da72a3a599290c99b251cf0e40d579a"> 4275</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIODEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIODEN_Pos)   </span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><span class="preprocessor">#define RCC_AHB1ENR_GPIODEN                RCC_AHB1ENR_GPIODEN_Msk</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN_Pos            (4U)</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574a0ff2d711679c81d62a365efe9b25"> 4278</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOEEN_Pos)   </span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOEEN                RCC_AHB1ENR_GPIOEEN_Msk</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN_Pos            (7U)</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee11e4e6ddeff9db3ddd22873d1ca8d5"> 4281</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOHEN_Pos)   </span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN                RCC_AHB1ENR_GPIOHEN_Msk</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Pos              (12U)</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035"> 4284</a></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Msk              (0x1UL &lt;&lt; RCC_AHB1ENR_CRCEN_Pos)     </span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN                  RCC_AHB1ENR_CRCEN_Msk</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Pos             (21U)</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871"> 4287</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Msk             (0x1UL &lt;&lt; RCC_AHB1ENR_DMA1EN_Pos)    </span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN                 RCC_AHB1ENR_DMA1EN_Msk</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Pos             (22U)</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a"> 4290</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Msk             (0x1UL &lt;&lt; RCC_AHB1ENR_DMA2EN_Pos)    </span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN                 RCC_AHB1ENR_DMA2EN_Msk</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span><span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span><span class="comment">/*</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 series)</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span><span class="comment"> */</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47614352bcc5025572abc4277cf28e9"> 4296</a></span><span class="preprocessor">#define RCC_AHB2_SUPPORT                   </span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span><span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN_Pos            (7U)</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c92c5e4271a2a493a92fb41fbc7e3fd"> 4299</a></span><span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN_Msk            (0x1UL &lt;&lt; RCC_AHB2ENR_OTGFSEN_Pos)   </span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN                RCC_AHB2ENR_OTGFSEN_Msk</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span> </div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span><span class="comment">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos             (0U)</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a"> 4304</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)    </span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN                 RCC_APB1ENR_TIM2EN_Msk</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos             (1U)</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 4307</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)    </span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN                 RCC_APB1ENR_TIM3EN_Msk</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span><span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Pos             (2U)</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4"> 4310</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM4EN_Pos)    </span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span><span class="preprocessor">#define RCC_APB1ENR_TIM4EN                 RCC_APB1ENR_TIM4EN_Msk</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Pos             (3U)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15"> 4313</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM5EN_Pos)    </span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN                 RCC_APB1ENR_TIM5EN_Msk</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos             (11U)</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 4316</a></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)    </span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN                 RCC_APB1ENR_WWDGEN_Msk</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos             (14U)</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65"> 4319</a></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)    </span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN                 RCC_APB1ENR_SPI2EN_Msk</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span><span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Pos             (15U)</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f"> 4322</a></span><span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_SPI3EN_Pos)    </span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span><span class="preprocessor">#define RCC_APB1ENR_SPI3EN                 RCC_APB1ENR_SPI3EN_Msk</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span><span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos           (17U)</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf"> 4325</a></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos)  </span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span><span class="preprocessor">#define RCC_APB1ENR_USART2EN               RCC_APB1ENR_USART2EN_Msk</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos             (21U)</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 4328</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)    </span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN                 RCC_APB1ENR_I2C1EN_Msk</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos             (22U)</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce"> 4331</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)    </span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN                 RCC_APB1ENR_I2C2EN_Msk</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span><span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Pos             (23U)</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3287ea960eceb4499698cfc8e4ffbf36"> 4334</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_I2C3EN_Pos)    </span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span><span class="preprocessor">#define RCC_APB1ENR_I2C3EN                 RCC_APB1ENR_I2C3EN_Msk</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span><span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos              (28U)</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad"> 4337</a></span><span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos)     </span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span><span class="preprocessor">#define RCC_APB1ENR_PWREN                  RCC_APB1ENR_PWREN_Msk</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span> </div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span><span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos             (0U)</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 4342</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)    </span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN                 RCC_APB2ENR_TIM1EN_Msk</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos           (4U)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 4345</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos)  </span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span><span class="preprocessor">#define RCC_APB2ENR_USART1EN               RCC_APB2ENR_USART1EN_Msk</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span><span class="preprocessor">#define RCC_APB2ENR_USART6EN_Pos           (5U)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d196a71620aa24b125657dfdc9c85bf"> 4348</a></span><span class="preprocessor">#define RCC_APB2ENR_USART6EN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_USART6EN_Pos)  </span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span><span class="preprocessor">#define RCC_APB2ENR_USART6EN               RCC_APB2ENR_USART6EN_Msk</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Pos             (8U)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe"> 4351</a></span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)    </span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN                 RCC_APB2ENR_ADC1EN_Msk</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><span class="preprocessor">#define RCC_APB2ENR_SDIOEN_Pos             (11U)</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f570456b6725105e600c0700cdc0bd"> 4354</a></span><span class="preprocessor">#define RCC_APB2ENR_SDIOEN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SDIOEN_Pos)    </span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span><span class="preprocessor">#define RCC_APB2ENR_SDIOEN                 RCC_APB2ENR_SDIOEN_Msk</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos             (12U)</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 4357</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)    </span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN                 RCC_APB2ENR_SPI1EN_Msk</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span><span class="preprocessor">#define RCC_APB2ENR_SPI4EN_Pos             (13U)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga416e2104fa8eb2d2cb4500e529557a79"> 4360</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI4EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SPI4EN_Pos)    </span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span><span class="preprocessor">#define RCC_APB2ENR_SPI4EN                 RCC_APB2ENR_SPI4EN_Msk</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos           (14U)</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5"> 4363</a></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos)  </span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN               RCC_APB2ENR_SYSCFGEN_Msk</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Pos             (16U)</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2"> 4366</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_TIM9EN_Pos)    </span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span><span class="preprocessor">#define RCC_APB2ENR_TIM9EN                 RCC_APB2ENR_TIM9EN_Msk</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span><span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Pos            (17U)</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539dc20498c8b8abdf208bd2b98a46c6"> 4369</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Msk            (0x1UL &lt;&lt; RCC_APB2ENR_TIM10EN_Pos)   </span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span><span class="preprocessor">#define RCC_APB2ENR_TIM10EN                RCC_APB2ENR_TIM10EN_Msk</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span><span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Pos            (18U)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec"> 4372</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Msk            (0x1UL &lt;&lt; RCC_APB2ENR_TIM11EN_Pos)   </span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span><span class="preprocessor">#define RCC_APB2ENR_TIM11EN                RCC_APB2ENR_TIM11EN_Msk</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span> </div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span><span class="comment">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN_Pos        (0U)</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01076ddb6708e4c0ff9d6c4f22fa809"> 4377</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOALPEN_Pos) </span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN            RCC_AHB1LPENR_GPIOALPEN_Msk</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN_Pos        (1U)</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad765dcf02bb5f215ff3a77a63c16f746"> 4380</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOBLPEN_Pos) </span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN            RCC_AHB1LPENR_GPIOBLPEN_Msk</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN_Pos        (2U)</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ff370d6adef4823a87bd98c5767a42"> 4383</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOCLPEN_Pos) </span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN            RCC_AHB1LPENR_GPIOCLPEN_Msk</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN_Pos        (3U)</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81052c9334056e60b2b47e12d8ccef"> 4386</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIODLPEN_Pos) </span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN            RCC_AHB1LPENR_GPIODLPEN_Msk</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN_Pos        (4U)</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga379b06aa2db224e0e6e2812e33e5bc88"> 4389</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOELPEN_Pos) </span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN            RCC_AHB1LPENR_GPIOELPEN_Msk</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN_Pos        (7U)</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5420182a12449790d9316927e05bab4b"> 4392</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOHLPEN_Pos) </span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN            RCC_AHB1LPENR_GPIOHLPEN_Msk</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span><span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN_Pos          (12U)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b177e8246a207541fbce277d4f48ab"> 4395</a></span><span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN_Msk          (0x1UL &lt;&lt; RCC_AHB1LPENR_CRCLPEN_Pos) </span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span><span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN              RCC_AHB1LPENR_CRCLPEN_Msk</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span><span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN_Pos        (15U)</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb7485a44d40e2da16270de53aa8171"> 4398</a></span><span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_FLITFLPEN_Pos) </span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span><span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN            RCC_AHB1LPENR_FLITFLPEN_Msk</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span><span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN_Pos        (16U)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3165c825e9a88a606803cd08a85d9dd9"> 4401</a></span><span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_SRAM1LPEN_Pos) </span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span><span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN            RCC_AHB1LPENR_SRAM1LPEN_Msk</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span><span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN_Pos         (21U)</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c9b77b3b402f07fd5196bc6ced33032"> 4404</a></span><span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN_Msk         (0x1UL &lt;&lt; RCC_AHB1LPENR_DMA1LPEN_Pos) </span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span><span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN             RCC_AHB1LPENR_DMA1LPEN_Msk</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN_Pos         (22U)</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4daa369b439dbff3744661225897bc"> 4407</a></span><span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN_Msk         (0x1UL &lt;&lt; RCC_AHB1LPENR_DMA2LPEN_Pos) </span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span><span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN             RCC_AHB1LPENR_DMA2LPEN_Msk</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span> </div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span> </div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span><span class="comment">/********************  Bit definition for RCC_AHB2LPENR register  *************/</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span><span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN_Pos        (7U)</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga235d86e1b22afa92651c1cb0c31660cd"> 4413</a></span><span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB2LPENR_OTGFSLPEN_Pos) </span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span><span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN            RCC_AHB2LPENR_OTGFSLPEN_Msk</span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span> </div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span><span class="comment">/********************  Bit definition for RCC_AHB3LPENR register  *************/</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span> </div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><span class="comment">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span><span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_Pos         (0U)</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef88837af2b396c012ec1225a4d8a65"> 4420</a></span><span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM2LPEN_Pos) </span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span><span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN             RCC_APB1LPENR_TIM2LPEN_Msk</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span><span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_Pos         (1U)</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0231e0f1fbb26813e6a67b4e17d2578"> 4423</a></span><span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM3LPEN_Pos) </span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span><span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN             RCC_APB1LPENR_TIM3LPEN_Msk</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span><span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_Pos         (2U)</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a807ed1ed77d84c24ad990e689b1600"> 4426</a></span><span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM4LPEN_Pos) </span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span><span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN             RCC_APB1LPENR_TIM4LPEN_Msk</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span><span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Pos         (3U)</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74"> 4429</a></span><span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM5LPEN_Pos) </span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span><span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN             RCC_APB1LPENR_TIM5LPEN_Msk</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Pos         (11U)</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90"> 4432</a></span><span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_WWDGLPEN_Pos) </span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span><span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN             RCC_APB1LPENR_WWDGLPEN_Msk</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span><span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Pos         (14U)</span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a"> 4435</a></span><span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_SPI2LPEN_Pos) </span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span><span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN             RCC_APB1LPENR_SPI2LPEN_Msk</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span><span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_Pos         (15U)</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a00b05657ebd904eb04349ce6625799"> 4438</a></span><span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_SPI3LPEN_Pos) </span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span><span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN             RCC_APB1LPENR_SPI3LPEN_Msk</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Pos       (17U)</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb"> 4441</a></span><span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Msk       (0x1UL &lt;&lt; RCC_APB1LPENR_USART2LPEN_Pos) </span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span><span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN           RCC_APB1LPENR_USART2LPEN_Msk</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span><span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Pos         (21U)</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790"> 4444</a></span><span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_I2C1LPEN_Pos) </span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span><span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN             RCC_APB1LPENR_I2C1LPEN_Msk</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span><span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Pos         (22U)</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d"> 4447</a></span><span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_I2C2LPEN_Pos) </span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span><span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN             RCC_APB1LPENR_I2C2LPEN_Msk</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span><span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN_Pos         (23U)</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336e724329c3f2adaba3ed13af63de09"> 4450</a></span><span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_I2C3LPEN_Pos) </span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN             RCC_APB1LPENR_I2C3LPEN_Msk</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span><span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Pos          (28U)</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0"> 4453</a></span><span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Msk          (0x1UL &lt;&lt; RCC_APB1LPENR_PWRLPEN_Pos) </span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span><span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN              RCC_APB1LPENR_PWRLPEN_Msk</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span> </div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span><span class="comment">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span><span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN_Pos         (0U)</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858c7e6effbead8e2953c8af89451f05"> 4458</a></span><span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_TIM1LPEN_Pos) </span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span><span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN             RCC_APB2LPENR_TIM1LPEN_Msk</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span><span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Pos       (4U)</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca"> 4461</a></span><span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Msk       (0x1UL &lt;&lt; RCC_APB2LPENR_USART1LPEN_Pos) </span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span><span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN           RCC_APB2LPENR_USART1LPEN_Msk</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span><span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN_Pos       (5U)</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4262d6ef04c2c0ebe14c133021f0ae03"> 4464</a></span><span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN_Msk       (0x1UL &lt;&lt; RCC_APB2LPENR_USART6LPEN_Pos) </span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span><span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN           RCC_APB2LPENR_USART6LPEN_Msk</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span><span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Pos         (8U)</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b"> 4467</a></span><span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_ADC1LPEN_Pos) </span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span><span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN             RCC_APB2LPENR_ADC1LPEN_Msk</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span><span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN_Pos         (11U)</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407fda261b548cac4ba4f70d13250a0e"> 4470</a></span><span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_SDIOLPEN_Pos) </span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span><span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN             RCC_APB2LPENR_SDIOLPEN_Msk</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span><span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Pos         (12U)</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892"> 4473</a></span><span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_SPI1LPEN_Pos) </span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span><span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN             RCC_APB2LPENR_SPI1LPEN_Msk</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span><span class="preprocessor">#define RCC_APB2LPENR_SPI4LPEN_Pos         (13U)</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabead3d10b439f6dfcaaec5f78cafd833"> 4476</a></span><span class="preprocessor">#define RCC_APB2LPENR_SPI4LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_SPI4LPEN_Pos) </span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span><span class="preprocessor">#define RCC_APB2LPENR_SPI4LPEN             RCC_APB2LPENR_SPI4LPEN_Msk</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span><span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Pos       (14U)</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda"> 4479</a></span><span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Msk       (0x1UL &lt;&lt; RCC_APB2LPENR_SYSCFGLPEN_Pos) </span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN           RCC_APB2LPENR_SYSCFGLPEN_Msk</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span><span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Pos         (16U)</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424"> 4482</a></span><span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_TIM9LPEN_Pos) </span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span><span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN             RCC_APB2LPENR_TIM9LPEN_Msk</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span><span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_Pos        (17U)</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8e04154247e0db474da2cc8eccac1f2"> 4485</a></span><span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_Msk        (0x1UL &lt;&lt; RCC_APB2LPENR_TIM10LPEN_Pos) </span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span><span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN            RCC_APB2LPENR_TIM10LPEN_Msk</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span><span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Pos        (18U)</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8"> 4488</a></span><span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Msk        (0x1UL &lt;&lt; RCC_APB2LPENR_TIM11LPEN_Pos) </span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span><span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN            RCC_APB2LPENR_TIM11LPEN_Msk</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span> </div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span><span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span><span class="preprocessor">#define RCC_BDCR_LSEON_Pos                 (0U)</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 4493</a></span><span class="preprocessor">#define RCC_BDCR_LSEON_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)        </span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span><span class="preprocessor">#define RCC_BDCR_LSEON                     RCC_BDCR_LSEON_Msk</span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span><span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                (1U)</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 4496</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)       </span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span><span class="preprocessor">#define RCC_BDCR_LSERDY                    RCC_BDCR_LSERDY_Msk</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                (2U)</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 4499</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)       </span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span><span class="preprocessor">#define RCC_BDCR_LSEBYP                    RCC_BDCR_LSEBYP_Msk</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span> </div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                (8U)</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 4503</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span><span class="preprocessor">#define RCC_BDCR_RTCSEL                    RCC_BDCR_RTCSEL_Msk</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 4505</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_0                  (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 4506</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_1                  (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span><span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                 (15U)</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 4509</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                 (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)        </span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><span class="preprocessor">#define RCC_BDCR_RTCEN                     RCC_BDCR_RTCEN_Msk</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span><span class="preprocessor">#define RCC_BDCR_BDRST_Pos                 (16U)</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 4512</a></span><span class="preprocessor">#define RCC_BDCR_BDRST_Msk                 (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)        </span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span><span class="preprocessor">#define RCC_BDCR_BDRST                     RCC_BDCR_BDRST_Msk</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span> </div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span><span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span><span class="preprocessor">#define RCC_CSR_LSION_Pos                  (0U)</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 4517</a></span><span class="preprocessor">#define RCC_CSR_LSION_Msk                  (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)         </span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span><span class="preprocessor">#define RCC_CSR_LSION                      RCC_CSR_LSION_Msk</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                 (1U)</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 4520</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                 (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)        </span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span><span class="preprocessor">#define RCC_CSR_LSIRDY                     RCC_CSR_LSIRDY_Msk</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span><span class="preprocessor">#define RCC_CSR_RMVF_Pos                   (24U)</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 4523</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Msk                   (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)          </span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span><span class="preprocessor">#define RCC_CSR_RMVF                       RCC_CSR_RMVF_Msk</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span><span class="preprocessor">#define RCC_CSR_BORRSTF_Pos                (25U)</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c"> 4526</a></span><span class="preprocessor">#define RCC_CSR_BORRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_BORRSTF_Pos)       </span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span><span class="preprocessor">#define RCC_CSR_BORRSTF                    RCC_CSR_BORRSTF_Msk</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span><span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                (26U)</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 4529</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)       </span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span><span class="preprocessor">#define RCC_CSR_PINRSTF                    RCC_CSR_PINRSTF_Msk</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span><span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                (27U)</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 4532</a></span><span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos)       </span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span><span class="preprocessor">#define RCC_CSR_PORRSTF                    RCC_CSR_PORRSTF_Msk</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                (28U)</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 4535</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)       </span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span><span class="preprocessor">#define RCC_CSR_SFTRSTF                    RCC_CSR_SFTRSTF_Msk</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos               (29U)</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 4538</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)      </span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span><span class="preprocessor">#define RCC_CSR_IWDGRSTF                   RCC_CSR_IWDGRSTF_Msk</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos               (30U)</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 4541</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)      </span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span><span class="preprocessor">#define RCC_CSR_WWDGRSTF                   RCC_CSR_WWDGRSTF_Msk</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos               (31U)</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 4544</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)      </span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span><span class="preprocessor">#define RCC_CSR_LPWRRSTF                   RCC_CSR_LPWRRSTF_Msk</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span><span class="preprocessor">#define RCC_CSR_PADRSTF                    RCC_CSR_PINRSTF</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span><span class="preprocessor">#define RCC_CSR_WDGRSTF                    RCC_CSR_IWDGRSTF</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span> </div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span><span class="comment">/********************  Bit definition for RCC_SSCGR register  *****************/</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span><span class="preprocessor">#define RCC_SSCGR_MODPER_Pos               (0U)</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4446b54ba7ada897a42e3311b946182"> 4552</a></span><span class="preprocessor">#define RCC_SSCGR_MODPER_Msk               (0x1FFFUL &lt;&lt; RCC_SSCGR_MODPER_Pos)   </span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span><span class="preprocessor">#define RCC_SSCGR_MODPER                   RCC_SSCGR_MODPER_Msk</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span><span class="preprocessor">#define RCC_SSCGR_INCSTEP_Pos              (13U)</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea77ceb4a2430c2d297ac24a7ad9303d"> 4555</a></span><span class="preprocessor">#define RCC_SSCGR_INCSTEP_Msk              (0x7FFFUL &lt;&lt; RCC_SSCGR_INCSTEP_Pos)  </span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span><span class="preprocessor">#define RCC_SSCGR_INCSTEP                  RCC_SSCGR_INCSTEP_Msk</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="preprocessor">#define RCC_SSCGR_SPREADSEL_Pos            (30U)</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a8dce731d21ecb6c8bcb873023b979b"> 4558</a></span><span class="preprocessor">#define RCC_SSCGR_SPREADSEL_Msk            (0x1UL &lt;&lt; RCC_SSCGR_SPREADSEL_Pos)   </span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="preprocessor">#define RCC_SSCGR_SPREADSEL                RCC_SSCGR_SPREADSEL_Msk</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="preprocessor">#define RCC_SSCGR_SSCGEN_Pos               (31U)</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77656e179e5741014ea95703f65a4f99"> 4561</a></span><span class="preprocessor">#define RCC_SSCGR_SSCGEN_Msk               (0x1UL &lt;&lt; RCC_SSCGR_SSCGEN_Pos)      </span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span><span class="preprocessor">#define RCC_SSCGR_SSCGEN                   RCC_SSCGR_SSCGEN_Msk</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span> </div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span><span class="comment">/********************  Bit definition for RCC_PLLI2SCFGR register  ************/</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_Pos         (6U)</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8781000aaf194d241cee23a637e95e"> 4566</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_Msk         (0x1FFUL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN             RCC_PLLI2SCFGR_PLLI2SN_Msk</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ea60de76e294b8ba23d229b2c8a1d"> 4568</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_0           (0x001UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eec842a298febfaadd7b5f79898b00"> 4569</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_1           (0x002UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be70f723d8e89b4566a9438a671f49"> 4570</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_2           (0x004UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63743438e947f632c0757a6daf2838af"> 4571</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_3           (0x008UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f94003cdc00380b298b54c485ca743"> 4572</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_4           (0x010UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03c368d0e6199b212e7c185663dd2aa8"> 4573</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_5           (0x020UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d9931c3638779af7042d901a01aabf"> 4574</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_6           (0x040UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc32ee35e426332598db98b5e0b230b"> 4575</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_7           (0x080UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec1c1bad2b7126f36b2ba26e657e84a"> 4576</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN_8           (0x100UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) </span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_Pos         (28U)</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ab724070f564a647a4a1ef4e46183e"> 4579</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_Msk         (0x7UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR             RCC_PLLI2SCFGR_PLLI2SR_Msk</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b9c8dc6b0e853ace99e16818d55d12"> 4581</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_0           (0x1UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86"> 4582</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_1           (0x2UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846"> 4583</a></span><span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR_2           (0x4UL &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos) </span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span><span class="comment">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span> </div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_Pos             (24U)</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5d925a89776aa0bee03e7ab374c6bc"> 4588</a></span><span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_Msk             (0x1UL &lt;&lt; RCC_DCKCFGR_TIMPRE_Pos)    </span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="preprocessor">#define RCC_DCKCFGR_TIMPRE                 RCC_DCKCFGR_TIMPRE_Msk</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span> </div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span> </div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span><span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span><span class="preprocessor">#define RTC_TR_PM_Pos                 (22U)</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 4599</a></span><span class="preprocessor">#define RTC_TR_PM_Msk                 (0x1UL &lt;&lt; RTC_TR_PM_Pos)                  </span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"> 4600</span><span class="preprocessor">#define RTC_TR_PM                     RTC_TR_PM_Msk</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span><span class="preprocessor">#define RTC_TR_HT_Pos                 (20U)</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 4602</a></span><span class="preprocessor">#define RTC_TR_HT_Msk                 (0x3UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span><span class="preprocessor">#define RTC_TR_HT                     RTC_TR_HT_Msk</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 4604</a></span><span class="preprocessor">#define RTC_TR_HT_0                   (0x1UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 4605</a></span><span class="preprocessor">#define RTC_TR_HT_1                   (0x2UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span><span class="preprocessor">#define RTC_TR_HU_Pos                 (16U)</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 4607</a></span><span class="preprocessor">#define RTC_TR_HU_Msk                 (0xFUL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span><span class="preprocessor">#define RTC_TR_HU                     RTC_TR_HU_Msk</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 4609</a></span><span class="preprocessor">#define RTC_TR_HU_0                   (0x1UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 4610</a></span><span class="preprocessor">#define RTC_TR_HU_1                   (0x2UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 4611</a></span><span class="preprocessor">#define RTC_TR_HU_2                   (0x4UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 4612</a></span><span class="preprocessor">#define RTC_TR_HU_3                   (0x8UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span><span class="preprocessor">#define RTC_TR_MNT_Pos                (12U)</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 4614</a></span><span class="preprocessor">#define RTC_TR_MNT_Msk                (0x7UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span><span class="preprocessor">#define RTC_TR_MNT                    RTC_TR_MNT_Msk</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 4616</a></span><span class="preprocessor">#define RTC_TR_MNT_0                  (0x1UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 4617</a></span><span class="preprocessor">#define RTC_TR_MNT_1                  (0x2UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 4618</a></span><span class="preprocessor">#define RTC_TR_MNT_2                  (0x4UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span><span class="preprocessor">#define RTC_TR_MNU_Pos                (8U)</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 4620</a></span><span class="preprocessor">#define RTC_TR_MNU_Msk                (0xFUL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span><span class="preprocessor">#define RTC_TR_MNU                    RTC_TR_MNU_Msk</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 4622</a></span><span class="preprocessor">#define RTC_TR_MNU_0                  (0x1UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 4623</a></span><span class="preprocessor">#define RTC_TR_MNU_1                  (0x2UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 4624</a></span><span class="preprocessor">#define RTC_TR_MNU_2                  (0x4UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 4625</a></span><span class="preprocessor">#define RTC_TR_MNU_3                  (0x8UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span><span class="preprocessor">#define RTC_TR_ST_Pos                 (4U)</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 4627</a></span><span class="preprocessor">#define RTC_TR_ST_Msk                 (0x7UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span><span class="preprocessor">#define RTC_TR_ST                     RTC_TR_ST_Msk</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 4629</a></span><span class="preprocessor">#define RTC_TR_ST_0                   (0x1UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 4630</a></span><span class="preprocessor">#define RTC_TR_ST_1                   (0x2UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 4631</a></span><span class="preprocessor">#define RTC_TR_ST_2                   (0x4UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span><span class="preprocessor">#define RTC_TR_SU_Pos                 (0U)</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 4633</a></span><span class="preprocessor">#define RTC_TR_SU_Msk                 (0xFUL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span><span class="preprocessor">#define RTC_TR_SU                     RTC_TR_SU_Msk</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 4635</a></span><span class="preprocessor">#define RTC_TR_SU_0                   (0x1UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 4636</a></span><span class="preprocessor">#define RTC_TR_SU_1                   (0x2UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 4637</a></span><span class="preprocessor">#define RTC_TR_SU_2                   (0x4UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 4638</a></span><span class="preprocessor">#define RTC_TR_SU_3                   (0x8UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span><span class="preprocessor">#define RTC_DR_YT_Pos                 (20U)</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 4642</a></span><span class="preprocessor">#define RTC_DR_YT_Msk                 (0xFUL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span><span class="preprocessor">#define RTC_DR_YT                     RTC_DR_YT_Msk</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 4644</a></span><span class="preprocessor">#define RTC_DR_YT_0                   (0x1UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 4645</a></span><span class="preprocessor">#define RTC_DR_YT_1                   (0x2UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 4646</a></span><span class="preprocessor">#define RTC_DR_YT_2                   (0x4UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 4647</a></span><span class="preprocessor">#define RTC_DR_YT_3                   (0x8UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span><span class="preprocessor">#define RTC_DR_YU_Pos                 (16U)</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 4649</a></span><span class="preprocessor">#define RTC_DR_YU_Msk                 (0xFUL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span><span class="preprocessor">#define RTC_DR_YU                     RTC_DR_YU_Msk</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 4651</a></span><span class="preprocessor">#define RTC_DR_YU_0                   (0x1UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 4652</a></span><span class="preprocessor">#define RTC_DR_YU_1                   (0x2UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 4653</a></span><span class="preprocessor">#define RTC_DR_YU_2                   (0x4UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 4654</a></span><span class="preprocessor">#define RTC_DR_YU_3                   (0x8UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="preprocessor">#define RTC_DR_WDU_Pos                (13U)</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 4656</a></span><span class="preprocessor">#define RTC_DR_WDU_Msk                (0x7UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span><span class="preprocessor">#define RTC_DR_WDU                    RTC_DR_WDU_Msk</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 4658</a></span><span class="preprocessor">#define RTC_DR_WDU_0                  (0x1UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 4659</a></span><span class="preprocessor">#define RTC_DR_WDU_1                  (0x2UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 4660</a></span><span class="preprocessor">#define RTC_DR_WDU_2                  (0x4UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span><span class="preprocessor">#define RTC_DR_MT_Pos                 (12U)</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 4662</a></span><span class="preprocessor">#define RTC_DR_MT_Msk                 (0x1UL &lt;&lt; RTC_DR_MT_Pos)                  </span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span><span class="preprocessor">#define RTC_DR_MT                     RTC_DR_MT_Msk</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span><span class="preprocessor">#define RTC_DR_MU_Pos                 (8U)</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 4665</a></span><span class="preprocessor">#define RTC_DR_MU_Msk                 (0xFUL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span><span class="preprocessor">#define RTC_DR_MU                     RTC_DR_MU_Msk</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 4667</a></span><span class="preprocessor">#define RTC_DR_MU_0                   (0x1UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 4668</a></span><span class="preprocessor">#define RTC_DR_MU_1                   (0x2UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 4669</a></span><span class="preprocessor">#define RTC_DR_MU_2                   (0x4UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 4670</a></span><span class="preprocessor">#define RTC_DR_MU_3                   (0x8UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span><span class="preprocessor">#define RTC_DR_DT_Pos                 (4U)</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 4672</a></span><span class="preprocessor">#define RTC_DR_DT_Msk                 (0x3UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span><span class="preprocessor">#define RTC_DR_DT                     RTC_DR_DT_Msk</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 4674</a></span><span class="preprocessor">#define RTC_DR_DT_0                   (0x1UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 4675</a></span><span class="preprocessor">#define RTC_DR_DT_1                   (0x2UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span><span class="preprocessor">#define RTC_DR_DU_Pos                 (0U)</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 4677</a></span><span class="preprocessor">#define RTC_DR_DU_Msk                 (0xFUL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span><span class="preprocessor">#define RTC_DR_DU                     RTC_DR_DU_Msk</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 4679</a></span><span class="preprocessor">#define RTC_DR_DU_0                   (0x1UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 4680</a></span><span class="preprocessor">#define RTC_DR_DU_1                   (0x2UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 4681</a></span><span class="preprocessor">#define RTC_DR_DU_2                   (0x4UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 4682</a></span><span class="preprocessor">#define RTC_DR_DU_3                   (0x8UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span><span class="preprocessor">#define RTC_CR_COE_Pos                (23U)</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 4686</a></span><span class="preprocessor">#define RTC_CR_COE_Msk                (0x1UL &lt;&lt; RTC_CR_COE_Pos)                 </span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><span class="preprocessor">#define RTC_CR_COE                    RTC_CR_COE_Msk</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="preprocessor">#define RTC_CR_OSEL_Pos               (21U)</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 4689</a></span><span class="preprocessor">#define RTC_CR_OSEL_Msk               (0x3UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span><span class="preprocessor">#define RTC_CR_OSEL                   RTC_CR_OSEL_Msk</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 4691</a></span><span class="preprocessor">#define RTC_CR_OSEL_0                 (0x1UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 4692</a></span><span class="preprocessor">#define RTC_CR_OSEL_1                 (0x2UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span><span class="preprocessor">#define RTC_CR_POL_Pos                (20U)</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 4694</a></span><span class="preprocessor">#define RTC_CR_POL_Msk                (0x1UL &lt;&lt; RTC_CR_POL_Pos)                 </span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span><span class="preprocessor">#define RTC_CR_POL                    RTC_CR_POL_Msk</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span><span class="preprocessor">#define RTC_CR_COSEL_Pos              (19U)</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 4697</a></span><span class="preprocessor">#define RTC_CR_COSEL_Msk              (0x1UL &lt;&lt; RTC_CR_COSEL_Pos)               </span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span><span class="preprocessor">#define RTC_CR_COSEL                  RTC_CR_COSEL_Msk</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span><span class="preprocessor">#define RTC_CR_BKP_Pos                 (18U)</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 4700</a></span><span class="preprocessor">#define RTC_CR_BKP_Msk                 (0x1UL &lt;&lt; RTC_CR_BKP_Pos)                </span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span><span class="preprocessor">#define RTC_CR_BKP                     RTC_CR_BKP_Msk</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span><span class="preprocessor">#define RTC_CR_SUB1H_Pos              (17U)</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 4703</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Msk              (0x1UL &lt;&lt; RTC_CR_SUB1H_Pos)               </span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span><span class="preprocessor">#define RTC_CR_SUB1H                  RTC_CR_SUB1H_Msk</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span><span class="preprocessor">#define RTC_CR_ADD1H_Pos              (16U)</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 4706</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Msk              (0x1UL &lt;&lt; RTC_CR_ADD1H_Pos)               </span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="preprocessor">#define RTC_CR_ADD1H                  RTC_CR_ADD1H_Msk</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span><span class="preprocessor">#define RTC_CR_TSIE_Pos               (15U)</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 4709</a></span><span class="preprocessor">#define RTC_CR_TSIE_Msk               (0x1UL &lt;&lt; RTC_CR_TSIE_Pos)                </span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span><span class="preprocessor">#define RTC_CR_TSIE                   RTC_CR_TSIE_Msk</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span><span class="preprocessor">#define RTC_CR_WUTIE_Pos              (14U)</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 4712</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Msk              (0x1UL &lt;&lt; RTC_CR_WUTIE_Pos)               </span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span><span class="preprocessor">#define RTC_CR_WUTIE                  RTC_CR_WUTIE_Msk</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span><span class="preprocessor">#define RTC_CR_ALRBIE_Pos             (13U)</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260"> 4715</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRBIE_Pos)              </span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span><span class="preprocessor">#define RTC_CR_ALRBIE                 RTC_CR_ALRBIE_Msk</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span><span class="preprocessor">#define RTC_CR_ALRAIE_Pos             (12U)</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 4718</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRAIE_Pos)              </span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span><span class="preprocessor">#define RTC_CR_ALRAIE                 RTC_CR_ALRAIE_Msk</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span><span class="preprocessor">#define RTC_CR_TSE_Pos                (11U)</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 4721</a></span><span class="preprocessor">#define RTC_CR_TSE_Msk                (0x1UL &lt;&lt; RTC_CR_TSE_Pos)                 </span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span><span class="preprocessor">#define RTC_CR_TSE                    RTC_CR_TSE_Msk</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span><span class="preprocessor">#define RTC_CR_WUTE_Pos               (10U)</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 4724</a></span><span class="preprocessor">#define RTC_CR_WUTE_Msk               (0x1UL &lt;&lt; RTC_CR_WUTE_Pos)                </span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"> 4725</span><span class="preprocessor">#define RTC_CR_WUTE                   RTC_CR_WUTE_Msk</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span><span class="preprocessor">#define RTC_CR_ALRBE_Pos              (9U)</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a"> 4727</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRBE_Pos)               </span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span><span class="preprocessor">#define RTC_CR_ALRBE                  RTC_CR_ALRBE_Msk</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span><span class="preprocessor">#define RTC_CR_ALRAE_Pos              (8U)</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 4730</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRAE_Pos)               </span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span><span class="preprocessor">#define RTC_CR_ALRAE                  RTC_CR_ALRAE_Msk</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span><span class="preprocessor">#define RTC_CR_DCE_Pos                (7U)</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3"> 4733</a></span><span class="preprocessor">#define RTC_CR_DCE_Msk                (0x1UL &lt;&lt; RTC_CR_DCE_Pos)                 </span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span><span class="preprocessor">#define RTC_CR_DCE                    RTC_CR_DCE_Msk</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span><span class="preprocessor">#define RTC_CR_FMT_Pos                (6U)</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 4736</a></span><span class="preprocessor">#define RTC_CR_FMT_Msk                (0x1UL &lt;&lt; RTC_CR_FMT_Pos)                 </span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span><span class="preprocessor">#define RTC_CR_FMT                    RTC_CR_FMT_Msk</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span><span class="preprocessor">#define RTC_CR_BYPSHAD_Pos            (5U)</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 4739</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Msk            (0x1UL &lt;&lt; RTC_CR_BYPSHAD_Pos)             </span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span><span class="preprocessor">#define RTC_CR_BYPSHAD                RTC_CR_BYPSHAD_Msk</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span><span class="preprocessor">#define RTC_CR_REFCKON_Pos            (4U)</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 4742</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Msk            (0x1UL &lt;&lt; RTC_CR_REFCKON_Pos)             </span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span><span class="preprocessor">#define RTC_CR_REFCKON                RTC_CR_REFCKON_Msk</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span><span class="preprocessor">#define RTC_CR_TSEDGE_Pos             (3U)</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 4745</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Msk             (0x1UL &lt;&lt; RTC_CR_TSEDGE_Pos)              </span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span><span class="preprocessor">#define RTC_CR_TSEDGE                 RTC_CR_TSEDGE_Msk</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span><span class="preprocessor">#define RTC_CR_WUCKSEL_Pos            (0U)</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 4748</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Msk            (0x7UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><span class="preprocessor">#define RTC_CR_WUCKSEL                RTC_CR_WUCKSEL_Msk</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 4750</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_0              (0x1UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 4751</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_1              (0x2UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 4752</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_2              (0x4UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span><span class="preprocessor">#define RTC_CR_BCK                     RTC_CR_BKP</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span> </div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span><span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span><span class="preprocessor">#define RTC_ISR_RECALPF_Pos           (16U)</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea"> 4759</a></span><span class="preprocessor">#define RTC_ISR_RECALPF_Msk           (0x1UL &lt;&lt; RTC_ISR_RECALPF_Pos)            </span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span><span class="preprocessor">#define RTC_ISR_RECALPF               RTC_ISR_RECALPF_Msk</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span><span class="preprocessor">#define RTC_ISR_TAMP1F_Pos            (13U)</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d"> 4762</a></span><span class="preprocessor">#define RTC_ISR_TAMP1F_Msk            (0x1UL &lt;&lt; RTC_ISR_TAMP1F_Pos)             </span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span><span class="preprocessor">#define RTC_ISR_TAMP1F                RTC_ISR_TAMP1F_Msk</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="preprocessor">#define RTC_ISR_TAMP2F_Pos            (14U)</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914"> 4765</a></span><span class="preprocessor">#define RTC_ISR_TAMP2F_Msk            (0x1UL &lt;&lt; RTC_ISR_TAMP2F_Pos)             </span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span><span class="preprocessor">#define RTC_ISR_TAMP2F                RTC_ISR_TAMP2F_Msk</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span><span class="preprocessor">#define RTC_ISR_TSOVF_Pos             (12U)</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e"> 4768</a></span><span class="preprocessor">#define RTC_ISR_TSOVF_Msk             (0x1UL &lt;&lt; RTC_ISR_TSOVF_Pos)              </span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span><span class="preprocessor">#define RTC_ISR_TSOVF                 RTC_ISR_TSOVF_Msk</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span><span class="preprocessor">#define RTC_ISR_TSF_Pos               (11U)</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f"> 4771</a></span><span class="preprocessor">#define RTC_ISR_TSF_Msk               (0x1UL &lt;&lt; RTC_ISR_TSF_Pos)                </span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span><span class="preprocessor">#define RTC_ISR_TSF                   RTC_ISR_TSF_Msk</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="preprocessor">#define RTC_ISR_WUTF_Pos              (10U)</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372"> 4774</a></span><span class="preprocessor">#define RTC_ISR_WUTF_Msk              (0x1UL &lt;&lt; RTC_ISR_WUTF_Pos)               </span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span><span class="preprocessor">#define RTC_ISR_WUTF                  RTC_ISR_WUTF_Msk</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span><span class="preprocessor">#define RTC_ISR_ALRBF_Pos             (9U)</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87"> 4777</a></span><span class="preprocessor">#define RTC_ISR_ALRBF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRBF_Pos)              </span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span><span class="preprocessor">#define RTC_ISR_ALRBF                 RTC_ISR_ALRBF_Msk</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="preprocessor">#define RTC_ISR_ALRAF_Pos             (8U)</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e"> 4780</a></span><span class="preprocessor">#define RTC_ISR_ALRAF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRAF_Pos)              </span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><span class="preprocessor">#define RTC_ISR_ALRAF                 RTC_ISR_ALRAF_Msk</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="preprocessor">#define RTC_ISR_INIT_Pos              (7U)</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74"> 4783</a></span><span class="preprocessor">#define RTC_ISR_INIT_Msk              (0x1UL &lt;&lt; RTC_ISR_INIT_Pos)               </span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span><span class="preprocessor">#define RTC_ISR_INIT                  RTC_ISR_INIT_Msk</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span><span class="preprocessor">#define RTC_ISR_INITF_Pos             (6U)</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1"> 4786</a></span><span class="preprocessor">#define RTC_ISR_INITF_Msk             (0x1UL &lt;&lt; RTC_ISR_INITF_Pos)              </span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span><span class="preprocessor">#define RTC_ISR_INITF                 RTC_ISR_INITF_Msk</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="preprocessor">#define RTC_ISR_RSF_Pos               (5U)</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32"> 4789</a></span><span class="preprocessor">#define RTC_ISR_RSF_Msk               (0x1UL &lt;&lt; RTC_ISR_RSF_Pos)                </span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="preprocessor">#define RTC_ISR_RSF                   RTC_ISR_RSF_Msk</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="preprocessor">#define RTC_ISR_INITS_Pos             (4U)</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4"> 4792</a></span><span class="preprocessor">#define RTC_ISR_INITS_Msk             (0x1UL &lt;&lt; RTC_ISR_INITS_Pos)              </span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span><span class="preprocessor">#define RTC_ISR_INITS                 RTC_ISR_INITS_Msk</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span><span class="preprocessor">#define RTC_ISR_SHPF_Pos              (3U)</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d"> 4795</a></span><span class="preprocessor">#define RTC_ISR_SHPF_Msk              (0x1UL &lt;&lt; RTC_ISR_SHPF_Pos)               </span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span><span class="preprocessor">#define RTC_ISR_SHPF                  RTC_ISR_SHPF_Msk</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span><span class="preprocessor">#define RTC_ISR_WUTWF_Pos             (2U)</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2"> 4798</a></span><span class="preprocessor">#define RTC_ISR_WUTWF_Msk             (0x1UL &lt;&lt; RTC_ISR_WUTWF_Pos)              </span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span><span class="preprocessor">#define RTC_ISR_WUTWF                 RTC_ISR_WUTWF_Msk</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span><span class="preprocessor">#define RTC_ISR_ALRBWF_Pos            (1U)</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b"> 4801</a></span><span class="preprocessor">#define RTC_ISR_ALRBWF_Msk            (0x1UL &lt;&lt; RTC_ISR_ALRBWF_Pos)             </span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span><span class="preprocessor">#define RTC_ISR_ALRBWF                RTC_ISR_ALRBWF_Msk</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span><span class="preprocessor">#define RTC_ISR_ALRAWF_Pos            (0U)</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d"> 4804</a></span><span class="preprocessor">#define RTC_ISR_ALRAWF_Msk            (0x1UL &lt;&lt; RTC_ISR_ALRAWF_Pos)             </span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span><span class="preprocessor">#define RTC_ISR_ALRAWF                RTC_ISR_ALRAWF_Msk</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span> </div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span><span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos         (16U)</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 4809</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk         (0x7FUL &lt;&lt; RTC_PRER_PREDIV_A_Pos)         </span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span><span class="preprocessor">#define RTC_PRER_PREDIV_A             RTC_PRER_PREDIV_A_Msk</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos         (0U)</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 4812</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk         (0x7FFFUL &lt;&lt; RTC_PRER_PREDIV_S_Pos)       </span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span><span class="preprocessor">#define RTC_PRER_PREDIV_S             RTC_PRER_PREDIV_S_Msk</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span> </div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span><span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span><span class="preprocessor">#define RTC_WUTR_WUT_Pos              (0U)</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 4817</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Msk              (0xFFFFUL &lt;&lt; RTC_WUTR_WUT_Pos)            </span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span><span class="preprocessor">#define RTC_WUTR_WUT                  RTC_WUTR_WUT_Msk</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span> </div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span><span class="preprocessor">#define RTC_CALIBR_DCS_Pos            (7U)</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431"> 4822</a></span><span class="preprocessor">#define RTC_CALIBR_DCS_Msk            (0x1UL &lt;&lt; RTC_CALIBR_DCS_Pos)             </span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="preprocessor">#define RTC_CALIBR_DCS                RTC_CALIBR_DCS_Msk</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span><span class="preprocessor">#define RTC_CALIBR_DC_Pos             (0U)</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8"> 4825</a></span><span class="preprocessor">#define RTC_CALIBR_DC_Msk             (0x1FUL &lt;&lt; RTC_CALIBR_DC_Pos)             </span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span><span class="preprocessor">#define RTC_CALIBR_DC                 RTC_CALIBR_DC_Msk</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span> </div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span><span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos           (31U)</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 4830</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK4_Pos)            </span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span><span class="preprocessor">#define RTC_ALRMAR_MSK4               RTC_ALRMAR_MSK4_Msk</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos          (30U)</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 4833</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span><span class="preprocessor">#define RTC_ALRMAR_WDSEL              RTC_ALRMAR_WDSEL_Msk</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span><span class="preprocessor">#define RTC_ALRMAR_DT_Pos             (28U)</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 4836</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Msk             (0x3UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span><span class="preprocessor">#define RTC_ALRMAR_DT                 RTC_ALRMAR_DT_Msk</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 4838</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_0               (0x1UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 4839</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_1               (0x2UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span><span class="preprocessor">#define RTC_ALRMAR_DU_Pos             (24U)</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 4841</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span><span class="preprocessor">#define RTC_ALRMAR_DU                 RTC_ALRMAR_DU_Msk</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 4843</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_0               (0x1UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 4844</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_1               (0x2UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 4845</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_2               (0x4UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 4846</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_3               (0x8UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos           (23U)</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 4848</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK3_Pos)            </span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span><span class="preprocessor">#define RTC_ALRMAR_MSK3               RTC_ALRMAR_MSK3_Msk</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><span class="preprocessor">#define RTC_ALRMAR_PM_Pos             (22U)</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 4851</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Msk             (0x1UL &lt;&lt; RTC_ALRMAR_PM_Pos)              </span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><span class="preprocessor">#define RTC_ALRMAR_PM                 RTC_ALRMAR_PM_Msk</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span><span class="preprocessor">#define RTC_ALRMAR_HT_Pos             (20U)</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 4854</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Msk             (0x3UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span><span class="preprocessor">#define RTC_ALRMAR_HT                 RTC_ALRMAR_HT_Msk</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 4856</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_0               (0x1UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 4857</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_1               (0x2UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span><span class="preprocessor">#define RTC_ALRMAR_HU_Pos             (16U)</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 4859</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"> 4860</span><span class="preprocessor">#define RTC_ALRMAR_HU                 RTC_ALRMAR_HU_Msk</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 4861</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_0               (0x1UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 4862</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_1               (0x2UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 4863</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_2               (0x4UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 4864</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_3               (0x8UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos           (15U)</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 4866</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK2_Pos)            </span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span><span class="preprocessor">#define RTC_ALRMAR_MSK2               RTC_ALRMAR_MSK2_Msk</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span><span class="preprocessor">#define RTC_ALRMAR_MNT_Pos            (12U)</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 4869</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Msk            (0x7UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span><span class="preprocessor">#define RTC_ALRMAR_MNT                RTC_ALRMAR_MNT_Msk</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 4871</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_0              (0x1UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 4872</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_1              (0x2UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 4873</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_2              (0x4UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span><span class="preprocessor">#define RTC_ALRMAR_MNU_Pos            (8U)</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 4875</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><span class="preprocessor">#define RTC_ALRMAR_MNU                RTC_ALRMAR_MNU_Msk</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 4877</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_0              (0x1UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 4878</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_1              (0x2UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 4879</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_2              (0x4UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 4880</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_3              (0x8UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos           (7U)</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 4882</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK1_Pos)            </span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span><span class="preprocessor">#define RTC_ALRMAR_MSK1               RTC_ALRMAR_MSK1_Msk</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"> 4884</span><span class="preprocessor">#define RTC_ALRMAR_ST_Pos             (4U)</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 4885</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Msk             (0x7UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span><span class="preprocessor">#define RTC_ALRMAR_ST                 RTC_ALRMAR_ST_Msk</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 4887</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_0               (0x1UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 4888</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_1               (0x2UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 4889</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_2               (0x4UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span><span class="preprocessor">#define RTC_ALRMAR_SU_Pos             (0U)</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 4891</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"> 4892</span><span class="preprocessor">#define RTC_ALRMAR_SU                 RTC_ALRMAR_SU_Msk</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 4893</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_0               (0x1UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 4894</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_1               (0x2UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 4895</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_2               (0x4UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 4896</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_3               (0x8UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos           (31U)</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320"> 4900</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK4_Pos)            </span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span><span class="preprocessor">#define RTC_ALRMBR_MSK4               RTC_ALRMBR_MSK4_Msk</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos          (30U)</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0"> 4903</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span><span class="preprocessor">#define RTC_ALRMBR_WDSEL              RTC_ALRMBR_WDSEL_Msk</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span><span class="preprocessor">#define RTC_ALRMBR_DT_Pos             (28U)</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e"> 4906</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Msk             (0x3UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span><span class="preprocessor">#define RTC_ALRMBR_DT                 RTC_ALRMBR_DT_Msk</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 4908</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_0               (0x1UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 4909</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_1               (0x2UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span><span class="preprocessor">#define RTC_ALRMBR_DU_Pos             (24U)</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83"> 4911</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span><span class="preprocessor">#define RTC_ALRMBR_DU                 RTC_ALRMBR_DU_Msk</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 4913</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_0               (0x1UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 4914</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_1               (0x2UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 4915</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_2               (0x4UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 4916</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_3               (0x8UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos           (23U)</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30"> 4918</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK3_Pos)            </span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span><span class="preprocessor">#define RTC_ALRMBR_MSK3               RTC_ALRMBR_MSK3_Msk</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span><span class="preprocessor">#define RTC_ALRMBR_PM_Pos             (22U)</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1"> 4921</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Msk             (0x1UL &lt;&lt; RTC_ALRMBR_PM_Pos)              </span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span><span class="preprocessor">#define RTC_ALRMBR_PM                 RTC_ALRMBR_PM_Msk</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span><span class="preprocessor">#define RTC_ALRMBR_HT_Pos             (20U)</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad"> 4924</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Msk             (0x3UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"> 4925</span><span class="preprocessor">#define RTC_ALRMBR_HT                 RTC_ALRMBR_HT_Msk</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 4926</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_0               (0x1UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 4927</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_1               (0x2UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span><span class="preprocessor">#define RTC_ALRMBR_HU_Pos             (16U)</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a"> 4929</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span><span class="preprocessor">#define RTC_ALRMBR_HU                 RTC_ALRMBR_HU_Msk</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 4931</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_0               (0x1UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 4932</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_1               (0x2UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 4933</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_2               (0x4UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 4934</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_3               (0x8UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"> 4935</span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos           (15U)</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10"> 4936</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK2_Pos)            </span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span><span class="preprocessor">#define RTC_ALRMBR_MSK2               RTC_ALRMBR_MSK2_Msk</span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span><span class="preprocessor">#define RTC_ALRMBR_MNT_Pos            (12U)</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250"> 4939</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Msk            (0x7UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"> 4940</span><span class="preprocessor">#define RTC_ALRMBR_MNT                RTC_ALRMBR_MNT_Msk</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 4941</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_0              (0x1UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 4942</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_1              (0x2UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 4943</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_2              (0x4UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span><span class="preprocessor">#define RTC_ALRMBR_MNU_Pos            (8U)</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b"> 4945</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span><span class="preprocessor">#define RTC_ALRMBR_MNU                RTC_ALRMBR_MNU_Msk</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 4947</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_0              (0x1UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 4948</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_1              (0x2UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 4949</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_2              (0x4UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 4950</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_3              (0x8UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos           (7U)</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d"> 4952</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK1_Pos)            </span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span><span class="preprocessor">#define RTC_ALRMBR_MSK1               RTC_ALRMBR_MSK1_Msk</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span><span class="preprocessor">#define RTC_ALRMBR_ST_Pos             (4U)</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7"> 4955</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Msk             (0x7UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"> 4956</span><span class="preprocessor">#define RTC_ALRMBR_ST                 RTC_ALRMBR_ST_Msk</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 4957</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_0               (0x1UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 4958</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_1               (0x2UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 4959</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_2               (0x4UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span><span class="preprocessor">#define RTC_ALRMBR_SU_Pos             (0U)</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2"> 4961</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span><span class="preprocessor">#define RTC_ALRMBR_SU                 RTC_ALRMBR_SU_Msk</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 4963</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_0               (0x1UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 4964</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_1               (0x2UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 4965</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_2               (0x4UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 4966</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_3               (0x8UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span><span class="preprocessor">#define RTC_WPR_KEY_Pos               (0U)</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 4970</a></span><span class="preprocessor">#define RTC_WPR_KEY_Msk               (0xFFUL &lt;&lt; RTC_WPR_KEY_Pos)               </span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span><span class="preprocessor">#define RTC_WPR_KEY                   RTC_WPR_KEY_Msk</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span> </div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span><span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span><span class="preprocessor">#define RTC_SSR_SS_Pos                (0U)</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 4975</a></span><span class="preprocessor">#define RTC_SSR_SS_Msk                (0xFFFFUL &lt;&lt; RTC_SSR_SS_Pos)              </span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span><span class="preprocessor">#define RTC_SSR_SS                    RTC_SSR_SS_Msk</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span> </div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span><span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos          (0U)</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 4980</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk          (0x7FFFUL &lt;&lt; RTC_SHIFTR_SUBFS_Pos)        </span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span><span class="preprocessor">#define RTC_SHIFTR_SUBFS              RTC_SHIFTR_SUBFS_Msk</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos          (31U)</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 4983</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk          (0x1UL &lt;&lt; RTC_SHIFTR_ADD1S_Pos)           </span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span><span class="preprocessor">#define RTC_SHIFTR_ADD1S              RTC_SHIFTR_ADD1S_Msk</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span> </div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span><span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span><span class="preprocessor">#define RTC_TSTR_PM_Pos               (22U)</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 4988</a></span><span class="preprocessor">#define RTC_TSTR_PM_Msk               (0x1UL &lt;&lt; RTC_TSTR_PM_Pos)                </span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span><span class="preprocessor">#define RTC_TSTR_PM                   RTC_TSTR_PM_Msk</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span><span class="preprocessor">#define RTC_TSTR_HT_Pos               (20U)</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 4991</a></span><span class="preprocessor">#define RTC_TSTR_HT_Msk               (0x3UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span><span class="preprocessor">#define RTC_TSTR_HT                   RTC_TSTR_HT_Msk</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 4993</a></span><span class="preprocessor">#define RTC_TSTR_HT_0                 (0x1UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 4994</a></span><span class="preprocessor">#define RTC_TSTR_HT_1                 (0x2UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span><span class="preprocessor">#define RTC_TSTR_HU_Pos               (16U)</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 4996</a></span><span class="preprocessor">#define RTC_TSTR_HU_Msk               (0xFUL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span><span class="preprocessor">#define RTC_TSTR_HU                   RTC_TSTR_HU_Msk</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 4998</a></span><span class="preprocessor">#define RTC_TSTR_HU_0                 (0x1UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 4999</a></span><span class="preprocessor">#define RTC_TSTR_HU_1                 (0x2UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 5000</a></span><span class="preprocessor">#define RTC_TSTR_HU_2                 (0x4UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 5001</a></span><span class="preprocessor">#define RTC_TSTR_HU_3                 (0x8UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"> 5002</span><span class="preprocessor">#define RTC_TSTR_MNT_Pos              (12U)</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 5003</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Msk              (0x7UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span><span class="preprocessor">#define RTC_TSTR_MNT                  RTC_TSTR_MNT_Msk</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 5005</a></span><span class="preprocessor">#define RTC_TSTR_MNT_0                (0x1UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 5006</a></span><span class="preprocessor">#define RTC_TSTR_MNT_1                (0x2UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 5007</a></span><span class="preprocessor">#define RTC_TSTR_MNT_2                (0x4UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><span class="preprocessor">#define RTC_TSTR_MNU_Pos              (8U)</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 5009</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Msk              (0xFUL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span><span class="preprocessor">#define RTC_TSTR_MNU                  RTC_TSTR_MNU_Msk</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 5011</a></span><span class="preprocessor">#define RTC_TSTR_MNU_0                (0x1UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 5012</a></span><span class="preprocessor">#define RTC_TSTR_MNU_1                (0x2UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 5013</a></span><span class="preprocessor">#define RTC_TSTR_MNU_2                (0x4UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 5014</a></span><span class="preprocessor">#define RTC_TSTR_MNU_3                (0x8UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span><span class="preprocessor">#define RTC_TSTR_ST_Pos               (4U)</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 5016</a></span><span class="preprocessor">#define RTC_TSTR_ST_Msk               (0x7UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span><span class="preprocessor">#define RTC_TSTR_ST                   RTC_TSTR_ST_Msk</span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 5018</a></span><span class="preprocessor">#define RTC_TSTR_ST_0                 (0x1UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 5019</a></span><span class="preprocessor">#define RTC_TSTR_ST_1                 (0x2UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 5020</a></span><span class="preprocessor">#define RTC_TSTR_ST_2                 (0x4UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span><span class="preprocessor">#define RTC_TSTR_SU_Pos               (0U)</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 5022</a></span><span class="preprocessor">#define RTC_TSTR_SU_Msk               (0xFUL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span><span class="preprocessor">#define RTC_TSTR_SU                   RTC_TSTR_SU_Msk</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 5024</a></span><span class="preprocessor">#define RTC_TSTR_SU_0                 (0x1UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 5025</a></span><span class="preprocessor">#define RTC_TSTR_SU_1                 (0x2UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 5026</a></span><span class="preprocessor">#define RTC_TSTR_SU_2                 (0x4UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 5027</a></span><span class="preprocessor">#define RTC_TSTR_SU_3                 (0x8UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span><span class="preprocessor">#define RTC_TSDR_WDU_Pos              (13U)</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 5031</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Msk              (0x7UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span><span class="preprocessor">#define RTC_TSDR_WDU                  RTC_TSDR_WDU_Msk</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 5033</a></span><span class="preprocessor">#define RTC_TSDR_WDU_0                (0x1UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 5034</a></span><span class="preprocessor">#define RTC_TSDR_WDU_1                (0x2UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 5035</a></span><span class="preprocessor">#define RTC_TSDR_WDU_2                (0x4UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span><span class="preprocessor">#define RTC_TSDR_MT_Pos               (12U)</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 5037</a></span><span class="preprocessor">#define RTC_TSDR_MT_Msk               (0x1UL &lt;&lt; RTC_TSDR_MT_Pos)                </span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span><span class="preprocessor">#define RTC_TSDR_MT                   RTC_TSDR_MT_Msk</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span><span class="preprocessor">#define RTC_TSDR_MU_Pos               (8U)</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 5040</a></span><span class="preprocessor">#define RTC_TSDR_MU_Msk               (0xFUL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span><span class="preprocessor">#define RTC_TSDR_MU                   RTC_TSDR_MU_Msk</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 5042</a></span><span class="preprocessor">#define RTC_TSDR_MU_0                 (0x1UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 5043</a></span><span class="preprocessor">#define RTC_TSDR_MU_1                 (0x2UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 5044</a></span><span class="preprocessor">#define RTC_TSDR_MU_2                 (0x4UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 5045</a></span><span class="preprocessor">#define RTC_TSDR_MU_3                 (0x8UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><span class="preprocessor">#define RTC_TSDR_DT_Pos               (4U)</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 5047</a></span><span class="preprocessor">#define RTC_TSDR_DT_Msk               (0x3UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span><span class="preprocessor">#define RTC_TSDR_DT                   RTC_TSDR_DT_Msk</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 5049</a></span><span class="preprocessor">#define RTC_TSDR_DT_0                 (0x1UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 5050</a></span><span class="preprocessor">#define RTC_TSDR_DT_1                 (0x2UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span><span class="preprocessor">#define RTC_TSDR_DU_Pos               (0U)</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 5052</a></span><span class="preprocessor">#define RTC_TSDR_DU_Msk               (0xFUL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span><span class="preprocessor">#define RTC_TSDR_DU                   RTC_TSDR_DU_Msk</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 5054</a></span><span class="preprocessor">#define RTC_TSDR_DU_0                 (0x1UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 5055</a></span><span class="preprocessor">#define RTC_TSDR_DU_1                 (0x2UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 5056</a></span><span class="preprocessor">#define RTC_TSDR_DU_2                 (0x4UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 5057</a></span><span class="preprocessor">#define RTC_TSDR_DU_3                 (0x8UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span><span class="preprocessor">#define RTC_TSSSR_SS_Pos              (0U)</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 5061</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Msk              (0xFFFFUL &lt;&lt; RTC_TSSSR_SS_Pos)            </span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span><span class="preprocessor">#define RTC_TSSSR_SS                  RTC_TSSSR_SS_Msk</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span> </div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span><span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span><span class="preprocessor">#define RTC_CALR_CALP_Pos             (15U)</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 5066</a></span><span class="preprocessor">#define RTC_CALR_CALP_Msk             (0x1UL &lt;&lt; RTC_CALR_CALP_Pos)              </span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span><span class="preprocessor">#define RTC_CALR_CALP                 RTC_CALR_CALP_Msk</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span><span class="preprocessor">#define RTC_CALR_CALW8_Pos            (14U)</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 5069</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Msk            (0x1UL &lt;&lt; RTC_CALR_CALW8_Pos)             </span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span><span class="preprocessor">#define RTC_CALR_CALW8                RTC_CALR_CALW8_Msk</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span><span class="preprocessor">#define RTC_CALR_CALW16_Pos           (13U)</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 5072</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Msk           (0x1UL &lt;&lt; RTC_CALR_CALW16_Pos)            </span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span><span class="preprocessor">#define RTC_CALR_CALW16               RTC_CALR_CALW16_Msk</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"> 5074</span><span class="preprocessor">#define RTC_CALR_CALM_Pos             (0U)</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 5075</a></span><span class="preprocessor">#define RTC_CALR_CALM_Msk             (0x1FFUL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><span class="preprocessor">#define RTC_CALR_CALM                 RTC_CALR_CALM_Msk</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 5077</a></span><span class="preprocessor">#define RTC_CALR_CALM_0               (0x001UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 5078</a></span><span class="preprocessor">#define RTC_CALR_CALM_1               (0x002UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 5079</a></span><span class="preprocessor">#define RTC_CALR_CALM_2               (0x004UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 5080</a></span><span class="preprocessor">#define RTC_CALR_CALM_3               (0x008UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 5081</a></span><span class="preprocessor">#define RTC_CALR_CALM_4               (0x010UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 5082</a></span><span class="preprocessor">#define RTC_CALR_CALM_5               (0x020UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 5083</a></span><span class="preprocessor">#define RTC_CALR_CALM_6               (0x040UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 5084</a></span><span class="preprocessor">#define RTC_CALR_CALM_7               (0x080UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 5085</a></span><span class="preprocessor">#define RTC_CALR_CALM_8               (0x100UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span><span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span><span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Pos    (18U)</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d"> 5089</a></span><span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Msk    (0x1UL &lt;&lt; RTC_TAFCR_ALARMOUTTYPE_Pos)     </span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span><span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE        RTC_TAFCR_ALARMOUTTYPE_Msk</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span><span class="preprocessor">#define RTC_TAFCR_TSINSEL_Pos         (17U)</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafffa3d4d97beee57ef7c1b80a20fee7e"> 5092</a></span><span class="preprocessor">#define RTC_TAFCR_TSINSEL_Msk         (0x1UL &lt;&lt; RTC_TAFCR_TSINSEL_Pos)          </span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span><span class="preprocessor">#define RTC_TAFCR_TSINSEL             RTC_TAFCR_TSINSEL_Msk</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span><span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL_Pos      (16U)</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6032dc793590fd715ea61340429b1848"> 5095</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL_Msk      (0x1UL &lt;&lt; RTC_TAFCR_TAMP1INSEL_Pos)        </span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span><span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL          RTC_TAFCR_TAMP1INSEL_Msk</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span><span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Pos       (15U)</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"> 5098</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Msk       (0x1UL &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)        </span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span><span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS           RTC_TAFCR_TAMPPUDIS_Msk</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Pos        (13U)</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f"> 5101</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Msk        (0x3UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH            RTC_TAFCR_TAMPPRCH_Msk</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 5103</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0          (0x1UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 5104</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1          (0x2UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Pos         (11U)</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c"> 5106</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Msk         (0x3UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT             RTC_TAFCR_TAMPFLT_Msk</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 5108</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0           (0x1UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 5109</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1           (0x2UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Pos        (8U)</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb"> 5111</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Msk        (0x7UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ            RTC_TAFCR_TAMPFREQ_Msk</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 5113</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0          (0x1UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 5114</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1          (0x2UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 5115</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2          (0x4UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span><span class="preprocessor">#define RTC_TAFCR_TAMPTS_Pos          (7U)</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d"> 5117</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPTS_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMPTS_Pos)           </span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"> 5118</span><span class="preprocessor">#define RTC_TAFCR_TAMPTS              RTC_TAFCR_TAMPTS_Msk</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span><span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Pos        (4U)</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852"> 5120</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Msk        (0x1UL &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)         </span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"> 5121</span><span class="preprocessor">#define RTC_TAFCR_TAMP2TRG            RTC_TAFCR_TAMP2TRG_Msk</span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span><span class="preprocessor">#define RTC_TAFCR_TAMP2E_Pos          (3U)</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152"> 5123</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP2E_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMP2E_Pos)           </span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span><span class="preprocessor">#define RTC_TAFCR_TAMP2E              RTC_TAFCR_TAMP2E_Msk</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span><span class="preprocessor">#define RTC_TAFCR_TAMPIE_Pos          (2U)</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48"> 5126</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPIE_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMPIE_Pos)           </span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span><span class="preprocessor">#define RTC_TAFCR_TAMPIE              RTC_TAFCR_TAMPIE_Msk</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span><span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Pos        (1U)</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02"> 5129</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Msk        (0x1UL &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)         </span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span><span class="preprocessor">#define RTC_TAFCR_TAMP1TRG            RTC_TAFCR_TAMP1TRG_Msk</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span><span class="preprocessor">#define RTC_TAFCR_TAMP1E_Pos          (0U)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb"> 5132</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP1E_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMP1E_Pos)           </span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span><span class="preprocessor">#define RTC_TAFCR_TAMP1E              RTC_TAFCR_TAMP1E_Msk</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span> </div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span><span class="preprocessor">#define RTC_TAFCR_TAMPINSEL           RTC_TAFCR_TAMP1INSEL</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span> </div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos       (24U)</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 5140</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk       (0xFUL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS           RTC_ALRMASSR_MASKSS_Msk</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 5142</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0         (0x1UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 5143</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1         (0x2UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 5144</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2         (0x4UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 5145</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3         (0x8UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span><span class="preprocessor">#define RTC_ALRMASSR_SS_Pos           (0U)</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 5147</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Msk           (0x7FFFUL &lt;&lt; RTC_ALRMASSR_SS_Pos)         </span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span><span class="preprocessor">#define RTC_ALRMASSR_SS               RTC_ALRMASSR_SS_Msk</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span> </div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span><span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos       (24U)</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f"> 5152</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk       (0xFUL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS           RTC_ALRMBSSR_MASKSS_Msk</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 5154</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0         (0x1UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 5155</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1         (0x2UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 5156</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2         (0x4UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 5157</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3         (0x8UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos           (0U)</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe"> 5159</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk           (0x7FFFUL &lt;&lt; RTC_ALRMBSSR_SS_Pos)         </span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span><span class="preprocessor">#define RTC_ALRMBSSR_SS               RTC_ALRMBSSR_SS_Msk</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span> </div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span><span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span><span class="preprocessor">#define RTC_BKP0R_Pos                 (0U)</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b"> 5164</a></span><span class="preprocessor">#define RTC_BKP0R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP0R_Pos)           </span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span><span class="preprocessor">#define RTC_BKP0R                     RTC_BKP0R_Msk</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span> </div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span><span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span><span class="preprocessor">#define RTC_BKP1R_Pos                 (0U)</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686"> 5169</a></span><span class="preprocessor">#define RTC_BKP1R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP1R_Pos)           </span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="preprocessor">#define RTC_BKP1R                     RTC_BKP1R_Msk</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span> </div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span><span class="preprocessor">#define RTC_BKP2R_Pos                 (0U)</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1"> 5174</a></span><span class="preprocessor">#define RTC_BKP2R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP2R_Pos)           </span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span><span class="preprocessor">#define RTC_BKP2R                     RTC_BKP2R_Msk</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span> </div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span><span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span><span class="preprocessor">#define RTC_BKP3R_Pos                 (0U)</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf"> 5179</a></span><span class="preprocessor">#define RTC_BKP3R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP3R_Pos)           </span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span><span class="preprocessor">#define RTC_BKP3R                     RTC_BKP3R_Msk</span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span> </div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span><span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span><span class="preprocessor">#define RTC_BKP4R_Pos                 (0U)</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab"> 5184</a></span><span class="preprocessor">#define RTC_BKP4R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP4R_Pos)           </span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span><span class="preprocessor">#define RTC_BKP4R                     RTC_BKP4R_Msk</span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span> </div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"> 5187</span><span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span><span class="preprocessor">#define RTC_BKP5R_Pos                 (0U)</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190"> 5189</a></span><span class="preprocessor">#define RTC_BKP5R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP5R_Pos)           </span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span><span class="preprocessor">#define RTC_BKP5R                     RTC_BKP5R_Msk</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span> </div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span><span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span><span class="preprocessor">#define RTC_BKP6R_Pos                 (0U)</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32"> 5194</a></span><span class="preprocessor">#define RTC_BKP6R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP6R_Pos)           </span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"> 5195</span><span class="preprocessor">#define RTC_BKP6R                     RTC_BKP6R_Msk</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span> </div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span><span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span><span class="preprocessor">#define RTC_BKP7R_Pos                 (0U)</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79"> 5199</a></span><span class="preprocessor">#define RTC_BKP7R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP7R_Pos)           </span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"> 5200</span><span class="preprocessor">#define RTC_BKP7R                     RTC_BKP7R_Msk</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span> </div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span><span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span><span class="preprocessor">#define RTC_BKP8R_Pos                 (0U)</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544"> 5204</a></span><span class="preprocessor">#define RTC_BKP8R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP8R_Pos)           </span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span><span class="preprocessor">#define RTC_BKP8R                     RTC_BKP8R_Msk</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span> </div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span><span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span><span class="preprocessor">#define RTC_BKP9R_Pos                 (0U)</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8"> 5209</a></span><span class="preprocessor">#define RTC_BKP9R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP9R_Pos)           </span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span><span class="preprocessor">#define RTC_BKP9R                     RTC_BKP9R_Msk</span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span> </div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span><span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="preprocessor">#define RTC_BKP10R_Pos                (0U)</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f"> 5214</a></span><span class="preprocessor">#define RTC_BKP10R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP10R_Pos)          </span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span><span class="preprocessor">#define RTC_BKP10R                    RTC_BKP10R_Msk</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span> </div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"> 5217</span><span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"> 5218</span><span class="preprocessor">#define RTC_BKP11R_Pos                (0U)</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31"> 5219</a></span><span class="preprocessor">#define RTC_BKP11R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP11R_Pos)          </span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span><span class="preprocessor">#define RTC_BKP11R                    RTC_BKP11R_Msk</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span> </div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span><span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><span class="preprocessor">#define RTC_BKP12R_Pos                (0U)</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888"> 5224</a></span><span class="preprocessor">#define RTC_BKP12R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP12R_Pos)          </span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span><span class="preprocessor">#define RTC_BKP12R                    RTC_BKP12R_Msk</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span> </div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span><span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span><span class="preprocessor">#define RTC_BKP13R_Pos                (0U)</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e"> 5229</a></span><span class="preprocessor">#define RTC_BKP13R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP13R_Pos)          </span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span><span class="preprocessor">#define RTC_BKP13R                    RTC_BKP13R_Msk</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span> </div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span><span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="preprocessor">#define RTC_BKP14R_Pos                (0U)</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86"> 5234</a></span><span class="preprocessor">#define RTC_BKP14R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP14R_Pos)          </span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span><span class="preprocessor">#define RTC_BKP14R                    RTC_BKP14R_Msk</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span> </div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span><span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span><span class="preprocessor">#define RTC_BKP15R_Pos                (0U)</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee"> 5239</a></span><span class="preprocessor">#define RTC_BKP15R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP15R_Pos)          </span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span><span class="preprocessor">#define RTC_BKP15R                    RTC_BKP15R_Msk</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span> </div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"> 5242</span><span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span><span class="preprocessor">#define RTC_BKP16R_Pos                (0U)</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a"> 5244</a></span><span class="preprocessor">#define RTC_BKP16R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP16R_Pos)          </span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="preprocessor">#define RTC_BKP16R                    RTC_BKP16R_Msk</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span> </div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span><span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span><span class="preprocessor">#define RTC_BKP17R_Pos                (0U)</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05"> 5249</a></span><span class="preprocessor">#define RTC_BKP17R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP17R_Pos)          </span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"> 5250</span><span class="preprocessor">#define RTC_BKP17R                    RTC_BKP17R_Msk</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span> </div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"> 5252</span><span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span><span class="preprocessor">#define RTC_BKP18R_Pos                (0U)</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667"> 5254</a></span><span class="preprocessor">#define RTC_BKP18R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP18R_Pos)          </span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span><span class="preprocessor">#define RTC_BKP18R                    RTC_BKP18R_Msk</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span> </div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span><span class="preprocessor">#define RTC_BKP19R_Pos                (0U)</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1"> 5259</a></span><span class="preprocessor">#define RTC_BKP19R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP19R_Pos)          </span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span><span class="preprocessor">#define RTC_BKP19R                    RTC_BKP19R_Msk</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span> </div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span><span class="comment">/******************** Number of backup registers ******************************/</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span><span class="preprocessor">#define RTC_BKP_NUMBER                       0x000000014U</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span> </div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span> </div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span><span class="comment">/*                          SD host Interface                                 */</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span><span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span><span class="preprocessor">#define SDIO_POWER_PWRCTRL_Pos         (0U)</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85685239a200e250d95c38f310fb9609"> 5273</a></span><span class="preprocessor">#define SDIO_POWER_PWRCTRL_Msk         (0x3UL &lt;&lt; SDIO_POWER_PWRCTRL_Pos)        </span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f"> 5274</a></span><span class="preprocessor">#define SDIO_POWER_PWRCTRL             SDIO_POWER_PWRCTRL_Msk                  </span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098"> 5275</a></span><span class="preprocessor">#define SDIO_POWER_PWRCTRL_0           (0x1UL &lt;&lt; SDIO_POWER_PWRCTRL_Pos)        </span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e"> 5276</a></span><span class="preprocessor">#define SDIO_POWER_PWRCTRL_1           (0x2UL &lt;&lt; SDIO_POWER_PWRCTRL_Pos)        </span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span><span class="preprocessor">#define SDIO_CLKCR_CLKDIV_Pos          (0U)</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9207dc12eed614d38a8faa4397a6c27"> 5280</a></span><span class="preprocessor">#define SDIO_CLKCR_CLKDIV_Msk          (0xFFUL &lt;&lt; SDIO_CLKCR_CLKDIV_Pos)        </span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424"> 5281</a></span><span class="preprocessor">#define SDIO_CLKCR_CLKDIV              SDIO_CLKCR_CLKDIV_Msk                   </span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span><span class="preprocessor">#define SDIO_CLKCR_CLKEN_Pos           (8U)</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0952e49876e16cf5b7a15c2523b210d7"> 5283</a></span><span class="preprocessor">#define SDIO_CLKCR_CLKEN_Msk           (0x1UL &lt;&lt; SDIO_CLKCR_CLKEN_Pos)          </span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f"> 5284</a></span><span class="preprocessor">#define SDIO_CLKCR_CLKEN               SDIO_CLKCR_CLKEN_Msk                    </span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span><span class="preprocessor">#define SDIO_CLKCR_PWRSAV_Pos          (9U)</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258035422cd74f19e644272dc0eb2fa8"> 5286</a></span><span class="preprocessor">#define SDIO_CLKCR_PWRSAV_Msk          (0x1UL &lt;&lt; SDIO_CLKCR_PWRSAV_Pos)         </span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118"> 5287</a></span><span class="preprocessor">#define SDIO_CLKCR_PWRSAV              SDIO_CLKCR_PWRSAV_Msk                   </span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span><span class="preprocessor">#define SDIO_CLKCR_BYPASS_Pos          (10U)</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590aa2168f77032139685f5880229c2d"> 5289</a></span><span class="preprocessor">#define SDIO_CLKCR_BYPASS_Msk          (0x1UL &lt;&lt; SDIO_CLKCR_BYPASS_Pos)         </span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b"> 5290</a></span><span class="preprocessor">#define SDIO_CLKCR_BYPASS              SDIO_CLKCR_BYPASS_Msk                   </span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="preprocessor">#define SDIO_CLKCR_WIDBUS_Pos          (11U)</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6f1ccab2c96629906dcf01ed68439f"> 5293</a></span><span class="preprocessor">#define SDIO_CLKCR_WIDBUS_Msk          (0x3UL &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)         </span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7"> 5294</a></span><span class="preprocessor">#define SDIO_CLKCR_WIDBUS              SDIO_CLKCR_WIDBUS_Msk                   </span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151"> 5295</a></span><span class="preprocessor">#define SDIO_CLKCR_WIDBUS_0            (0x1UL &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)         </span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21"> 5296</a></span><span class="preprocessor">#define SDIO_CLKCR_WIDBUS_1            (0x2UL &lt;&lt; SDIO_CLKCR_WIDBUS_Pos)         </span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span><span class="preprocessor">#define SDIO_CLKCR_NEGEDGE_Pos         (13U)</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4df6f204feaf9a52a36b6bbf8987ef"> 5299</a></span><span class="preprocessor">#define SDIO_CLKCR_NEGEDGE_Msk         (0x1UL &lt;&lt; SDIO_CLKCR_NEGEDGE_Pos)        </span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2"> 5300</a></span><span class="preprocessor">#define SDIO_CLKCR_NEGEDGE             SDIO_CLKCR_NEGEDGE_Msk                  </span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span><span class="preprocessor">#define SDIO_CLKCR_HWFC_EN_Pos         (14U)</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae43747a95ebebe7388114ed6990b976"> 5302</a></span><span class="preprocessor">#define SDIO_CLKCR_HWFC_EN_Msk         (0x1UL &lt;&lt; SDIO_CLKCR_HWFC_EN_Pos)        </span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc"> 5303</a></span><span class="preprocessor">#define SDIO_CLKCR_HWFC_EN             SDIO_CLKCR_HWFC_EN_Msk                  </span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"> 5306</span><span class="preprocessor">#define SDIO_ARG_CMDARG_Pos            (0U)</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c162d6eb9a15399e1fdc00a8a711f"> 5307</a></span><span class="preprocessor">#define SDIO_ARG_CMDARG_Msk            (0xFFFFFFFFUL &lt;&lt; SDIO_ARG_CMDARG_Pos)    </span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819"> 5308</a></span><span class="preprocessor">#define SDIO_ARG_CMDARG                SDIO_ARG_CMDARG_Msk                     </span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span><span class="preprocessor">#define SDIO_CMD_CMDINDEX_Pos          (0U)</span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5864df752017e82b545ecbef7a434000"> 5312</a></span><span class="preprocessor">#define SDIO_CMD_CMDINDEX_Msk          (0x3FUL &lt;&lt; SDIO_CMD_CMDINDEX_Pos)        </span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8"> 5313</a></span><span class="preprocessor">#define SDIO_CMD_CMDINDEX              SDIO_CMD_CMDINDEX_Msk                   </span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span><span class="preprocessor">#define SDIO_CMD_WAITRESP_Pos          (6U)</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c83bc85012033738be4722741c644e"> 5316</a></span><span class="preprocessor">#define SDIO_CMD_WAITRESP_Msk          (0x3UL &lt;&lt; SDIO_CMD_WAITRESP_Pos)         </span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f"> 5317</a></span><span class="preprocessor">#define SDIO_CMD_WAITRESP              SDIO_CMD_WAITRESP_Msk                   </span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa"> 5318</a></span><span class="preprocessor">#define SDIO_CMD_WAITRESP_0            (0x1UL &lt;&lt; SDIO_CMD_WAITRESP_Pos)         </span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373"> 5319</a></span><span class="preprocessor">#define SDIO_CMD_WAITRESP_1            (0x2UL &lt;&lt; SDIO_CMD_WAITRESP_Pos)         </span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span><span class="preprocessor">#define SDIO_CMD_WAITINT_Pos           (8U)</span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214e7747364d52fe038e33df70453c7b"> 5322</a></span><span class="preprocessor">#define SDIO_CMD_WAITINT_Msk           (0x1UL &lt;&lt; SDIO_CMD_WAITINT_Pos)          </span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58"> 5323</a></span><span class="preprocessor">#define SDIO_CMD_WAITINT               SDIO_CMD_WAITINT_Msk                    </span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span><span class="preprocessor">#define SDIO_CMD_WAITPEND_Pos          (9U)</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae565c2ebe48768e1e6a8638c5f8df583"> 5325</a></span><span class="preprocessor">#define SDIO_CMD_WAITPEND_Msk          (0x1UL &lt;&lt; SDIO_CMD_WAITPEND_Pos)         </span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9"> 5326</a></span><span class="preprocessor">#define SDIO_CMD_WAITPEND              SDIO_CMD_WAITPEND_Msk                   </span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span><span class="preprocessor">#define SDIO_CMD_CPSMEN_Pos            (10U)</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f7c4c45069c802f2118cc0135d12dfe"> 5328</a></span><span class="preprocessor">#define SDIO_CMD_CPSMEN_Msk            (0x1UL &lt;&lt; SDIO_CMD_CPSMEN_Pos)           </span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8"> 5329</a></span><span class="preprocessor">#define SDIO_CMD_CPSMEN                SDIO_CMD_CPSMEN_Msk                     </span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span><span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND_Pos       (11U)</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecad1b553de683cb5cf9010d84b70d6"> 5331</a></span><span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND_Msk       (0x1UL &lt;&lt; SDIO_CMD_SDIOSUSPEND_Pos)      </span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368"> 5332</a></span><span class="preprocessor">#define SDIO_CMD_SDIOSUSPEND           SDIO_CMD_SDIOSUSPEND_Msk                </span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span><span class="preprocessor">#define SDIO_CMD_ENCMDCOMPL_Pos        (12U)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf48c2b726056d5e994836644481617"> 5334</a></span><span class="preprocessor">#define SDIO_CMD_ENCMDCOMPL_Msk        (0x1UL &lt;&lt; SDIO_CMD_ENCMDCOMPL_Pos)       </span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b"> 5335</a></span><span class="preprocessor">#define SDIO_CMD_ENCMDCOMPL            SDIO_CMD_ENCMDCOMPL_Msk                 </span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span><span class="preprocessor">#define SDIO_CMD_NIEN_Pos              (13U)</span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07629f3e99beeb0e3d2ec96a6584f5a"> 5337</a></span><span class="preprocessor">#define SDIO_CMD_NIEN_Msk              (0x1UL &lt;&lt; SDIO_CMD_NIEN_Pos)             </span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81"> 5338</a></span><span class="preprocessor">#define SDIO_CMD_NIEN                  SDIO_CMD_NIEN_Msk                       </span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span><span class="preprocessor">#define SDIO_CMD_CEATACMD_Pos          (14U)</span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68429f74d1213129ab97de545b433d83"> 5340</a></span><span class="preprocessor">#define SDIO_CMD_CEATACMD_Msk          (0x1UL &lt;&lt; SDIO_CMD_CEATACMD_Pos)         </span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5"> 5341</a></span><span class="preprocessor">#define SDIO_CMD_CEATACMD              SDIO_CMD_CEATACMD_Msk                   </span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span><span class="preprocessor">#define SDIO_RESPCMD_RESPCMD_Pos       (0U)</span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f937e878d203e9f9dda3e12cec73153"> 5345</a></span><span class="preprocessor">#define SDIO_RESPCMD_RESPCMD_Msk       (0x3FUL &lt;&lt; SDIO_RESPCMD_RESPCMD_Pos)     </span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7"> 5346</a></span><span class="preprocessor">#define SDIO_RESPCMD_RESPCMD           SDIO_RESPCMD_RESPCMD_Msk                </span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span><span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0_Pos     (0U)</span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6aa725abdb56f38c3c8783b9f15e47"> 5350</a></span><span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP0_CARDSTATUS0_Pos) </span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc"> 5351</a></span><span class="preprocessor">#define SDIO_RESP0_CARDSTATUS0         SDIO_RESP0_CARDSTATUS0_Msk              </span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span><span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1_Pos     (0U)</span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe896832554a212ce0eb8d7650b850"> 5355</a></span><span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP1_CARDSTATUS1_Pos) </span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1"> 5356</a></span><span class="preprocessor">#define SDIO_RESP1_CARDSTATUS1         SDIO_RESP1_CARDSTATUS1_Msk              </span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span><span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2_Pos     (0U)</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0ef49057b923f3518c6f055a79b605"> 5360</a></span><span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP2_CARDSTATUS2_Pos) </span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066"> 5361</a></span><span class="preprocessor">#define SDIO_RESP2_CARDSTATUS2         SDIO_RESP2_CARDSTATUS2_Msk              </span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"> 5363</span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span><span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3_Pos     (0U)</span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48a641918cdc42f1f8da11703329a04"> 5365</a></span><span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP3_CARDSTATUS3_Pos) </span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf"> 5366</a></span><span class="preprocessor">#define SDIO_RESP3_CARDSTATUS3         SDIO_RESP3_CARDSTATUS3_Msk              </span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span><span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4_Pos     (0U)</span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38cdffc0bf0950e987e8380d8f89f4c0"> 5370</a></span><span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4_Msk     (0xFFFFFFFFUL &lt;&lt; SDIO_RESP4_CARDSTATUS4_Pos) </span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26"> 5371</a></span><span class="preprocessor">#define SDIO_RESP4_CARDSTATUS4         SDIO_RESP4_CARDSTATUS4_Msk              </span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span><span class="preprocessor">#define SDIO_DTIMER_DATATIME_Pos       (0U)</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca7786fe8c3ebf5bf4b107ad2693b77"> 5375</a></span><span class="preprocessor">#define SDIO_DTIMER_DATATIME_Msk       (0xFFFFFFFFUL &lt;&lt; SDIO_DTIMER_DATATIME_Pos) </span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690"> 5376</a></span><span class="preprocessor">#define SDIO_DTIMER_DATATIME           SDIO_DTIMER_DATATIME_Msk                </span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span><span class="preprocessor">#define SDIO_DLEN_DATALENGTH_Pos       (0U)</span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c419dbe5ccdf09fe276a876c5b644cf"> 5380</a></span><span class="preprocessor">#define SDIO_DLEN_DATALENGTH_Msk       (0x1FFFFFFUL &lt;&lt; SDIO_DLEN_DATALENGTH_Pos) </span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb"> 5381</a></span><span class="preprocessor">#define SDIO_DLEN_DATALENGTH           SDIO_DLEN_DATALENGTH_Msk                </span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"> 5384</span><span class="preprocessor">#define SDIO_DCTRL_DTEN_Pos            (0U)</span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01116e33cb68129902284211af9f0e2e"> 5385</a></span><span class="preprocessor">#define SDIO_DCTRL_DTEN_Msk            (0x1UL &lt;&lt; SDIO_DCTRL_DTEN_Pos)           </span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"> 5386</a></span><span class="preprocessor">#define SDIO_DCTRL_DTEN                SDIO_DCTRL_DTEN_Msk                     </span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span><span class="preprocessor">#define SDIO_DCTRL_DTDIR_Pos           (1U)</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f8fcebfcdcd58383a72b8503f74597f"> 5388</a></span><span class="preprocessor">#define SDIO_DCTRL_DTDIR_Msk           (0x1UL &lt;&lt; SDIO_DCTRL_DTDIR_Pos)          </span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93"> 5389</a></span><span class="preprocessor">#define SDIO_DCTRL_DTDIR               SDIO_DCTRL_DTDIR_Msk                    </span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span><span class="preprocessor">#define SDIO_DCTRL_DTMODE_Pos          (2U)</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a712204e817e6ce1a96ffa421107fb"> 5391</a></span><span class="preprocessor">#define SDIO_DCTRL_DTMODE_Msk          (0x1UL &lt;&lt; SDIO_DCTRL_DTMODE_Pos)         </span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513"> 5392</a></span><span class="preprocessor">#define SDIO_DCTRL_DTMODE              SDIO_DCTRL_DTMODE_Msk                   </span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span><span class="preprocessor">#define SDIO_DCTRL_DMAEN_Pos           (3U)</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947764dd929d0a703312d684ea22f214"> 5394</a></span><span class="preprocessor">#define SDIO_DCTRL_DMAEN_Msk           (0x1UL &lt;&lt; SDIO_DCTRL_DMAEN_Pos)          </span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008"> 5395</a></span><span class="preprocessor">#define SDIO_DCTRL_DMAEN               SDIO_DCTRL_DMAEN_Msk                    </span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span><span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_Pos      (4U)</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2493217bf1583aa33c8f1d755904a6"> 5398</a></span><span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_Msk      (0xFUL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a"> 5399</a></span><span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE          SDIO_DCTRL_DBLOCKSIZE_Msk               </span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db"> 5400</a></span><span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_0        (0x1UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f"> 5401</a></span><span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_1        (0x2UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec"> 5402</a></span><span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_2        (0x4UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799"> 5403</a></span><span class="preprocessor">#define SDIO_DCTRL_DBLOCKSIZE_3        (0x8UL &lt;&lt; SDIO_DCTRL_DBLOCKSIZE_Pos)     </span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span><span class="preprocessor">#define SDIO_DCTRL_RWSTART_Pos         (8U)</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c075ad5172d81d8a0ebbba7bd368a1"> 5406</a></span><span class="preprocessor">#define SDIO_DCTRL_RWSTART_Msk         (0x1UL &lt;&lt; SDIO_DCTRL_RWSTART_Pos)        </span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9"> 5407</a></span><span class="preprocessor">#define SDIO_DCTRL_RWSTART             SDIO_DCTRL_RWSTART_Msk                  </span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"> 5408</span><span class="preprocessor">#define SDIO_DCTRL_RWSTOP_Pos          (9U)</span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b25f8c2f40d6767bd6b61edb4891e7b"> 5409</a></span><span class="preprocessor">#define SDIO_DCTRL_RWSTOP_Msk          (0x1UL &lt;&lt; SDIO_DCTRL_RWSTOP_Pos)         </span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e"> 5410</a></span><span class="preprocessor">#define SDIO_DCTRL_RWSTOP              SDIO_DCTRL_RWSTOP_Msk                   </span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span><span class="preprocessor">#define SDIO_DCTRL_RWMOD_Pos           (10U)</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cbe9685d3f55431f7492463b902655b"> 5412</a></span><span class="preprocessor">#define SDIO_DCTRL_RWMOD_Msk           (0x1UL &lt;&lt; SDIO_DCTRL_RWMOD_Pos)          </span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a"> 5413</a></span><span class="preprocessor">#define SDIO_DCTRL_RWMOD               SDIO_DCTRL_RWMOD_Msk                    </span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span><span class="preprocessor">#define SDIO_DCTRL_SDIOEN_Pos          (11U)</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbedb5de0b884547782c44dc914795c9"> 5415</a></span><span class="preprocessor">#define SDIO_DCTRL_SDIOEN_Msk          (0x1UL &lt;&lt; SDIO_DCTRL_SDIOEN_Pos)         </span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21"> 5416</a></span><span class="preprocessor">#define SDIO_DCTRL_SDIOEN              SDIO_DCTRL_SDIOEN_Msk                   </span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span><span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT_Pos      (0U)</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac482f1add1ce39f8fb7c3bc9d8653f77"> 5420</a></span><span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT_Msk      (0x1FFFFFFUL &lt;&lt; SDIO_DCOUNT_DATACOUNT_Pos) </span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde"> 5421</a></span><span class="preprocessor">#define SDIO_DCOUNT_DATACOUNT          SDIO_DCOUNT_DATACOUNT_Msk               </span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span><span class="preprocessor">#define SDIO_STA_CCRCFAIL_Pos          (0U)</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72a4ab40725d2063cb2900512f79e57"> 5425</a></span><span class="preprocessor">#define SDIO_STA_CCRCFAIL_Msk          (0x1UL &lt;&lt; SDIO_STA_CCRCFAIL_Pos)         </span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef"> 5426</a></span><span class="preprocessor">#define SDIO_STA_CCRCFAIL              SDIO_STA_CCRCFAIL_Msk                   </span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span><span class="preprocessor">#define SDIO_STA_DCRCFAIL_Pos          (1U)</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51a35e09d9332c7402e7db2dd3b63d2"> 5428</a></span><span class="preprocessor">#define SDIO_STA_DCRCFAIL_Msk          (0x1UL &lt;&lt; SDIO_STA_DCRCFAIL_Pos)         </span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31"> 5429</a></span><span class="preprocessor">#define SDIO_STA_DCRCFAIL              SDIO_STA_DCRCFAIL_Msk                   </span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span><span class="preprocessor">#define SDIO_STA_CTIMEOUT_Pos          (2U)</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27433ab3bb7c09bfd6c7e65daee2c1c2"> 5431</a></span><span class="preprocessor">#define SDIO_STA_CTIMEOUT_Msk          (0x1UL &lt;&lt; SDIO_STA_CTIMEOUT_Pos)         </span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc"> 5432</a></span><span class="preprocessor">#define SDIO_STA_CTIMEOUT              SDIO_STA_CTIMEOUT_Msk                   </span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span><span class="preprocessor">#define SDIO_STA_DTIMEOUT_Pos          (3U)</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c4e52bb9c5041bd2be2eb216dd9e7c"> 5434</a></span><span class="preprocessor">#define SDIO_STA_DTIMEOUT_Msk          (0x1UL &lt;&lt; SDIO_STA_DTIMEOUT_Pos)         </span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b"> 5435</a></span><span class="preprocessor">#define SDIO_STA_DTIMEOUT              SDIO_STA_DTIMEOUT_Msk                   </span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span><span class="preprocessor">#define SDIO_STA_TXUNDERR_Pos          (4U)</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac651b75734596780cc225b1c1688741d"> 5437</a></span><span class="preprocessor">#define SDIO_STA_TXUNDERR_Msk          (0x1UL &lt;&lt; SDIO_STA_TXUNDERR_Pos)         </span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa"> 5438</a></span><span class="preprocessor">#define SDIO_STA_TXUNDERR              SDIO_STA_TXUNDERR_Msk                   </span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span><span class="preprocessor">#define SDIO_STA_RXOVERR_Pos           (5U)</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd1da9061309343205c1421250ec2ac"> 5440</a></span><span class="preprocessor">#define SDIO_STA_RXOVERR_Msk           (0x1UL &lt;&lt; SDIO_STA_RXOVERR_Pos)          </span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc"> 5441</a></span><span class="preprocessor">#define SDIO_STA_RXOVERR               SDIO_STA_RXOVERR_Msk                    </span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span><span class="preprocessor">#define SDIO_STA_CMDREND_Pos           (6U)</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab895524d8a5cbf1b1104abcdf013fe"> 5443</a></span><span class="preprocessor">#define SDIO_STA_CMDREND_Msk           (0x1UL &lt;&lt; SDIO_STA_CMDREND_Pos)          </span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6"> 5444</a></span><span class="preprocessor">#define SDIO_STA_CMDREND               SDIO_STA_CMDREND_Msk                    </span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span><span class="preprocessor">#define SDIO_STA_CMDSENT_Pos           (7U)</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff987cbe6f2afc731016591f7dca4f7"> 5446</a></span><span class="preprocessor">#define SDIO_STA_CMDSENT_Msk           (0x1UL &lt;&lt; SDIO_STA_CMDSENT_Pos)          </span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284"> 5447</a></span><span class="preprocessor">#define SDIO_STA_CMDSENT               SDIO_STA_CMDSENT_Msk                    </span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span><span class="preprocessor">#define SDIO_STA_DATAEND_Pos           (8U)</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39ffad41e1ac6eb225eb1f06f320a9c2"> 5449</a></span><span class="preprocessor">#define SDIO_STA_DATAEND_Msk           (0x1UL &lt;&lt; SDIO_STA_DATAEND_Pos)          </span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b"> 5450</a></span><span class="preprocessor">#define SDIO_STA_DATAEND               SDIO_STA_DATAEND_Msk                    </span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span><span class="preprocessor">#define SDIO_STA_STBITERR_Pos          (9U)</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c826404242f6e6ff56c3b6b3e42863a"> 5452</a></span><span class="preprocessor">#define SDIO_STA_STBITERR_Msk          (0x1UL &lt;&lt; SDIO_STA_STBITERR_Pos)         </span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4"> 5453</a></span><span class="preprocessor">#define SDIO_STA_STBITERR              SDIO_STA_STBITERR_Msk                   </span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span><span class="preprocessor">#define SDIO_STA_DBCKEND_Pos           (10U)</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9c1646ceeca1e8e93ca1f4bbb2fd12f"> 5455</a></span><span class="preprocessor">#define SDIO_STA_DBCKEND_Msk           (0x1UL &lt;&lt; SDIO_STA_DBCKEND_Pos)          </span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c"> 5456</a></span><span class="preprocessor">#define SDIO_STA_DBCKEND               SDIO_STA_DBCKEND_Msk                    </span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span><span class="preprocessor">#define SDIO_STA_CMDACT_Pos            (11U)</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c9c8a3be5f8615d36927da8c7152c2"> 5458</a></span><span class="preprocessor">#define SDIO_STA_CMDACT_Msk            (0x1UL &lt;&lt; SDIO_STA_CMDACT_Pos)           </span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc"> 5459</a></span><span class="preprocessor">#define SDIO_STA_CMDACT                SDIO_STA_CMDACT_Msk                     </span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span><span class="preprocessor">#define SDIO_STA_TXACT_Pos             (12U)</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8013f5e0b7c82bd29351e0428af7240f"> 5461</a></span><span class="preprocessor">#define SDIO_STA_TXACT_Msk             (0x1UL &lt;&lt; SDIO_STA_TXACT_Pos)            </span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784"> 5462</a></span><span class="preprocessor">#define SDIO_STA_TXACT                 SDIO_STA_TXACT_Msk                      </span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span><span class="preprocessor">#define SDIO_STA_RXACT_Pos             (13U)</span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6804febb98fae68a60c58b4c1e0935e3"> 5464</a></span><span class="preprocessor">#define SDIO_STA_RXACT_Msk             (0x1UL &lt;&lt; SDIO_STA_RXACT_Pos)            </span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796"> 5465</a></span><span class="preprocessor">#define SDIO_STA_RXACT                 SDIO_STA_RXACT_Msk                      </span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span><span class="preprocessor">#define SDIO_STA_TXFIFOHE_Pos          (14U)</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41135726ff869b6aa9a2f0ed1383ea53"> 5467</a></span><span class="preprocessor">#define SDIO_STA_TXFIFOHE_Msk          (0x1UL &lt;&lt; SDIO_STA_TXFIFOHE_Pos)         </span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd"> 5468</a></span><span class="preprocessor">#define SDIO_STA_TXFIFOHE              SDIO_STA_TXFIFOHE_Msk                   </span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><span class="preprocessor">#define SDIO_STA_RXFIFOHF_Pos          (15U)</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a590a016f50e757d6eb58248f9af026"> 5470</a></span><span class="preprocessor">#define SDIO_STA_RXFIFOHF_Msk          (0x1UL &lt;&lt; SDIO_STA_RXFIFOHF_Pos)         </span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d"> 5471</a></span><span class="preprocessor">#define SDIO_STA_RXFIFOHF              SDIO_STA_RXFIFOHF_Msk                   </span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span><span class="preprocessor">#define SDIO_STA_TXFIFOF_Pos           (16U)</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d17bbac6dd7388ed367c5ccfa5be1c"> 5473</a></span><span class="preprocessor">#define SDIO_STA_TXFIFOF_Msk           (0x1UL &lt;&lt; SDIO_STA_TXFIFOF_Pos)          </span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05"> 5474</a></span><span class="preprocessor">#define SDIO_STA_TXFIFOF               SDIO_STA_TXFIFOF_Msk                    </span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span><span class="preprocessor">#define SDIO_STA_RXFIFOF_Pos           (17U)</span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af9ed233f8115b8d3123bb274d197ec"> 5476</a></span><span class="preprocessor">#define SDIO_STA_RXFIFOF_Msk           (0x1UL &lt;&lt; SDIO_STA_RXFIFOF_Pos)          </span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446"> 5477</a></span><span class="preprocessor">#define SDIO_STA_RXFIFOF               SDIO_STA_RXFIFOF_Msk                    </span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span><span class="preprocessor">#define SDIO_STA_TXFIFOE_Pos           (18U)</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae851570f79529e3027cd6ae80b9a19"> 5479</a></span><span class="preprocessor">#define SDIO_STA_TXFIFOE_Msk           (0x1UL &lt;&lt; SDIO_STA_TXFIFOE_Pos)          </span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86"> 5480</a></span><span class="preprocessor">#define SDIO_STA_TXFIFOE               SDIO_STA_TXFIFOE_Msk                    </span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span><span class="preprocessor">#define SDIO_STA_RXFIFOE_Pos           (19U)</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68af59ab8a514fc2ec9735db58bc4bf"> 5482</a></span><span class="preprocessor">#define SDIO_STA_RXFIFOE_Msk           (0x1UL &lt;&lt; SDIO_STA_RXFIFOE_Pos)          </span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464"> 5483</a></span><span class="preprocessor">#define SDIO_STA_RXFIFOE               SDIO_STA_RXFIFOE_Msk                    </span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span><span class="preprocessor">#define SDIO_STA_TXDAVL_Pos            (20U)</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ce2c8660375bdf8f10e49af1966f64f"> 5485</a></span><span class="preprocessor">#define SDIO_STA_TXDAVL_Msk            (0x1UL &lt;&lt; SDIO_STA_TXDAVL_Pos)           </span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517"> 5486</a></span><span class="preprocessor">#define SDIO_STA_TXDAVL                SDIO_STA_TXDAVL_Msk                     </span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span><span class="preprocessor">#define SDIO_STA_RXDAVL_Pos            (21U)</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c400c578bed5233c91c6e9570a651d"> 5488</a></span><span class="preprocessor">#define SDIO_STA_RXDAVL_Msk            (0x1UL &lt;&lt; SDIO_STA_RXDAVL_Pos)           </span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803"> 5489</a></span><span class="preprocessor">#define SDIO_STA_RXDAVL                SDIO_STA_RXDAVL_Msk                     </span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span><span class="preprocessor">#define SDIO_STA_SDIOIT_Pos            (22U)</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20bfd0933cc814ac479a82f720ab423"> 5491</a></span><span class="preprocessor">#define SDIO_STA_SDIOIT_Msk            (0x1UL &lt;&lt; SDIO_STA_SDIOIT_Pos)           </span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc"> 5492</a></span><span class="preprocessor">#define SDIO_STA_SDIOIT                SDIO_STA_SDIOIT_Msk                     </span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span><span class="preprocessor">#define SDIO_STA_CEATAEND_Pos          (23U)</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51fdc310e3b16750da76a9d850278a3"> 5494</a></span><span class="preprocessor">#define SDIO_STA_CEATAEND_Msk          (0x1UL &lt;&lt; SDIO_STA_CEATAEND_Pos)         </span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c"> 5495</a></span><span class="preprocessor">#define SDIO_STA_CEATAEND              SDIO_STA_CEATAEND_Msk                   </span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span><span class="preprocessor">#define SDIO_ICR_CCRCFAILC_Pos         (0U)</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9217341f3df0a8ff9f874c86a12ce2b"> 5499</a></span><span class="preprocessor">#define SDIO_ICR_CCRCFAILC_Msk         (0x1UL &lt;&lt; SDIO_ICR_CCRCFAILC_Pos)        </span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43"> 5500</a></span><span class="preprocessor">#define SDIO_ICR_CCRCFAILC             SDIO_ICR_CCRCFAILC_Msk                  </span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="preprocessor">#define SDIO_ICR_DCRCFAILC_Pos         (1U)</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1da8c0983fb1afa1403cbb59e453ad8"> 5502</a></span><span class="preprocessor">#define SDIO_ICR_DCRCFAILC_Msk         (0x1UL &lt;&lt; SDIO_ICR_DCRCFAILC_Pos)        </span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0"> 5503</a></span><span class="preprocessor">#define SDIO_ICR_DCRCFAILC             SDIO_ICR_DCRCFAILC_Msk                  </span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span><span class="preprocessor">#define SDIO_ICR_CTIMEOUTC_Pos         (2U)</span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e808d2c69f391700674c1a5e438b453"> 5505</a></span><span class="preprocessor">#define SDIO_ICR_CTIMEOUTC_Msk         (0x1UL &lt;&lt; SDIO_ICR_CTIMEOUTC_Pos)        </span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297"> 5506</a></span><span class="preprocessor">#define SDIO_ICR_CTIMEOUTC             SDIO_ICR_CTIMEOUTC_Msk                  </span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span><span class="preprocessor">#define SDIO_ICR_DTIMEOUTC_Pos         (3U)</span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca4ee048763e8a5a9205b8e3238ac2d"> 5508</a></span><span class="preprocessor">#define SDIO_ICR_DTIMEOUTC_Msk         (0x1UL &lt;&lt; SDIO_ICR_DTIMEOUTC_Pos)        </span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b"> 5509</a></span><span class="preprocessor">#define SDIO_ICR_DTIMEOUTC             SDIO_ICR_DTIMEOUTC_Msk                  </span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span><span class="preprocessor">#define SDIO_ICR_TXUNDERRC_Pos         (4U)</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a396bca8fa34f0e4d8387b814b9832"> 5511</a></span><span class="preprocessor">#define SDIO_ICR_TXUNDERRC_Msk         (0x1UL &lt;&lt; SDIO_ICR_TXUNDERRC_Pos)        </span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8"> 5512</a></span><span class="preprocessor">#define SDIO_ICR_TXUNDERRC             SDIO_ICR_TXUNDERRC_Msk                  </span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span><span class="preprocessor">#define SDIO_ICR_RXOVERRC_Pos          (5U)</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafab6dbc8ca0e4e78139131e59683aad7"> 5514</a></span><span class="preprocessor">#define SDIO_ICR_RXOVERRC_Msk          (0x1UL &lt;&lt; SDIO_ICR_RXOVERRC_Pos)         </span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e"> 5515</a></span><span class="preprocessor">#define SDIO_ICR_RXOVERRC              SDIO_ICR_RXOVERRC_Msk                   </span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span><span class="preprocessor">#define SDIO_ICR_CMDRENDC_Pos          (6U)</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338691a5f364aa9d5c2e31741bf5e520"> 5517</a></span><span class="preprocessor">#define SDIO_ICR_CMDRENDC_Msk          (0x1UL &lt;&lt; SDIO_ICR_CMDRENDC_Pos)         </span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f"> 5518</a></span><span class="preprocessor">#define SDIO_ICR_CMDRENDC              SDIO_ICR_CMDRENDC_Msk                   </span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span><span class="preprocessor">#define SDIO_ICR_CMDSENTC_Pos          (7U)</span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f77128e853dcdb4202ef930d242cc80"> 5520</a></span><span class="preprocessor">#define SDIO_ICR_CMDSENTC_Msk          (0x1UL &lt;&lt; SDIO_ICR_CMDSENTC_Pos)         </span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196"> 5521</a></span><span class="preprocessor">#define SDIO_ICR_CMDSENTC              SDIO_ICR_CMDSENTC_Msk                   </span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span><span class="preprocessor">#define SDIO_ICR_DATAENDC_Pos          (8U)</span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3222f8b80e53b265fca0c903baaf3f"> 5523</a></span><span class="preprocessor">#define SDIO_ICR_DATAENDC_Msk          (0x1UL &lt;&lt; SDIO_ICR_DATAENDC_Pos)         </span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e"> 5524</a></span><span class="preprocessor">#define SDIO_ICR_DATAENDC              SDIO_ICR_DATAENDC_Msk                   </span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span><span class="preprocessor">#define SDIO_ICR_STBITERRC_Pos         (9U)</span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd50f6a808007427eec1f2c823e78c5"> 5526</a></span><span class="preprocessor">#define SDIO_ICR_STBITERRC_Msk         (0x1UL &lt;&lt; SDIO_ICR_STBITERRC_Pos)        </span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c"> 5527</a></span><span class="preprocessor">#define SDIO_ICR_STBITERRC             SDIO_ICR_STBITERRC_Msk                  </span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="preprocessor">#define SDIO_ICR_DBCKENDC_Pos          (10U)</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f2c2204f0e3ea155189811ce855802"> 5529</a></span><span class="preprocessor">#define SDIO_ICR_DBCKENDC_Msk          (0x1UL &lt;&lt; SDIO_ICR_DBCKENDC_Pos)         </span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b"> 5530</a></span><span class="preprocessor">#define SDIO_ICR_DBCKENDC              SDIO_ICR_DBCKENDC_Msk                   </span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span><span class="preprocessor">#define SDIO_ICR_SDIOITC_Pos           (22U)</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6439a7e034a5af888f93c0e393119573"> 5532</a></span><span class="preprocessor">#define SDIO_ICR_SDIOITC_Msk           (0x1UL &lt;&lt; SDIO_ICR_SDIOITC_Pos)          </span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761"> 5533</a></span><span class="preprocessor">#define SDIO_ICR_SDIOITC               SDIO_ICR_SDIOITC_Msk                    </span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span><span class="preprocessor">#define SDIO_ICR_CEATAENDC_Pos         (23U)</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b6347d4f3229d35547e5ce5a27f481"> 5535</a></span><span class="preprocessor">#define SDIO_ICR_CEATAENDC_Msk         (0x1UL &lt;&lt; SDIO_ICR_CEATAENDC_Pos)        </span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34"> 5536</a></span><span class="preprocessor">#define SDIO_ICR_CEATAENDC             SDIO_ICR_CEATAENDC_Msk                  </span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span><span class="preprocessor">#define SDIO_MASK_CCRCFAILIE_Pos       (0U)</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74c97fa260e2834d977ab7537bdd4ef"> 5540</a></span><span class="preprocessor">#define SDIO_MASK_CCRCFAILIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_CCRCFAILIE_Pos)      </span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3"> 5541</a></span><span class="preprocessor">#define SDIO_MASK_CCRCFAILIE           SDIO_MASK_CCRCFAILIE_Msk                </span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"> 5542</span><span class="preprocessor">#define SDIO_MASK_DCRCFAILIE_Pos       (1U)</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0eb870977ae895b80ac57187a1d112"> 5543</a></span><span class="preprocessor">#define SDIO_MASK_DCRCFAILIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_DCRCFAILIE_Pos)      </span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09"> 5544</a></span><span class="preprocessor">#define SDIO_MASK_DCRCFAILIE           SDIO_MASK_DCRCFAILIE_Msk                </span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span><span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE_Pos       (2U)</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b92fda0043d94bfef382fb74bf588b"> 5546</a></span><span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_CTIMEOUTIE_Pos)      </span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014"> 5547</a></span><span class="preprocessor">#define SDIO_MASK_CTIMEOUTIE           SDIO_MASK_CTIMEOUTIE_Msk                </span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span><span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE_Pos       (3U)</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc92448e7adf15a3410f4c0a4c760eeb"> 5549</a></span><span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_DTIMEOUTIE_Pos)      </span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b"> 5550</a></span><span class="preprocessor">#define SDIO_MASK_DTIMEOUTIE           SDIO_MASK_DTIMEOUTIE_Msk                </span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span><span class="preprocessor">#define SDIO_MASK_TXUNDERRIE_Pos       (4U)</span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245c0ebe407cfe97f42c98563070a7ef"> 5552</a></span><span class="preprocessor">#define SDIO_MASK_TXUNDERRIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_TXUNDERRIE_Pos)      </span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d"> 5553</a></span><span class="preprocessor">#define SDIO_MASK_TXUNDERRIE           SDIO_MASK_TXUNDERRIE_Msk                </span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span><span class="preprocessor">#define SDIO_MASK_RXOVERRIE_Pos        (5U)</span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0b758cbc6aed0e4a7633e451b55303"> 5555</a></span><span class="preprocessor">#define SDIO_MASK_RXOVERRIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_RXOVERRIE_Pos)       </span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4"> 5556</a></span><span class="preprocessor">#define SDIO_MASK_RXOVERRIE            SDIO_MASK_RXOVERRIE_Msk                 </span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span><span class="preprocessor">#define SDIO_MASK_CMDRENDIE_Pos        (6U)</span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74564e18483f0efdea46c242d9c3b3a5"> 5558</a></span><span class="preprocessor">#define SDIO_MASK_CMDRENDIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_CMDRENDIE_Pos)       </span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1"> 5559</a></span><span class="preprocessor">#define SDIO_MASK_CMDRENDIE            SDIO_MASK_CMDRENDIE_Msk                 </span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span><span class="preprocessor">#define SDIO_MASK_CMDSENTIE_Pos        (7U)</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbd551da11e6e93c52b6727075baf9f"> 5561</a></span><span class="preprocessor">#define SDIO_MASK_CMDSENTIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_CMDSENTIE_Pos)       </span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff"> 5562</a></span><span class="preprocessor">#define SDIO_MASK_CMDSENTIE            SDIO_MASK_CMDSENTIE_Msk                 </span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span><span class="preprocessor">#define SDIO_MASK_DATAENDIE_Pos        (8U)</span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28535e2fb4bbf3caf2764a47535e837f"> 5564</a></span><span class="preprocessor">#define SDIO_MASK_DATAENDIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_DATAENDIE_Pos)       </span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466"> 5565</a></span><span class="preprocessor">#define SDIO_MASK_DATAENDIE            SDIO_MASK_DATAENDIE_Msk                 </span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span><span class="preprocessor">#define SDIO_MASK_STBITERRIE_Pos       (9U)</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0192872018530a05a2cec00d61a6a39"> 5567</a></span><span class="preprocessor">#define SDIO_MASK_STBITERRIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_STBITERRIE_Pos)      </span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f"> 5568</a></span><span class="preprocessor">#define SDIO_MASK_STBITERRIE           SDIO_MASK_STBITERRIE_Msk                </span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span><span class="preprocessor">#define SDIO_MASK_DBCKENDIE_Pos        (10U)</span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd5167ec8f17f72e3d604c3f628bd06"> 5570</a></span><span class="preprocessor">#define SDIO_MASK_DBCKENDIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_DBCKENDIE_Pos)       </span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00"> 5571</a></span><span class="preprocessor">#define SDIO_MASK_DBCKENDIE            SDIO_MASK_DBCKENDIE_Msk                 </span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span><span class="preprocessor">#define SDIO_MASK_CMDACTIE_Pos         (11U)</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44d7772868e54b7a90f90a4a52520ec"> 5573</a></span><span class="preprocessor">#define SDIO_MASK_CMDACTIE_Msk         (0x1UL &lt;&lt; SDIO_MASK_CMDACTIE_Pos)        </span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88"> 5574</a></span><span class="preprocessor">#define SDIO_MASK_CMDACTIE             SDIO_MASK_CMDACTIE_Msk                  </span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"> 5575</span><span class="preprocessor">#define SDIO_MASK_TXACTIE_Pos          (12U)</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3bc5a7e08f3f427ccd7769c67233e5d"> 5576</a></span><span class="preprocessor">#define SDIO_MASK_TXACTIE_Msk          (0x1UL &lt;&lt; SDIO_MASK_TXACTIE_Pos)         </span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0"> 5577</a></span><span class="preprocessor">#define SDIO_MASK_TXACTIE              SDIO_MASK_TXACTIE_Msk                   </span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"> 5578</span><span class="preprocessor">#define SDIO_MASK_RXACTIE_Pos          (13U)</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70e765da34a593f616c4435093d0a1d8"> 5579</a></span><span class="preprocessor">#define SDIO_MASK_RXACTIE_Msk          (0x1UL &lt;&lt; SDIO_MASK_RXACTIE_Pos)         </span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae"> 5580</a></span><span class="preprocessor">#define SDIO_MASK_RXACTIE              SDIO_MASK_RXACTIE_Msk                   </span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span><span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE_Pos       (14U)</span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0538971e372ab926c3a9f935b2502"> 5582</a></span><span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_TXFIFOHEIE_Pos)      </span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7"> 5583</a></span><span class="preprocessor">#define SDIO_MASK_TXFIFOHEIE           SDIO_MASK_TXFIFOHEIE_Msk                </span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span><span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE_Pos       (15U)</span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4590335a3dcdb764c68d8f31bc58d2ba"> 5585</a></span><span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_RXFIFOHFIE_Pos)      </span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102"> 5586</a></span><span class="preprocessor">#define SDIO_MASK_RXFIFOHFIE           SDIO_MASK_RXFIFOHFIE_Msk                </span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span><span class="preprocessor">#define SDIO_MASK_TXFIFOFIE_Pos        (16U)</span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60848e2a91f045224142d4a9ba87baf"> 5588</a></span><span class="preprocessor">#define SDIO_MASK_TXFIFOFIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_TXFIFOFIE_Pos)       </span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172"> 5589</a></span><span class="preprocessor">#define SDIO_MASK_TXFIFOFIE            SDIO_MASK_TXFIFOFIE_Msk                 </span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span><span class="preprocessor">#define SDIO_MASK_RXFIFOFIE_Pos        (17U)</span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4550fadc2377f998ad61c94f37047e41"> 5591</a></span><span class="preprocessor">#define SDIO_MASK_RXFIFOFIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_RXFIFOFIE_Pos)       </span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb"> 5592</a></span><span class="preprocessor">#define SDIO_MASK_RXFIFOFIE            SDIO_MASK_RXFIFOFIE_Msk                 </span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span><span class="preprocessor">#define SDIO_MASK_TXFIFOEIE_Pos        (18U)</span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05690f47ab17f3296f9e7c1f775546f1"> 5594</a></span><span class="preprocessor">#define SDIO_MASK_TXFIFOEIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_TXFIFOEIE_Pos)       </span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372"> 5595</a></span><span class="preprocessor">#define SDIO_MASK_TXFIFOEIE            SDIO_MASK_TXFIFOEIE_Msk                 </span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span><span class="preprocessor">#define SDIO_MASK_RXFIFOEIE_Pos        (19U)</span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga432a6fa01c2c45135e5d7c43fef9f21b"> 5597</a></span><span class="preprocessor">#define SDIO_MASK_RXFIFOEIE_Msk        (0x1UL &lt;&lt; SDIO_MASK_RXFIFOEIE_Pos)       </span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412"> 5598</a></span><span class="preprocessor">#define SDIO_MASK_RXFIFOEIE            SDIO_MASK_RXFIFOEIE_Msk                 </span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span><span class="preprocessor">#define SDIO_MASK_TXDAVLIE_Pos         (20U)</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e2a9aae5673ab117a1e33c2af0d801"> 5600</a></span><span class="preprocessor">#define SDIO_MASK_TXDAVLIE_Msk         (0x1UL &lt;&lt; SDIO_MASK_TXDAVLIE_Pos)        </span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da"> 5601</a></span><span class="preprocessor">#define SDIO_MASK_TXDAVLIE             SDIO_MASK_TXDAVLIE_Msk                  </span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span><span class="preprocessor">#define SDIO_MASK_RXDAVLIE_Pos         (21U)</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20d7d199042e90d08b1542fbf551d756"> 5603</a></span><span class="preprocessor">#define SDIO_MASK_RXDAVLIE_Msk         (0x1UL &lt;&lt; SDIO_MASK_RXDAVLIE_Pos)        </span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696"> 5604</a></span><span class="preprocessor">#define SDIO_MASK_RXDAVLIE             SDIO_MASK_RXDAVLIE_Msk                  </span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span><span class="preprocessor">#define SDIO_MASK_SDIOITIE_Pos         (22U)</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53292cf69bf87c65f8b41970b06c4fd"> 5606</a></span><span class="preprocessor">#define SDIO_MASK_SDIOITIE_Msk         (0x1UL &lt;&lt; SDIO_MASK_SDIOITIE_Pos)        </span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138"> 5607</a></span><span class="preprocessor">#define SDIO_MASK_SDIOITIE             SDIO_MASK_SDIOITIE_Msk                  </span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span><span class="preprocessor">#define SDIO_MASK_CEATAENDIE_Pos       (23U)</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7131c534b24505a7ec74cfbcd2d2fbca"> 5609</a></span><span class="preprocessor">#define SDIO_MASK_CEATAENDIE_Msk       (0x1UL &lt;&lt; SDIO_MASK_CEATAENDIE_Pos)      </span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749"> 5610</a></span><span class="preprocessor">#define SDIO_MASK_CEATAENDIE           SDIO_MASK_CEATAENDIE_Msk                </span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span><span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT_Pos     (0U)</span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6da07732f3b3e77ffabfed13a613ea"> 5614</a></span><span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT_Msk     (0xFFFFFFUL &lt;&lt; SDIO_FIFOCNT_FIFOCOUNT_Pos) </span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2"> 5615</a></span><span class="preprocessor">#define SDIO_FIFOCNT_FIFOCOUNT         SDIO_FIFOCNT_FIFOCOUNT_Msk              </span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span><span class="preprocessor">#define SDIO_FIFO_FIFODATA_Pos         (0U)</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2000ca9b6103ee2ad7588b34283cfff"> 5619</a></span><span class="preprocessor">#define SDIO_FIFO_FIFODATA_Msk         (0xFFFFFFFFUL &lt;&lt; SDIO_FIFO_FIFODATA_Pos) </span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25"> 5620</a></span><span class="preprocessor">#define SDIO_FIFO_FIFODATA             SDIO_FIFO_FIFODATA_Msk                  </span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span><span class="comment">/*                        Serial Peripheral Interface                         */</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf384b964839c07357ce8503464436ed"> 5627</a></span><span class="preprocessor">#define SPI_I2S_FULLDUPLEX_SUPPORT                                             </span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span><span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 5631</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)                 </span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 5632</a></span><span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span><span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 5634</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)                 </span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 5635</a></span><span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 5637</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)                 </span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 5638</a></span><span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"> 5640</span><span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)</span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 5641</a></span><span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 5642</a></span><span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 5643</a></span><span class="preprocessor">#define SPI_CR1_BR_0                (0x1UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 5644</a></span><span class="preprocessor">#define SPI_CR1_BR_1                (0x2UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 5645</a></span><span class="preprocessor">#define SPI_CR1_BR_2                (0x4UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 5648</a></span><span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)                  </span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 5649</a></span><span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 5651</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)             </span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 5652</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span><span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 5654</a></span><span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)                  </span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 5655</a></span><span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span><span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 5657</a></span><span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)                  </span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 5658</a></span><span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span><span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 5660</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)               </span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 5661</a></span><span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span><span class="preprocessor">#define SPI_CR1_DFF_Pos             (11U)</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46"> 5663</a></span><span class="preprocessor">#define SPI_CR1_DFF_Msk             (0x1UL &lt;&lt; SPI_CR1_DFF_Pos)                  </span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 5664</a></span><span class="preprocessor">#define SPI_CR1_DFF                 SPI_CR1_DFF_Msk                            </span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)</span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 5666</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)              </span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 5667</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span><span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 5669</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)                </span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 5670</a></span><span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span><span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 5672</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)               </span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 5673</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 5675</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)             </span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 5676</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 5680</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)              </span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 5681</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)</span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 5683</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)              </span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 5684</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"> 5685</span><span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 5686</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)                 </span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 5687</a></span><span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span><span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 5689</a></span><span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1UL &lt;&lt; SPI_CR2_FRF_Pos)                  </span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 5690</a></span><span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span><span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 5692</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)                </span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 5693</a></span><span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"> 5694</span><span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 5695</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)               </span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 5696</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span><span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 5698</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)                </span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 5699</a></span><span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span><span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 5703</a></span><span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)                  </span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 5704</a></span><span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span><span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 5706</a></span><span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1UL &lt;&lt; SPI_SR_TXE_Pos)                   </span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 5707</a></span><span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 5709</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)                </span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 5710</a></span><span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span><span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 5712</a></span><span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1UL &lt;&lt; SPI_SR_UDR_Pos)                   </span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 5713</a></span><span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span><span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)</span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 5715</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)                </span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 5716</a></span><span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span><span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 5718</a></span><span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1UL &lt;&lt; SPI_SR_MODF_Pos)                  </span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 5719</a></span><span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span><span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 5721</a></span><span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1UL &lt;&lt; SPI_SR_OVR_Pos)                   </span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 5722</a></span><span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span><span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 5724</a></span><span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1UL &lt;&lt; SPI_SR_BSY_Pos)                   </span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 5725</a></span><span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span><span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 5727</a></span><span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1UL &lt;&lt; SPI_SR_FRE_Pos)                   </span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 5728</a></span><span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span><span class="preprocessor">#define SPI_DR_DR_Pos               (0U)</span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966"> 5732</a></span><span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)                 </span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 5733</a></span><span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"> 5735</span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)</span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056"> 5737</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)         </span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 5738</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 5742</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)          </span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 5743</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"> 5745</span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 5747</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)          </span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 5748</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 5752</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)            </span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 5753</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169"> 5756</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 5757</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 5758</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 5759</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 5762</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 5763</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 5766</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 5767</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 5768</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 5769</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)</span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 5772</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)          </span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 5773</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 5776</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 5777</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 5778</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 5779</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)</span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 5782</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SE_Pos)             </span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 5783</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"> 5784</span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 5785</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)           </span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 5786</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"> 5788</span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 5790</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL &lt;&lt; SPI_I2SPR_I2SDIV_Pos)            </span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 5791</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span><span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 5793</a></span><span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1UL &lt;&lt; SPI_I2SPR_ODD_Pos)                </span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 5794</a></span><span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 5796</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1UL &lt;&lt; SPI_I2SPR_MCKOE_Pos)              </span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 5797</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span><span class="comment">/*                                 SYSCFG                                     */</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span><span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Pos           (0U)</span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d"> 5806</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Msk           (0x3UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258"> 5807</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE               SYSCFG_MEMRMP_MEM_MODE_Msk        </span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b"> 5808</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0             (0x1UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be"> 5809</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1             (0x2UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"> 5810</span><span class="comment">/******************  Bit definition for SYSCFG_PMC register  ******************/</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span><span class="preprocessor">#define SYSCFG_PMC_ADC1DC2_Pos               (16U)</span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda66074fdac84d2d88a486050891910"> 5812</a></span><span class="preprocessor">#define SYSCFG_PMC_ADC1DC2_Msk               (0x1UL &lt;&lt; SYSCFG_PMC_ADC1DC2_Pos)  </span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d0997434d521e50c9e7339d268482e"> 5813</a></span><span class="preprocessor">#define SYSCFG_PMC_ADC1DC2                   SYSCFG_PMC_ADC1DC2_Msk            </span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos             (0U)</span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 5817</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 5818</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                 SYSCFG_EXTICR1_EXTI0_Msk          </span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos             (4U)</span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 5820</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 5821</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                 SYSCFG_EXTICR1_EXTI1_Msk          </span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos             (8U)</span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545"> 5823</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 5824</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                 SYSCFG_EXTICR1_EXTI2_Msk          </span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos             (12U)</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf"> 5826</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 5827</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                 SYSCFG_EXTICR1_EXTI3_Msk          </span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 5831</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA              0x0000U                           </span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 5832</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB              0x0001U                           </span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 5833</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC              0x0002U                           </span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 5834</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD              0x0003U                           </span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 5835</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE              0x0004U                           </span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f"> 5836</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH              0x0007U                           </span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 5841</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA              0x0000U                           </span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 5842</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB              0x0010U                           </span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 5843</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC              0x0020U                           </span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 5844</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD              0x0030U                           </span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6"> 5845</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE              0x0040U                           </span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d"> 5846</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH              0x0070U                           </span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 5851</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA              0x0000U                           </span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 5852</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB              0x0100U                           </span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 5853</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC              0x0200U                           </span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 5854</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD              0x0300U                           </span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618"> 5855</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE              0x0400U                           </span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5"> 5856</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH              0x0700U                           </span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 5861</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA              0x0000U                           </span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 5862</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB              0x1000U                           </span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 5863</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC              0x2000U                           </span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202"> 5864</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD              0x3000U                           </span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda"> 5865</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE              0x4000U                           </span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94"> 5866</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PH              0x7000U                           </span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos             (0U)</span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 5870</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 5871</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                 SYSCFG_EXTICR2_EXTI4_Msk          </span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos             (4U)</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656"> 5873</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 5874</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                 SYSCFG_EXTICR2_EXTI5_Msk          </span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos             (8U)</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 5876</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 5877</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                 SYSCFG_EXTICR2_EXTI6_Msk          </span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos             (12U)</span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e"> 5879</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 5880</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                 SYSCFG_EXTICR2_EXTI7_Msk          </span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 5885</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA              0x0000U                           </span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 5886</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB              0x0001U                           </span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 5887</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC              0x0002U                           </span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 5888</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD              0x0003U                           </span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b"> 5889</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE              0x0004U                           </span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0"> 5890</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PH              0x0007U                           </span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 5895</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA              0x0000U                           </span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 5896</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB              0x0010U                           </span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 5897</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC              0x0020U                           </span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 5898</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD              0x0030U                           </span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e"> 5899</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE              0x0040U                           </span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9"> 5900</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PH              0x0070U                           </span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 5905</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA              0x0000U                           </span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 5906</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB              0x0100U                           </span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 5907</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC              0x0200U                           </span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 5908</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD              0x0300U                           </span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3"> 5909</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE              0x0400U                           </span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63"> 5910</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PH              0x0700U                           </span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 5915</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA              0x0000U                           </span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 5916</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB              0x1000U                           </span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 5917</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC              0x2000U                           </span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 5918</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD              0x3000U                           </span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4"> 5919</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE              0x4000U                           </span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99"> 5920</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PH              0x7000U                           </span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos             (0U)</span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673"> 5924</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 5925</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                 SYSCFG_EXTICR3_EXTI8_Msk          </span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos             (4U)</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 5927</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 5928</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                 SYSCFG_EXTICR3_EXTI9_Msk          </span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"> 5929</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos            (8U)</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4"> 5930</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 5931</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                SYSCFG_EXTICR3_EXTI10_Msk         </span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"> 5932</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos            (12U)</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842"> 5933</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 5934</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                SYSCFG_EXTICR3_EXTI11_Msk         </span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 5939</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA              0x0000U                           </span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 5940</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB              0x0001U                           </span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 5941</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC              0x0002U                           </span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3"> 5942</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD              0x0003U                           </span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d"> 5943</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE              0x0004U                           </span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"> 5944</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PH              0x0007U                           </span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 5949</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA              0x0000U                           </span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 5950</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB              0x0010U                           </span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 5951</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC              0x0020U                           </span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 5952</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD              0x0030U                           </span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6"> 5953</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE              0x0040U                           </span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2"> 5954</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH              0x0070U                           </span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 5959</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA             0x0000U                           </span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 5960</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB             0x0100U                           </span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 5961</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC             0x0200U                           </span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 5962</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD             0x0300U                           </span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9"> 5963</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE             0x0400U                           </span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255"> 5964</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH             0x0700U                           </span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 5969</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA             0x0000U                           </span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 5970</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB             0x1000U                           </span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 5971</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC             0x2000U                           </span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d"> 5972</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD             0x3000U                           </span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412"> 5973</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE             0x4000U                           </span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf"> 5974</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PH             0x7000U                           </span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos            (0U)</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 5978</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 5979</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                SYSCFG_EXTICR4_EXTI12_Msk         </span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos            (4U)</span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656"> 5981</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 5982</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                SYSCFG_EXTICR4_EXTI13_Msk         </span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos            (8U)</span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 5984</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 5985</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                SYSCFG_EXTICR4_EXTI14_Msk         </span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos            (12U)</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"> 5987</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 5988</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                SYSCFG_EXTICR4_EXTI15_Msk         </span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 5993</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA             0x0000U                           </span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 5994</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB             0x0001U                           </span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 5995</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC             0x0002U                           </span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 5996</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD             0x0003U                           </span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e"> 5997</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE             0x0004U                           </span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7baa5b844b78d3e05326607b2910a6"> 5998</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PH             0x0007U                           </span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 6003</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA             0x0000U                           </span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 6004</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB             0x0010U                           </span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 6005</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC             0x0020U                           </span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 6006</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD             0x0030U                           </span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da"> 6007</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE             0x0040U                           </span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61214ec3d87450f54b959aab49ea65b6"> 6008</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PH             0x0070U                           </span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 6013</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA             0x0000U                           </span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 6014</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB             0x0100U                           </span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 6015</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC             0x0200U                           </span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 6016</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD             0x0300U                           </span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf"> 6017</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE             0x0400U                           </span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b38f38fa3957c6bc45ef4282b58377"> 6018</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PH             0x0700U                           </span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 6023</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA             0x0000U                           </span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 6024</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB             0x1000U                           </span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 6025</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC             0x2000U                           </span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 6026</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD             0x3000U                           </span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944"> 6027</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE             0x4000U                           </span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701c1065ec215a34329017bae69046c3"> 6028</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PH             0x7000U                           </span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"> 6030</span><span class="comment">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span><span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD_Pos              (0U)</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff39240a251120eebbc18e4955be5db"> 6032</a></span><span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD_Msk              (0x1UL &lt;&lt; SYSCFG_CMPCR_CMP_PD_Pos) </span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806"> 6033</a></span><span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD                  SYSCFG_CMPCR_CMP_PD_Msk           </span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><span class="preprocessor">#define SYSCFG_CMPCR_READY_Pos               (8U)</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d9717bd2df4c0742d09a2db4caa1ea"> 6035</a></span><span class="preprocessor">#define SYSCFG_CMPCR_READY_Msk               (0x1UL &lt;&lt; SYSCFG_CMPCR_READY_Pos)  </span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215"> 6036</a></span><span class="preprocessor">#define SYSCFG_CMPCR_READY                   SYSCFG_CMPCR_READY_Msk            </span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span><span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"> 6041</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"> 6042</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span><span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span><span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)</span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 6045</a></span><span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)                    </span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 6046</a></span><span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span><span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 6048</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)                   </span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 6049</a></span><span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span><span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 6051</a></span><span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1UL &lt;&lt; TIM_CR1_URS_Pos)                    </span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 6052</a></span><span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span><span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)</span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 6054</a></span><span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)                    </span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 6055</a></span><span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span><span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)</span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 6057</a></span><span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)                    </span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 6058</a></span><span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span><span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 6061</a></span><span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 6062</a></span><span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 6063</a></span><span class="preprocessor">#define TIM_CR1_CMS_0             (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 6064</a></span><span class="preprocessor">#define TIM_CR1_CMS_1             (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span><span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)</span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 6067</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)                   </span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 6068</a></span><span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"> 6070</span><span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)</span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 6071</a></span><span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 6072</a></span><span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 6073</a></span><span class="preprocessor">#define TIM_CR1_CKD_0             (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 6074</a></span><span class="preprocessor">#define TIM_CR1_CKD_1             (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span><span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)</span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 6078</a></span><span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)                   </span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 6079</a></span><span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"> 6080</span><span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)</span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 6081</a></span><span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)                   </span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 6082</a></span><span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"> 6083</span><span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 6084</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)                   </span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 6085</a></span><span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span><span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 6088</a></span><span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 6089</a></span><span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 6090</a></span><span class="preprocessor">#define TIM_CR2_MMS_0             (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 6091</a></span><span class="preprocessor">#define TIM_CR2_MMS_1             (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 6092</a></span><span class="preprocessor">#define TIM_CR2_MMS_2             (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span><span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)</span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 6095</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)                   </span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 6096</a></span><span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span><span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)</span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1"> 6098</a></span><span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)                   </span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 6099</a></span><span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span><span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)</span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc"> 6101</a></span><span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)                  </span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 6102</a></span><span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"> 6103</span><span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446"> 6104</a></span><span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)                   </span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 6105</a></span><span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"> 6106</span><span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37"> 6107</a></span><span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)                  </span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 6108</a></span><span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span><span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)</span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a"> 6110</a></span><span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)                   </span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 6111</a></span><span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span><span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)</span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08"> 6113</a></span><span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)                  </span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 6114</a></span><span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span><span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48"> 6116</a></span><span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)                   </span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 6117</a></span><span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span><span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)</span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 6121</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x7UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 6122</a></span><span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 6123</a></span><span class="preprocessor">#define TIM_SMCR_SMS_0            (0x1UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 6124</a></span><span class="preprocessor">#define TIM_SMCR_SMS_1            (0x2UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 6125</a></span><span class="preprocessor">#define TIM_SMCR_SMS_2            (0x4UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"> 6127</span><span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)</span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 6128</a></span><span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 6129</a></span><span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 6130</a></span><span class="preprocessor">#define TIM_SMCR_TS_0             (0x1UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 6131</a></span><span class="preprocessor">#define TIM_SMCR_TS_1             (0x2UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 6132</a></span><span class="preprocessor">#define TIM_SMCR_TS_2             (0x4UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span><span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 6135</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)                   </span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 6136</a></span><span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"> 6138</span><span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 6139</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 6140</a></span><span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 6141</a></span><span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 6142</a></span><span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 6143</a></span><span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 6144</a></span><span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"> 6146</span><span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)</span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 6147</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 6148</a></span><span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 6149</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 6150</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span><span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)</span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 6153</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)                   </span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 6154</a></span><span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span><span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)</span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 6156</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)                   </span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 6157</a></span><span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"> 6159</span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"> 6160</span><span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)</span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 6161</a></span><span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)                   </span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 6162</a></span><span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span><span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 6164</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)                 </span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 6165</a></span><span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span><span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)</span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 6167</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)                 </span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 6168</a></span><span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"> 6169</span><span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)</span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 6170</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)                 </span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 6171</a></span><span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"> 6172</span><span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)</span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 6173</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)                 </span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 6174</a></span><span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span><span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)</span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f"> 6176</a></span><span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)                 </span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 6177</a></span><span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span><span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)</span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 6179</a></span><span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)                   </span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 6180</a></span><span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span><span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)</span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982"> 6182</a></span><span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)                   </span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 6183</a></span><span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span><span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)</span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 6185</a></span><span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)                   </span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 6186</a></span><span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span><span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)</span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 6188</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)                 </span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 6189</a></span><span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"> 6190</span><span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)</span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 6191</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)                 </span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 6192</a></span><span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"> 6193</span><span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 6194</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)                 </span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 6195</a></span><span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"> 6196</span><span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)</span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 6197</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)                 </span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 6198</a></span><span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span><span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)</span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6"> 6200</a></span><span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)                 </span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 6201</a></span><span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span><span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)</span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 6203</a></span><span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)                   </span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 6204</a></span><span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"> 6207</span><span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)</span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 6208</a></span><span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1UL &lt;&lt; TIM_SR_UIF_Pos)                     </span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 6209</a></span><span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"> 6210</span><span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)</span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 6211</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)                   </span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 6212</a></span><span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span><span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)</span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 6214</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)                   </span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 6215</a></span><span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"> 6216</span><span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)</span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 6217</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)                   </span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 6218</a></span><span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span><span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)</span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 6220</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)                   </span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 6221</a></span><span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"> 6222</span><span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)</span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337"> 6223</a></span><span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)                   </span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 6224</a></span><span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span><span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)</span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 6226</a></span><span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1UL &lt;&lt; TIM_SR_TIF_Pos)                     </span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 6227</a></span><span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span><span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)</span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826"> 6229</a></span><span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1UL &lt;&lt; TIM_SR_BIF_Pos)                     </span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 6230</a></span><span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"> 6231</span><span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)</span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 6232</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)                   </span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 6233</a></span><span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"> 6234</span><span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)</span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 6235</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)                   </span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 6236</a></span><span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"> 6237</span><span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)</span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 6238</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)                   </span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 6239</a></span><span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"> 6240</span><span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)</span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 6241</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)                   </span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 6242</a></span><span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"> 6244</span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"> 6245</span><span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 6246</a></span><span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1UL &lt;&lt; TIM_EGR_UG_Pos)                     </span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 6247</a></span><span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"> 6248</span><span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 6249</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)                   </span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 6250</a></span><span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"> 6251</span><span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 6252</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)                   </span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 6253</a></span><span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span><span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 6255</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)                   </span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 6256</a></span><span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span><span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)</span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 6258</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)                   </span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 6259</a></span><span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"> 6260</span><span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20"> 6261</a></span><span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)                   </span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 6262</a></span><span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"> 6263</span><span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)</span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 6264</a></span><span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1UL &lt;&lt; TIM_EGR_TG_Pos)                     </span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 6265</a></span><span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"> 6266</span><span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941"> 6267</a></span><span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1UL &lt;&lt; TIM_EGR_BG_Pos)                     </span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 6268</a></span><span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"> 6270</span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"> 6271</span><span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 6272</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 6273</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 6274</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 6275</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"> 6277</span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 6278</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)                </span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 6279</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"> 6280</span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)</span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02"> 6281</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)                </span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 6282</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span><span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)</span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 6285</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x7UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 6286</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 6287</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x1UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 6288</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x2UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 6289</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x4UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"> 6291</span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)</span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045"> 6292</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)                </span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 6293</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"> 6295</span><span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)</span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 6296</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 6297</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 6298</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 6299</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"> 6301</span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)</span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 6302</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)                </span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 6303</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395"> 6305</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)                </span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 6306</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span><span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)</span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 6309</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x7UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 6310</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 6311</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x1UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 6312</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x2UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 6313</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x4UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"> 6315</span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 6316</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)                </span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 6317</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span> </div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"> 6321</span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 6322</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 6323</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 6324</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 6325</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"> 6327</span><span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)</span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 6328</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 6329</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 6330</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 6331</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 6332</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 6333</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 6336</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 6337</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 6338</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 6339</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span><span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)</span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 6342</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 6343</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 6344</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 6345</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 6346</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 6347</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"> 6350</span><span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)</span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 6351</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 6352</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 6353</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 6354</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"> 6356</span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)</span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 6357</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)                </span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 6358</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 6360</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)                </span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 6361</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span><span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)</span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 6364</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x7UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 6365</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 6366</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x1UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 6367</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x2UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 6368</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x4UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942"> 6371</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)                </span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 6372</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span><span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)</span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 6375</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 6376</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 6377</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 6378</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"> 6380</span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 6381</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)                </span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 6382</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)</span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 6384</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)                </span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 6385</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span><span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)</span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 6388</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x7UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 6389</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 6390</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x1UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 6391</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x2UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 6392</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x4UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)</span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 6395</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)                </span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 6396</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"> 6399</span> </div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"> 6400</span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)</span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 6401</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 6402</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 6403</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 6404</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span><span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)</span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 6407</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 6408</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 6409</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 6410</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 6411</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 6412</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"> 6414</span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 6415</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 6416</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 6417</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 6418</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"> 6420</span><span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)</span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 6421</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 6422</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 6423</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 6424</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 6425</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 6426</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span><span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)</span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 6430</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)                  </span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 6431</a></span><span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"> 6432</span><span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)</span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 6433</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)                  </span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 6434</a></span><span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"> 6435</span><span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)</span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6"> 6436</a></span><span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)                 </span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 6437</a></span><span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span><span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 6439</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)                 </span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 6440</a></span><span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"> 6441</span><span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)</span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 6442</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)                  </span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 6443</a></span><span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"> 6444</span><span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)</span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 6445</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)                  </span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 6446</a></span><span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span><span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)</span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b"> 6448</a></span><span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)                 </span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 6449</a></span><span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span><span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 6451</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)                 </span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 6452</a></span><span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"> 6453</span><span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 6454</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)                  </span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 6455</a></span><span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"> 6456</span><span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)</span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 6457</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)                  </span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 6458</a></span><span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"> 6459</span><span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3"> 6460</a></span><span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)                 </span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 6461</a></span><span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"> 6462</span><span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)</span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 6463</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)                 </span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 6464</a></span><span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span><span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)</span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 6466</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)                  </span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 6467</a></span><span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span><span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)</span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 6469</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)                  </span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 6470</a></span><span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span><span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e"> 6472</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NP_Pos)                 </span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 6473</a></span><span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"> 6476</span><span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)</span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0"> 6477</a></span><span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)                 </span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 6478</a></span><span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                                  </span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span><span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df"> 6482</a></span><span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)                 </span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 6483</a></span><span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"> 6485</span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"> 6486</span><span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)</span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3"> 6487</a></span><span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)             </span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 6488</a></span><span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"> 6490</span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span><span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc"> 6492</a></span><span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFUL &lt;&lt; TIM_RCR_REP_Pos)                   </span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 6493</a></span><span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"> 6495</span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"> 6496</span><span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)</span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 6497</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)               </span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 6498</a></span><span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"> 6500</span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"> 6501</span><span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)</span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 6502</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)               </span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 6503</a></span><span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"> 6505</span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"> 6506</span><span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)</span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024"> 6507</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)               </span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 6508</a></span><span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span><span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f"> 6512</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)               </span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 6513</a></span><span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"> 6515</span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"> 6516</span><span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)</span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875"> 6517</a></span><span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 6518</a></span><span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 6519</a></span><span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 6520</a></span><span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 6521</a></span><span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 6522</a></span><span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 6523</a></span><span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 6524</a></span><span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 6525</a></span><span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 6526</a></span><span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"> 6528</span><span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)</span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82"> 6529</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 6530</a></span><span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 6531</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 6532</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"> 6534</span><span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)</span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420"> 6535</a></span><span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)                  </span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 6536</a></span><span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"> 6537</span><span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)</span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c"> 6538</a></span><span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)                  </span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 6539</a></span><span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span><span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)</span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415"> 6541</a></span><span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)                   </span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 6542</a></span><span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"> 6543</span><span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)</span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130"> 6544</a></span><span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)                   </span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 6545</a></span><span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span><span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)</span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda"> 6547</a></span><span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)                   </span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 6548</a></span><span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span><span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)</span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e"> 6550</a></span><span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)                   </span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 6551</a></span><span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"> 6553</span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"> 6554</span><span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)</span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 6555</a></span><span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 6556</a></span><span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 6557</a></span><span class="preprocessor">#define TIM_DCR_DBA_0             (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 6558</a></span><span class="preprocessor">#define TIM_DCR_DBA_1             (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 6559</a></span><span class="preprocessor">#define TIM_DCR_DBA_2             (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 6560</a></span><span class="preprocessor">#define TIM_DCR_DBA_3             (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 6561</a></span><span class="preprocessor">#define TIM_DCR_DBA_4             (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span><span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)</span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 6564</a></span><span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 6565</a></span><span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 6566</a></span><span class="preprocessor">#define TIM_DCR_DBL_0             (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 6567</a></span><span class="preprocessor">#define TIM_DCR_DBL_1             (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 6568</a></span><span class="preprocessor">#define TIM_DCR_DBL_2             (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 6569</a></span><span class="preprocessor">#define TIM_DCR_DBL_3             (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 6570</a></span><span class="preprocessor">#define TIM_DCR_DBL_4             (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"> 6573</span><span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)</span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 6574</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)               </span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 6575</a></span><span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span><span class="preprocessor">#define TIM_OR_TI1_RMP_Pos        (0U)</span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8ec8a0faf4bc51e04f909e3b13708e"> 6579</a></span><span class="preprocessor">#define TIM_OR_TI1_RMP_Msk        (0x3UL &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd0ec0e64e354c9670015c91aaf54c2e"> 6580</a></span><span class="preprocessor">#define TIM_OR_TI1_RMP            TIM_OR_TI1_RMP_Msk                           </span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59fa1246d851959d5231b5b0796fd3a5"> 6581</a></span><span class="preprocessor">#define TIM_OR_TI1_RMP_0          (0x1UL &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d9cdc55111a548e48df0819922852b"> 6582</a></span><span class="preprocessor">#define TIM_OR_TI1_RMP_1          (0x2UL &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span><span class="preprocessor">#define TIM_OR_TI4_RMP_Pos        (6U)</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef046d565911337566adcc67904847ea"> 6585</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP_Msk        (0x3UL &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20"> 6586</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP            TIM_OR_TI4_RMP_Msk                           </span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120"> 6587</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP_0          (0x1UL &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629"> 6588</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP_1          (0x2UL &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span><span class="preprocessor">#define TIM_OR_ITR1_RMP_Pos       (10U)</span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc0672804e61da192e6063e0bb82ed3"> 6590</a></span><span class="preprocessor">#define TIM_OR_ITR1_RMP_Msk       (0x3UL &lt;&lt; TIM_OR_ITR1_RMP_Pos)                </span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac"> 6591</a></span><span class="preprocessor">#define TIM_OR_ITR1_RMP           TIM_OR_ITR1_RMP_Msk                          </span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7141f22c81a83134d9bb35cdeca5549"> 6592</a></span><span class="preprocessor">#define TIM_OR_ITR1_RMP_0         (0x1UL &lt;&lt; TIM_OR_ITR1_RMP_Pos)                </span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0"> 6593</a></span><span class="preprocessor">#define TIM_OR_ITR1_RMP_1         (0x2UL &lt;&lt; TIM_OR_ITR1_RMP_Pos)                </span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"> 6596</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"> 6597</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"> 6598</span><span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"> 6599</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"> 6600</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"> 6601</span><span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"> 6602</span><span class="preprocessor">#define USART_SR_PE_Pos               (0U)</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a"> 6603</a></span><span class="preprocessor">#define USART_SR_PE_Msk               (0x1UL &lt;&lt; USART_SR_PE_Pos)                </span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14"> 6604</a></span><span class="preprocessor">#define USART_SR_PE                   USART_SR_PE_Msk                          </span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"> 6605</span><span class="preprocessor">#define USART_SR_FE_Pos               (1U)</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3"> 6606</a></span><span class="preprocessor">#define USART_SR_FE_Msk               (0x1UL &lt;&lt; USART_SR_FE_Pos)                </span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 6607</a></span><span class="preprocessor">#define USART_SR_FE                   USART_SR_FE_Msk                          </span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span><span class="preprocessor">#define USART_SR_NE_Pos               (2U)</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf"> 6609</a></span><span class="preprocessor">#define USART_SR_NE_Msk               (0x1UL &lt;&lt; USART_SR_NE_Pos)                </span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 6610</a></span><span class="preprocessor">#define USART_SR_NE                   USART_SR_NE_Msk                          </span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"> 6611</span><span class="preprocessor">#define USART_SR_ORE_Pos              (3U)</span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5"> 6612</a></span><span class="preprocessor">#define USART_SR_ORE_Msk              (0x1UL &lt;&lt; USART_SR_ORE_Pos)               </span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 6613</a></span><span class="preprocessor">#define USART_SR_ORE                  USART_SR_ORE_Msk                         </span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span><span class="preprocessor">#define USART_SR_IDLE_Pos             (4U)</span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497"> 6615</a></span><span class="preprocessor">#define USART_SR_IDLE_Msk             (0x1UL &lt;&lt; USART_SR_IDLE_Pos)              </span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 6616</a></span><span class="preprocessor">#define USART_SR_IDLE                 USART_SR_IDLE_Msk                        </span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"> 6617</span><span class="preprocessor">#define USART_SR_RXNE_Pos             (5U)</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9"> 6618</a></span><span class="preprocessor">#define USART_SR_RXNE_Msk             (0x1UL &lt;&lt; USART_SR_RXNE_Pos)              </span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 6619</a></span><span class="preprocessor">#define USART_SR_RXNE                 USART_SR_RXNE_Msk                        </span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"> 6620</span><span class="preprocessor">#define USART_SR_TC_Pos               (6U)</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac"> 6621</a></span><span class="preprocessor">#define USART_SR_TC_Msk               (0x1UL &lt;&lt; USART_SR_TC_Pos)                </span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 6622</a></span><span class="preprocessor">#define USART_SR_TC                   USART_SR_TC_Msk                          </span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"> 6623</span><span class="preprocessor">#define USART_SR_TXE_Pos              (7U)</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0"> 6624</a></span><span class="preprocessor">#define USART_SR_TXE_Msk              (0x1UL &lt;&lt; USART_SR_TXE_Pos)               </span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980"> 6625</a></span><span class="preprocessor">#define USART_SR_TXE                  USART_SR_TXE_Msk                         </span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"> 6626</span><span class="preprocessor">#define USART_SR_LBD_Pos              (8U)</span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d"> 6627</a></span><span class="preprocessor">#define USART_SR_LBD_Msk              (0x1UL &lt;&lt; USART_SR_LBD_Pos)               </span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 6628</a></span><span class="preprocessor">#define USART_SR_LBD                  USART_SR_LBD_Msk                         </span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span><span class="preprocessor">#define USART_SR_CTS_Pos              (9U)</span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9"> 6630</a></span><span class="preprocessor">#define USART_SR_CTS_Msk              (0x1UL &lt;&lt; USART_SR_CTS_Pos)               </span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 6631</a></span><span class="preprocessor">#define USART_SR_CTS                  USART_SR_CTS_Msk                         </span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span><span class="preprocessor">#define USART_DR_DR_Pos               (0U)</span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f"> 6635</a></span><span class="preprocessor">#define USART_DR_DR_Msk               (0x1FFUL &lt;&lt; USART_DR_DR_Pos)              </span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 6636</a></span><span class="preprocessor">#define USART_DR_DR                   USART_DR_DR_Msk                          </span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"> 6638</span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span><span class="preprocessor">#define USART_BRR_DIV_Fraction_Pos    (0U)</span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea"> 6640</a></span><span class="preprocessor">#define USART_BRR_DIV_Fraction_Msk    (0xFUL &lt;&lt; USART_BRR_DIV_Fraction_Pos)     </span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046"> 6641</a></span><span class="preprocessor">#define USART_BRR_DIV_Fraction        USART_BRR_DIV_Fraction_Msk               </span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"> 6642</span><span class="preprocessor">#define USART_BRR_DIV_Mantissa_Pos    (4U)</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e"> 6643</a></span><span class="preprocessor">#define USART_BRR_DIV_Mantissa_Msk    (0xFFFUL &lt;&lt; USART_BRR_DIV_Mantissa_Pos)   </span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e"> 6644</a></span><span class="preprocessor">#define USART_BRR_DIV_Mantissa        USART_BRR_DIV_Mantissa_Msk               </span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"> 6646</span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"> 6647</span><span class="preprocessor">#define USART_CR1_SBK_Pos             (0U)</span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1"> 6648</a></span><span class="preprocessor">#define USART_CR1_SBK_Msk             (0x1UL &lt;&lt; USART_CR1_SBK_Pos)              </span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 6649</a></span><span class="preprocessor">#define USART_CR1_SBK                 USART_CR1_SBK_Msk                        </span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"> 6650</span><span class="preprocessor">#define USART_CR1_RWU_Pos             (1U)</span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4"> 6651</a></span><span class="preprocessor">#define USART_CR1_RWU_Msk             (0x1UL &lt;&lt; USART_CR1_RWU_Pos)              </span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 6652</a></span><span class="preprocessor">#define USART_CR1_RWU                 USART_CR1_RWU_Msk                        </span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span><span class="preprocessor">#define USART_CR1_RE_Pos              (2U)</span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682"> 6654</a></span><span class="preprocessor">#define USART_CR1_RE_Msk              (0x1UL &lt;&lt; USART_CR1_RE_Pos)               </span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 6655</a></span><span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span><span class="preprocessor">#define USART_CR1_TE_Pos              (3U)</span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 6657</a></span><span class="preprocessor">#define USART_CR1_TE_Msk              (0x1UL &lt;&lt; USART_CR1_TE_Pos)               </span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 6658</a></span><span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"> 6659</span><span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 6660</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 6661</a></span><span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"> 6662</span><span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)</span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543"> 6663</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 6664</a></span><span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"> 6665</span><span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 6666</a></span><span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)             </span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 6667</a></span><span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"> 6668</span><span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5"> 6669</a></span><span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 6670</a></span><span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span><span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 6672</a></span><span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)             </span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 6673</a></span><span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span><span class="preprocessor">#define USART_CR1_PS_Pos              (9U)</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e"> 6675</a></span><span class="preprocessor">#define USART_CR1_PS_Msk              (0x1UL &lt;&lt; USART_CR1_PS_Pos)               </span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 6676</a></span><span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"> 6677</span><span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 6678</a></span><span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1UL &lt;&lt; USART_CR1_PCE_Pos)              </span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 6679</a></span><span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span><span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6"> 6681</a></span><span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)             </span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 6682</a></span><span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span><span class="preprocessor">#define USART_CR1_M_Pos               (12U)</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 6684</a></span><span class="preprocessor">#define USART_CR1_M_Msk               (0x1UL &lt;&lt; USART_CR1_M_Pos)                </span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 6685</a></span><span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span><span class="preprocessor">#define USART_CR1_UE_Pos              (13U)</span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 6687</a></span><span class="preprocessor">#define USART_CR1_UE_Msk              (0x1UL &lt;&lt; USART_CR1_UE_Pos)               </span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 6688</a></span><span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span><span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)</span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02"> 6690</a></span><span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1UL &lt;&lt; USART_CR1_OVER8_Pos)            </span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 6691</a></span><span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"> 6693</span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"> 6694</span><span class="preprocessor">#define USART_CR2_ADD_Pos             (0U)</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 6695</a></span><span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFUL &lt;&lt; USART_CR2_ADD_Pos)              </span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 6696</a></span><span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"> 6697</span><span class="preprocessor">#define USART_CR2_LBDL_Pos            (5U)</span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5"> 6698</a></span><span class="preprocessor">#define USART_CR2_LBDL_Msk            (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)             </span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 6699</a></span><span class="preprocessor">#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       </span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span><span class="preprocessor">#define USART_CR2_LBDIE_Pos           (6U)</span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b"> 6701</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Msk           (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 6702</a></span><span class="preprocessor">#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      </span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"> 6703</span><span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)</span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 6704</a></span><span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)             </span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 6705</a></span><span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"> 6706</span><span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 6707</a></span><span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)             </span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 6708</a></span><span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"> 6709</span><span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 6710</a></span><span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)             </span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 6711</a></span><span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span><span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 6713</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 6714</a></span><span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"> 6716</span><span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 6717</a></span><span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 6718</a></span><span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 6719</a></span><span class="preprocessor">#define USART_CR2_STOP_0              (0x1UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 6720</a></span><span class="preprocessor">#define USART_CR2_STOP_1              (0x2UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"> 6722</span><span class="preprocessor">#define USART_CR2_LINEN_Pos           (14U)</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8"> 6723</a></span><span class="preprocessor">#define USART_CR2_LINEN_Msk           (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)            </span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 6724</a></span><span class="preprocessor">#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      </span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"> 6726</span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"> 6727</span><span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 6728</a></span><span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1UL &lt;&lt; USART_CR3_EIE_Pos)              </span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 6729</a></span><span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"> 6730</span><span class="preprocessor">#define USART_CR3_IREN_Pos            (1U)</span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c"> 6731</a></span><span class="preprocessor">#define USART_CR3_IREN_Msk            (0x1UL &lt;&lt; USART_CR3_IREN_Pos)             </span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 6732</a></span><span class="preprocessor">#define USART_CR3_IREN                USART_CR3_IREN_Msk                       </span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"> 6733</span><span class="preprocessor">#define USART_CR3_IRLP_Pos            (2U)</span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633"> 6734</a></span><span class="preprocessor">#define USART_CR3_IRLP_Msk            (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)             </span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 6735</a></span><span class="preprocessor">#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       </span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"> 6736</span><span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)</span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d"> 6737</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 6738</a></span><span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"> 6739</span><span class="preprocessor">#define USART_CR3_NACK_Pos            (4U)</span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a"> 6740</a></span><span class="preprocessor">#define USART_CR3_NACK_Msk            (0x1UL &lt;&lt; USART_CR3_NACK_Pos)             </span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 6741</a></span><span class="preprocessor">#define USART_CR3_NACK                USART_CR3_NACK_Msk                       </span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"> 6742</span><span class="preprocessor">#define USART_CR3_SCEN_Pos            (5U)</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8"> 6743</a></span><span class="preprocessor">#define USART_CR3_SCEN_Msk            (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)             </span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 6744</a></span><span class="preprocessor">#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       </span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"> 6745</span><span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)</span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 6746</a></span><span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)             </span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 6747</a></span><span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"> 6748</span><span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29"> 6749</a></span><span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)             </span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 6750</a></span><span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"> 6751</span><span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)</span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152"> 6752</a></span><span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)             </span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 6753</a></span><span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"> 6754</span><span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)</span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4"> 6755</a></span><span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)             </span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 6756</a></span><span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"> 6757</span><span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)</span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 6758</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 6759</a></span><span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"> 6760</span><span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)</span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 6761</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1UL &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 6762</a></span><span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"> 6765</span><span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)</span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588"> 6766</a></span><span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 6767</a></span><span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 6768</a></span><span class="preprocessor">#define USART_GTPR_PSC_0              (0x01UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 6769</a></span><span class="preprocessor">#define USART_GTPR_PSC_1              (0x02UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 6770</a></span><span class="preprocessor">#define USART_GTPR_PSC_2              (0x04UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 6771</a></span><span class="preprocessor">#define USART_GTPR_PSC_3              (0x08UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 6772</a></span><span class="preprocessor">#define USART_GTPR_PSC_4              (0x10UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b"> 6773</a></span><span class="preprocessor">#define USART_GTPR_PSC_5              (0x20UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 6774</a></span><span class="preprocessor">#define USART_GTPR_PSC_6              (0x40UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc"> 6775</a></span><span class="preprocessor">#define USART_GTPR_PSC_7              (0x80UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"> 6777</span><span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)</span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780"> 6778</a></span><span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)             </span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 6779</a></span><span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"> 6781</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"> 6782</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"> 6783</span><span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"> 6784</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"> 6785</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"> 6786</span><span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span><span class="preprocessor">#define WWDG_CR_T_Pos           (0U)</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 6788</a></span><span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FUL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 6789</a></span><span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 6790</a></span><span class="preprocessor">#define WWDG_CR_T_0             (0x01UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 6791</a></span><span class="preprocessor">#define WWDG_CR_T_1             (0x02UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 6792</a></span><span class="preprocessor">#define WWDG_CR_T_2             (0x04UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 6793</a></span><span class="preprocessor">#define WWDG_CR_T_3             (0x08UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 6794</a></span><span class="preprocessor">#define WWDG_CR_T_4             (0x10UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 6795</a></span><span class="preprocessor">#define WWDG_CR_T_5             (0x20UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 6796</a></span><span class="preprocessor">#define WWDG_CR_T_6             (0x40UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"> 6797</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"> 6798</span><span class="preprocessor">#define  WWDG_CR_T0                          WWDG_CR_T_0</span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"> 6799</span><span class="preprocessor">#define  WWDG_CR_T1                          WWDG_CR_T_1</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"> 6800</span><span class="preprocessor">#define  WWDG_CR_T2                          WWDG_CR_T_2</span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"> 6801</span><span class="preprocessor">#define  WWDG_CR_T3                          WWDG_CR_T_3</span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"> 6802</span><span class="preprocessor">#define  WWDG_CR_T4                          WWDG_CR_T_4</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"> 6803</span><span class="preprocessor">#define  WWDG_CR_T5                          WWDG_CR_T_5</span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"> 6804</span><span class="preprocessor">#define  WWDG_CR_T6                          WWDG_CR_T_6</span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"> 6805</span> </div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span><span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)</span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390"> 6807</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)                     </span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 6808</a></span><span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span><span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)</span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 6812</a></span><span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 6813</a></span><span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 6814</a></span><span class="preprocessor">#define WWDG_CFR_W_0            (0x01UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 6815</a></span><span class="preprocessor">#define WWDG_CFR_W_1            (0x02UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 6816</a></span><span class="preprocessor">#define WWDG_CFR_W_2            (0x04UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 6817</a></span><span class="preprocessor">#define WWDG_CFR_W_3            (0x08UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 6818</a></span><span class="preprocessor">#define WWDG_CFR_W_4            (0x10UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 6819</a></span><span class="preprocessor">#define WWDG_CFR_W_5            (0x20UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 6820</a></span><span class="preprocessor">#define WWDG_CFR_W_6            (0x40UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"> 6822</span><span class="preprocessor">#define  WWDG_CFR_W0                         WWDG_CFR_W_0</span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"> 6823</span><span class="preprocessor">#define  WWDG_CFR_W1                         WWDG_CFR_W_1</span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"> 6824</span><span class="preprocessor">#define  WWDG_CFR_W2                         WWDG_CFR_W_2</span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"> 6825</span><span class="preprocessor">#define  WWDG_CFR_W3                         WWDG_CFR_W_3</span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span><span class="preprocessor">#define  WWDG_CFR_W4                         WWDG_CFR_W_4</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"> 6827</span><span class="preprocessor">#define  WWDG_CFR_W5                         WWDG_CFR_W_5</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span><span class="preprocessor">#define  WWDG_CFR_W6                         WWDG_CFR_W_6</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"> 6829</span> </div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"> 6830</span><span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)</span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 6831</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 6832</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 6833</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 6834</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"> 6836</span><span class="preprocessor">#define  WWDG_CFR_WDGTB0                     WWDG_CFR_WDGTB_0</span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"> 6837</span><span class="preprocessor">#define  WWDG_CFR_WDGTB1                     WWDG_CFR_WDGTB_1</span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"> 6838</span> </div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span><span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)</span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 6840</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)                     </span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 6841</a></span><span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"> 6844</span><span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 6845</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)                     </span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 6846</a></span><span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"> 6849</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span><span class="comment">/*                                DBG                                         */</span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"> 6854</span><span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)</span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 6856</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk</span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)</span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 6859</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"> 6861</span> </div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"> 6862</span><span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"> 6863</span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                      (0U)</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61"> 6864</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                      (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos) </span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"> 6865</span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                          DBGMCU_CR_DBG_SLEEP_Msk</span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"> 6866</span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                       (1U)</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 6867</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                       (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"> 6868</span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 6870</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos                     (5U)</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56"> 6873</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk                     (0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos) </span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                         DBGMCU_CR_TRACE_IOEN_Msk</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span> </div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos                     (6U)</span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079"> 6877</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk                     (0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                         DBGMCU_CR_TRACE_MODE_Msk</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 6879</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0                       (0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 6880</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1                       (0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span><span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos             (0U)</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be"> 6884</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) </span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"> 6885</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP                 DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk</span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"> 6886</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)</span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8"> 6887</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"> 6888</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"> 6889</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos             (2U)</span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7dfb56349db84ef1ef5753e13cf2f48"> 6890</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) </span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"> 6891</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP                 DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk</span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"> 6892</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos             (3U)</span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8"> 6893</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) </span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"> 6894</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP                 DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk</span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"> 6895</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)</span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a"> 6896</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"> 6897</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)</span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4"> 6899</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)</span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa"> 6902</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"> 6903</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"> 6904</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604"> 6905</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"> 6906</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"> 6907</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos    (22U)</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908"> 6908</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk</span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"> 6910</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos    (23U)</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb7cd7e57d8d9888025cfbdea082b4"> 6911</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"> 6912</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span><span class="comment">/* Old IWDGSTOP bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span><span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span> </div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span><span class="comment">/********************  Bit definition for DBGMCU_APB2_FZ register  ************/</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (0U)</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169"> 6918</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) </span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos             (16U)</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080"> 6921</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) </span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"> 6922</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP                 DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"> 6923</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos            (17U)</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9390f2c13a5b525bd1e7bbd6501c7a67"> 6924</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk            (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) </span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"> 6925</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP                DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"> 6926</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos            (18U)</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6"> 6927</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk            (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) </span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP                DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span> </div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span><span class="comment">/*                                       USB_OTG                              */</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"> 6933</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"> 6935</span><span class="comment">/********************  Bit definition for USB_OTG_GOTGCTL register  ***********/</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"> 6936</span><span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS_Pos               (0U)</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27144da12fabf5f20058022b7a060375"> 6937</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGCTL_SRQSCS_Pos) </span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09ab672e632dfd87bfb97e10563dfac"> 6938</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS                   USB_OTG_GOTGCTL_SRQSCS_Msk    </span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span><span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ_Pos                  (1U)</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911bbd5c9dff39b1539db5afda218133"> 6940</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ_Msk                  (0x1UL &lt;&lt; USB_OTG_GOTGCTL_SRQ_Pos) </span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade39c1039ab30f1ca7ff7c33dd3e1c1b"> 6941</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ                      USB_OTG_GOTGCTL_SRQ_Msk       </span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"> 6942</span><span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS_Pos               (8U)</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1172acd99753812214a91f822770fad"> 6943</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGCTL_HNGSCS_Pos) </span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0325825760f66d4792be59cde2a6fb36"> 6944</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS                   USB_OTG_GOTGCTL_HNGSCS_Msk    </span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span><span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ_Pos                (9U)</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ce59b4eac11aed163f9b0a40ebd830"> 6946</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ_Msk                (0x1UL &lt;&lt; USB_OTG_GOTGCTL_HNPRQ_Pos) </span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5db1466d8363575ab2cc8e61855b6d9"> 6947</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ                    USB_OTG_GOTGCTL_HNPRQ_Msk     </span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"> 6948</span><span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN_Pos              (10U)</span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02604ee9f359f998fac804332d8e82e"> 6949</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN_Msk              (0x1UL &lt;&lt; USB_OTG_GOTGCTL_HSHNPEN_Pos) </span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b67d7ea4c4a3d92b031b1dc4e2d014"> 6950</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN                  USB_OTG_GOTGCTL_HSHNPEN_Msk   </span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"> 6951</span><span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN_Pos               (11U)</span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c847c2f7db2b4f25a4b807847cf5fd"> 6952</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGCTL_DHNPEN_Pos) </span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29b2224940ad3324855355f4fb52c51"> 6953</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN                   USB_OTG_GOTGCTL_DHNPEN_Msk    </span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"> 6954</span><span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS_Pos               (16U)</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcbeabffac3327cd545d469b58baf2f2"> 6955</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGCTL_CIDSTS_Pos) </span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ab7a1464a20fd128370a41c6b2c5db"> 6956</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS                   USB_OTG_GOTGCTL_CIDSTS_Msk    </span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"> 6957</span><span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT_Pos                 (17U)</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cb7bd418b6f7625dd90c36be4a20008"> 6958</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT_Msk                 (0x1UL &lt;&lt; USB_OTG_GOTGCTL_DBCT_Pos) </span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28cd7384fa1d08b1aa518d5d8ed622d"> 6959</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT                     USB_OTG_GOTGCTL_DBCT_Msk      </span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span><span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD_Pos                (18U)</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845bbc4c94240d4de22010b542f47ba8"> 6961</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD_Msk                (0x1UL &lt;&lt; USB_OTG_GOTGCTL_ASVLD_Pos) </span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd37f8bf64b304c6e4d053849f56748c"> 6962</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD                    USB_OTG_GOTGCTL_ASVLD_Msk     </span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"> 6963</span><span class="preprocessor">#define USB_OTG_GOTGCTL_BSVLD_Pos                (19U)</span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4110e90ebb7c55aeb8b429fb5171e378"> 6964</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_BSVLD_Msk                (0x1UL &lt;&lt; USB_OTG_GOTGCTL_BSVLD_Pos) </span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2ae24138663e92bdca36c8017b6c13"> 6965</a></span><span class="preprocessor">#define USB_OTG_GOTGCTL_BSVLD                    USB_OTG_GOTGCTL_BSVLD_Msk     </span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"> 6967</span><span class="comment">/********************  Bit definition forUSB_OTG_HCFG register  ********************/</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"> 6968</span> </div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"> 6969</span><span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_Pos                 (0U)</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2eed76dce0ee687f52e08f16bc4c1b"> 6970</a></span><span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_Msk                 (0x3UL &lt;&lt; USB_OTG_HCFG_FSLSPCS_Pos) </span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a881de3c707878018490b8b3db282f7"> 6971</a></span><span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS                     USB_OTG_HCFG_FSLSPCS_Msk      </span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad229aff8e0584e5b5abbf80629e141cc"> 6972</a></span><span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_0                   (0x1UL &lt;&lt; USB_OTG_HCFG_FSLSPCS_Pos) </span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga981001cbade2d922b72e1b06d6069da0"> 6973</a></span><span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_1                   (0x2UL &lt;&lt; USB_OTG_HCFG_FSLSPCS_Pos) </span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"> 6974</span><span class="preprocessor">#define USB_OTG_HCFG_FSLSS_Pos                   (2U)</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebb27b8d77f15f8100c1d27149fb7186"> 6975</a></span><span class="preprocessor">#define USB_OTG_HCFG_FSLSS_Msk                   (0x1UL &lt;&lt; USB_OTG_HCFG_FSLSS_Pos) </span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98190493ea5b039322c77341e3cf61f8"> 6976</a></span><span class="preprocessor">#define USB_OTG_HCFG_FSLSS                       USB_OTG_HCFG_FSLSS_Msk        </span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span><span class="comment">/********************  Bit definition for USB_OTG_DCFG register  ********************/</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span> </div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"> 6980</span><span class="preprocessor">#define USB_OTG_DCFG_DSPD_Pos                    (0U)</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6bf36ee06f07105efb0568bfb3c06d"> 6981</a></span><span class="preprocessor">#define USB_OTG_DCFG_DSPD_Msk                    (0x3UL &lt;&lt; USB_OTG_DCFG_DSPD_Pos) </span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f008e2b969946597b56824fef3cc7ef"> 6982</a></span><span class="preprocessor">#define USB_OTG_DCFG_DSPD                        USB_OTG_DCFG_DSPD_Msk         </span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f73c1cb1213fd6e28ce7409fc3c63d1"> 6983</a></span><span class="preprocessor">#define USB_OTG_DCFG_DSPD_0                      (0x1UL &lt;&lt; USB_OTG_DCFG_DSPD_Pos) </span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d4f6f3e5002c73be03457ab3ac4023"> 6984</a></span><span class="preprocessor">#define USB_OTG_DCFG_DSPD_1                      (0x2UL &lt;&lt; USB_OTG_DCFG_DSPD_Pos) </span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"> 6985</span><span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK_Pos                (2U)</span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa785273cbe79b53e609ed2715cfbf98"> 6986</a></span><span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK_Msk                (0x1UL &lt;&lt; USB_OTG_DCFG_NZLSOHSK_Pos) </span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c492b6fc8389b58b1879aa7d822137f"> 6987</a></span><span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK                    USB_OTG_DCFG_NZLSOHSK_Msk     </span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"> 6989</span><span class="preprocessor">#define USB_OTG_DCFG_DAD_Pos                     (4U)</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fabe86ac6ef650b9ad01a026b67a5d"> 6990</a></span><span class="preprocessor">#define USB_OTG_DCFG_DAD_Msk                     (0x7FUL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9fd5819883e2d18cad4c19af8146e1d"> 6991</a></span><span class="preprocessor">#define USB_OTG_DCFG_DAD                         USB_OTG_DCFG_DAD_Msk          </span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34aa0076cdeff59113e9880458ae79ba"> 6992</a></span><span class="preprocessor">#define USB_OTG_DCFG_DAD_0                       (0x01UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ba21ce25f42e2fbf706295a5ad031"> 6993</a></span><span class="preprocessor">#define USB_OTG_DCFG_DAD_1                       (0x02UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d495202852341acc620ce02043281a6"> 6994</a></span><span class="preprocessor">#define USB_OTG_DCFG_DAD_2                       (0x04UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa407810d17c7f3795fe268bd01120b"> 6995</a></span><span class="preprocessor">#define USB_OTG_DCFG_DAD_3                       (0x08UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72351ad7cdbbd7992f70892b49a2a669"> 6996</a></span><span class="preprocessor">#define USB_OTG_DCFG_DAD_4                       (0x10UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61f0d5b909af5196782bbe6e03855f06"> 6997</a></span><span class="preprocessor">#define USB_OTG_DCFG_DAD_5                       (0x20UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae949fe90d15c793eb011958a4f600ac"> 6998</a></span><span class="preprocessor">#define USB_OTG_DCFG_DAD_6                       (0x40UL &lt;&lt; USB_OTG_DCFG_DAD_Pos) </span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"> 7000</span><span class="preprocessor">#define USB_OTG_DCFG_PFIVL_Pos                   (11U)</span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga273b5f0a16f8276d0f0e76f216caa03f"> 7001</a></span><span class="preprocessor">#define USB_OTG_DCFG_PFIVL_Msk                   (0x3UL &lt;&lt; USB_OTG_DCFG_PFIVL_Pos) </span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae423d6325aa35bb037304ba8f8235"> 7002</a></span><span class="preprocessor">#define USB_OTG_DCFG_PFIVL                       USB_OTG_DCFG_PFIVL_Msk        </span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4e78c573f8cd0548bce86ce8593353d"> 7003</a></span><span class="preprocessor">#define USB_OTG_DCFG_PFIVL_0                     (0x1UL &lt;&lt; USB_OTG_DCFG_PFIVL_Pos) </span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cc973db831fb86b1e122443a58aa7c"> 7004</a></span><span class="preprocessor">#define USB_OTG_DCFG_PFIVL_1                     (0x2UL &lt;&lt; USB_OTG_DCFG_PFIVL_Pos) </span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"> 7006</span><span class="preprocessor">#define USB_OTG_DCFG_XCVRDLY_Pos                 (14U)</span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a4c6ac40e44ccfe90a65c583c202b2"> 7007</a></span><span class="preprocessor">#define USB_OTG_DCFG_XCVRDLY_Msk                 (0x1UL &lt;&lt; USB_OTG_DCFG_XCVRDLY_Pos) </span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fbc004fabda6fa9cda2977d45755e42"> 7008</a></span><span class="preprocessor">#define USB_OTG_DCFG_XCVRDLY                     USB_OTG_DCFG_XCVRDLY_Msk        </span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"> 7010</span><span class="preprocessor">#define USB_OTG_DCFG_ERRATIM_Pos                 (15U)</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd12755447b5773fd5db5b71b5ea292a"> 7011</a></span><span class="preprocessor">#define USB_OTG_DCFG_ERRATIM_Msk                 (0x1UL &lt;&lt; USB_OTG_DCFG_ERRATIM_Pos) </span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b7cce75bb4e60fe38760c78167b2ac"> 7012</a></span><span class="preprocessor">#define USB_OTG_DCFG_ERRATIM                     USB_OTG_DCFG_ERRATIM_Msk        </span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"> 7014</span><span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_Pos               (24U)</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4407194cfda70b7408523c537ba03060"> 7015</a></span><span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_Msk               (0x3UL &lt;&lt; USB_OTG_DCFG_PERSCHIVL_Pos) </span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb78d02bad573871d6b9d92100561a4"> 7016</a></span><span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL                   USB_OTG_DCFG_PERSCHIVL_Msk    </span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eef8bf8e73d8b94b0caf98caa978c11"> 7017</a></span><span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_0                 (0x1UL &lt;&lt; USB_OTG_DCFG_PERSCHIVL_Pos) </span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e47455432a6c8c7c7400024427c25d8"> 7018</a></span><span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_1                 (0x2UL &lt;&lt; USB_OTG_DCFG_PERSCHIVL_Pos) </span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"> 7020</span><span class="comment">/********************  Bit definition for USB_OTG_PCGCR register  ********************/</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"> 7021</span><span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK_Pos                (0U)</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f118ddd4551c474f8edc23058876fdf"> 7022</a></span><span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK_Msk                (0x1UL &lt;&lt; USB_OTG_PCGCR_STPPCLK_Pos) </span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac696153ff9f165deadff3fe0225849e8"> 7023</a></span><span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK                    USB_OTG_PCGCR_STPPCLK_Msk     </span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"> 7024</span><span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK_Pos               (1U)</span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c302139df9ab546ce190277ecbc090"> 7025</a></span><span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK_Msk               (0x1UL &lt;&lt; USB_OTG_PCGCR_GATEHCLK_Pos) </span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d6bcb65b4cb112d17466cf24c42e37f"> 7026</a></span><span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK                   USB_OTG_PCGCR_GATEHCLK_Msk    </span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span><span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP_Pos                (4U)</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd9eee61333c5bd9565e74be8daacb2"> 7028</a></span><span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP_Msk                (0x1UL &lt;&lt; USB_OTG_PCGCR_PHYSUSP_Pos) </span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8c8a29c623fc354c03942a6a414c06"> 7029</a></span><span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP                    USB_OTG_PCGCR_PHYSUSP_Msk     </span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"> 7031</span><span class="comment">/********************  Bit definition for USB_OTG_GOTGINT register  ********************/</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"> 7032</span><span class="preprocessor">#define USB_OTG_GOTGINT_SEDET_Pos                (2U)</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa244dfb48bb953763802745e978649b2"> 7033</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_SEDET_Msk                (0x1UL &lt;&lt; USB_OTG_GOTGINT_SEDET_Pos) </span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e79a60810179da2479104fbf514a70"> 7034</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_SEDET                    USB_OTG_GOTGINT_SEDET_Msk     </span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"> 7035</span><span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG_Pos              (8U)</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750e5c8cbb573197c89318c8b99771e0"> 7036</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG_Msk              (0x1UL &lt;&lt; USB_OTG_GOTGINT_SRSSCHG_Pos) </span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5094462de3569f89fdcc641ead7d47"> 7037</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG                  USB_OTG_GOTGINT_SRSSCHG_Msk   </span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"> 7038</span><span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG_Pos              (9U)</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83eeecbc4aa4d8bc1c1c6cac82695577"> 7039</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG_Msk              (0x1UL &lt;&lt; USB_OTG_GOTGINT_HNSSCHG_Pos) </span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fcdec0f5ff7e594b726dc63175a1f3"> 7040</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG                  USB_OTG_GOTGINT_HNSSCHG_Msk   </span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"> 7041</span><span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET_Pos               (17U)</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c87ba48d57c205ce011dfa8b6888a9f"> 7042</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGINT_HNGDET_Pos) </span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16a656720e4914c0935ef597f9719ef"> 7043</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET                   USB_OTG_GOTGINT_HNGDET_Msk    </span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"> 7044</span><span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG_Pos              (18U)</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2f3eeb46b9addf20afbc0f4e0c3196"> 7045</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG_Msk              (0x1UL &lt;&lt; USB_OTG_GOTGINT_ADTOCHG_Pos) </span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73e4e50f0fbe8376e87b833872f4b40"> 7046</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG                  USB_OTG_GOTGINT_ADTOCHG_Msk   </span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"> 7047</span><span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE_Pos               (19U)</span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4"> 7048</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE_Msk               (0x1UL &lt;&lt; USB_OTG_GOTGINT_DBCDNE_Pos) </span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa17e41c826fded604c1837cacae0b66"> 7049</a></span><span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE                   USB_OTG_GOTGINT_DBCDNE_Msk    </span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"> 7051</span><span class="comment">/********************  Bit definition for USB_OTG_DCTL register  ********************/</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"> 7052</span><span class="preprocessor">#define USB_OTG_DCTL_RWUSIG_Pos                  (0U)</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6caa072b60a7c1c580d47f5ac1d4a63d"> 7053</a></span><span class="preprocessor">#define USB_OTG_DCTL_RWUSIG_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_RWUSIG_Pos) </span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e87febbcda52c3b0b4679ce4fc10aae"> 7054</a></span><span class="preprocessor">#define USB_OTG_DCTL_RWUSIG                      USB_OTG_DCTL_RWUSIG_Msk       </span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span><span class="preprocessor">#define USB_OTG_DCTL_SDIS_Pos                    (1U)</span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f43895b41cdf03141fd07278679e9c"> 7056</a></span><span class="preprocessor">#define USB_OTG_DCTL_SDIS_Msk                    (0x1UL &lt;&lt; USB_OTG_DCTL_SDIS_Pos) </span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148c9f1be1abbca2c8568a079894c9d0"> 7057</a></span><span class="preprocessor">#define USB_OTG_DCTL_SDIS                        USB_OTG_DCTL_SDIS_Msk         </span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span><span class="preprocessor">#define USB_OTG_DCTL_GINSTS_Pos                  (2U)</span></div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf928315cb36f5a39a14f58cb15468ec8"> 7059</a></span><span class="preprocessor">#define USB_OTG_DCTL_GINSTS_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_GINSTS_Pos) </span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d6c5c6827fad61f6f8fa5553935fa"> 7060</a></span><span class="preprocessor">#define USB_OTG_DCTL_GINSTS                      USB_OTG_DCTL_GINSTS_Msk       </span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span><span class="preprocessor">#define USB_OTG_DCTL_GONSTS_Pos                  (3U)</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa880c9c7c5ee16534e0156380cf04d28"> 7062</a></span><span class="preprocessor">#define USB_OTG_DCTL_GONSTS_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_GONSTS_Pos) </span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199625403480a432df8f653b9bee0bd4"> 7063</a></span><span class="preprocessor">#define USB_OTG_DCTL_GONSTS                      USB_OTG_DCTL_GONSTS_Msk       </span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"> 7065</span><span class="preprocessor">#define USB_OTG_DCTL_TCTL_Pos                    (4U)</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad771cd9b6f19e1f335016426d41dec48"> 7066</a></span><span class="preprocessor">#define USB_OTG_DCTL_TCTL_Msk                    (0x7UL &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebcf7c6c98c93f075f635cf0969c16f4"> 7067</a></span><span class="preprocessor">#define USB_OTG_DCTL_TCTL                        USB_OTG_DCTL_TCTL_Msk         </span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48750394a0e7d020b3b1e4c4b73b981f"> 7068</a></span><span class="preprocessor">#define USB_OTG_DCTL_TCTL_0                      (0x1UL &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27636cb092fce5a35e0dd25debc50294"> 7069</a></span><span class="preprocessor">#define USB_OTG_DCTL_TCTL_1                      (0x2UL &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ad49a50f4cb5a7c310e94d92daa889"> 7070</a></span><span class="preprocessor">#define USB_OTG_DCTL_TCTL_2                      (0x4UL &lt;&lt; USB_OTG_DCTL_TCTL_Pos) </span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"> 7071</span><span class="preprocessor">#define USB_OTG_DCTL_SGINAK_Pos                  (7U)</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa822717fd13eed433f8496f8c0b81482"> 7072</a></span><span class="preprocessor">#define USB_OTG_DCTL_SGINAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_SGINAK_Pos) </span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde278c400411575329026a0a8a67fa0"> 7073</a></span><span class="preprocessor">#define USB_OTG_DCTL_SGINAK                      USB_OTG_DCTL_SGINAK_Msk       </span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"> 7074</span><span class="preprocessor">#define USB_OTG_DCTL_CGINAK_Pos                  (8U)</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45fb8854f9cb1d9e5aa9b55e4392af8b"> 7075</a></span><span class="preprocessor">#define USB_OTG_DCTL_CGINAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_CGINAK_Pos) </span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f87e323c35612737fbaeb7b1c52f2"> 7076</a></span><span class="preprocessor">#define USB_OTG_DCTL_CGINAK                      USB_OTG_DCTL_CGINAK_Msk       </span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"> 7077</span><span class="preprocessor">#define USB_OTG_DCTL_SGONAK_Pos                  (9U)</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54678325db99694db585d8ec50f46ae6"> 7078</a></span><span class="preprocessor">#define USB_OTG_DCTL_SGONAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_SGONAK_Pos) </span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717ea6d52263b0b9938ebf1f3ef4b409"> 7079</a></span><span class="preprocessor">#define USB_OTG_DCTL_SGONAK                      USB_OTG_DCTL_SGONAK_Msk       </span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"> 7080</span><span class="preprocessor">#define USB_OTG_DCTL_CGONAK_Pos                  (10U)</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b9fd237b82bf4b3556a7a344a0058c"> 7081</a></span><span class="preprocessor">#define USB_OTG_DCTL_CGONAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DCTL_CGONAK_Pos) </span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232f28bae3c9cd354b2fca1be518d043"> 7082</a></span><span class="preprocessor">#define USB_OTG_DCTL_CGONAK                      USB_OTG_DCTL_CGONAK_Msk       </span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span><span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE_Pos                (11U)</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2daaa82f3b3ea2bbfb3c0677c46b93b"> 7084</a></span><span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE_Msk                (0x1UL &lt;&lt; USB_OTG_DCTL_POPRGDNE_Pos) </span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace837326945cc056aef6969fc24e1a09"> 7085</a></span><span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE                    USB_OTG_DCTL_POPRGDNE_Msk     </span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"> 7087</span><span class="comment">/********************  Bit definition for USB_OTG_HFIR register  ********************/</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"> 7088</span><span class="preprocessor">#define USB_OTG_HFIR_FRIVL_Pos                   (0U)</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcdb6f745b118b51a607d89bbf864a0"> 7089</a></span><span class="preprocessor">#define USB_OTG_HFIR_FRIVL_Msk                   (0xFFFFUL &lt;&lt; USB_OTG_HFIR_FRIVL_Pos) </span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8345933ec4180c4ea9013291ce085a2d"> 7090</a></span><span class="preprocessor">#define USB_OTG_HFIR_FRIVL                       USB_OTG_HFIR_FRIVL_Msk        </span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"> 7092</span><span class="comment">/********************  Bit definition for USB_OTG_HFNUM register  ********************/</span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"> 7093</span><span class="preprocessor">#define USB_OTG_HFNUM_FRNUM_Pos                  (0U)</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a555bd57d9e8f2a41d5b9499ad7c44"> 7094</a></span><span class="preprocessor">#define USB_OTG_HFNUM_FRNUM_Msk                  (0xFFFFUL &lt;&lt; USB_OTG_HFNUM_FRNUM_Pos) </span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab240bcea196fe42725639b82a3ceac75"> 7095</a></span><span class="preprocessor">#define USB_OTG_HFNUM_FRNUM                      USB_OTG_HFNUM_FRNUM_Msk       </span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span><span class="preprocessor">#define USB_OTG_HFNUM_FTREM_Pos                  (16U)</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad58aef8796a09f03191b07f54244b67f"> 7097</a></span><span class="preprocessor">#define USB_OTG_HFNUM_FTREM_Msk                  (0xFFFFUL &lt;&lt; USB_OTG_HFNUM_FTREM_Pos) </span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a24f44589040844690a0d6d2f23c13"> 7098</a></span><span class="preprocessor">#define USB_OTG_HFNUM_FTREM                      USB_OTG_HFNUM_FTREM_Msk       </span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"> 7100</span><span class="comment">/********************  Bit definition for USB_OTG_DSTS register  ********************/</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"> 7101</span><span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS_Pos                 (0U)</span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474e845231f3f8f1de1d4be1e99167ca"> 7102</a></span><span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS_Msk                 (0x1UL &lt;&lt; USB_OTG_DSTS_SUSPSTS_Pos) </span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8faf1dcd3fb686cc4acf23ca6f4b71ec"> 7103</a></span><span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS                     USB_OTG_DSTS_SUSPSTS_Msk      </span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"> 7105</span><span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_Pos                 (1U)</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270bfa6f7139f8a15af6a55c4b48c167"> 7106</a></span><span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_Msk                 (0x3UL &lt;&lt; USB_OTG_DSTS_ENUMSPD_Pos) </span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68e749d3365b8b6aba2002718a16e94"> 7107</a></span><span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD                     USB_OTG_DSTS_ENUMSPD_Msk      </span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b85a30093b2120bd2f0dca9a2fabd46"> 7108</a></span><span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_0                   (0x1UL &lt;&lt; USB_OTG_DSTS_ENUMSPD_Pos) </span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38dcfba81d842a0514d24f42fbea815c"> 7109</a></span><span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_1                   (0x2UL &lt;&lt; USB_OTG_DSTS_ENUMSPD_Pos) </span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"> 7110</span><span class="preprocessor">#define USB_OTG_DSTS_EERR_Pos                    (3U)</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3125d311d52b88b33109ffd3b1c2b194"> 7111</a></span><span class="preprocessor">#define USB_OTG_DSTS_EERR_Msk                    (0x1UL &lt;&lt; USB_OTG_DSTS_EERR_Pos) </span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9787add94a212edfffa82dd2fe47863"> 7112</a></span><span class="preprocessor">#define USB_OTG_DSTS_EERR                        USB_OTG_DSTS_EERR_Msk         </span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"> 7113</span><span class="preprocessor">#define USB_OTG_DSTS_FNSOF_Pos                   (8U)</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa7bb17de01b147c98b6c23e4f146cd"> 7114</a></span><span class="preprocessor">#define USB_OTG_DSTS_FNSOF_Msk                   (0x3FFFUL &lt;&lt; USB_OTG_DSTS_FNSOF_Pos) </span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047ff56c1d9fbd02b738f2a5bf768a45"> 7115</a></span><span class="preprocessor">#define USB_OTG_DSTS_FNSOF                       USB_OTG_DSTS_FNSOF_Msk        </span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"> 7117</span><span class="comment">/********************  Bit definition for USB_OTG_GAHBCFG register  ********************/</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"> 7118</span><span class="preprocessor">#define USB_OTG_GAHBCFG_GINT_Pos                 (0U)</span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfab3e804f69049a10d08b30d986ecf0"> 7119</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_GINT_Msk                 (0x1UL &lt;&lt; USB_OTG_GAHBCFG_GINT_Pos) </span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bbe9e90d56d2aa225ff5532e15c6e"> 7120</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_GINT                     USB_OTG_GAHBCFG_GINT_Msk      </span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span><span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_Pos              (1U)</span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f129cc1f698c1a272851d848541397c"> 7122</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_Msk              (0xFUL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ffbca11bd10b4d94843a5084078fdd4"> 7123</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN                  USB_OTG_GAHBCFG_HBSTLEN_Msk   </span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccaf834ac65b3859e6f0519d2c4d75d"> 7124</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_0                (0x0UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944e91046cd27e0bea8954bd56a45a94"> 7125</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_1                (0x1UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b9994176dc5115431b0a537ad26900c"> 7126</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_2                (0x3UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac6781cf82fd4c21a342b4e8c8f25f8"> 7127</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_3                (0x5UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60a1aed37523932d2cbfa6e78963e28"> 7128</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_4                (0x7UL &lt;&lt; USB_OTG_GAHBCFG_HBSTLEN_Pos) </span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"> 7129</span><span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN_Pos                (5U)</span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d9f42ed7111f4a498e213ceae2d357"> 7130</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN_Msk                (0x1UL &lt;&lt; USB_OTG_GAHBCFG_DMAEN_Pos) </span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b9ace9572bb6ec977594c8b4b0825f"> 7131</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN                    USB_OTG_GAHBCFG_DMAEN_Msk     </span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"> 7132</span><span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL_Pos              (7U)</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbed93fcc3e44debab0f9a6b8f56a4e4"> 7133</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL_Msk              (0x1UL &lt;&lt; USB_OTG_GAHBCFG_TXFELVL_Pos) </span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a8af9d1d89b731426db773905ae4450"> 7134</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL                  USB_OTG_GAHBCFG_TXFELVL_Msk   </span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"> 7135</span><span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL_Pos             (8U)</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce05358bc5a54302af1f296bd1338c4"> 7136</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL_Msk             (0x1UL &lt;&lt; USB_OTG_GAHBCFG_PTXFELVL_Pos) </span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7443f8ddb5b67b506637b282923a0c57"> 7137</a></span><span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL                 USB_OTG_GAHBCFG_PTXFELVL_Msk  </span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"> 7139</span><span class="comment">/********************  Bit definition for USB_OTG_GUSBCFG register  ********************/</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"> 7140</span> </div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"> 7141</span><span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_Pos                (0U)</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03324441e7f1d314a3d553097a97d98"> 7142</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_Msk                (0x7UL &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb035573c48f1055126d94a3c15dd5f3"> 7143</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL                    USB_OTG_GUSBCFG_TOCAL_Msk     </span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9afeebc0fdfffa134586228627d0994"> 7144</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_0                  (0x1UL &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad406f5ebd83521f075d973f1afae39f8"> 7145</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_1                  (0x2UL &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c336a75d6e5035c376667f9794d9aae"> 7146</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_2                  (0x4UL &lt;&lt; USB_OTG_GUSBCFG_TOCAL_Pos) </span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"> 7147</span><span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL_Pos               (6U)</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3373712099429d9b7186af1f2bf1e662"> 7148</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_PHYSEL_Pos) </span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2148059ec3e6a804d102ed9964c9a005"> 7149</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL                   USB_OTG_GUSBCFG_PHYSEL_Msk    </span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"> 7150</span><span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP_Pos               (8U)</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdc662f62192d4b3b04c2967dc17499"> 7151</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_SRPCAP_Pos) </span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cadf8d7d278615a2681c308d69a1f4"> 7152</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP                   USB_OTG_GUSBCFG_SRPCAP_Msk    </span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"> 7153</span><span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP_Pos               (9U)</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014d25d1f767f3db5ad0c60e7c752607"> 7154</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_HNPCAP_Pos) </span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e220d23f5739e07442461204a70a2c7"> 7155</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP                   USB_OTG_GUSBCFG_HNPCAP_Msk    </span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"> 7156</span><span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_Pos                 (10U)</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec02000199e190ce726adc091bd9fc18"> 7157</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_Msk                 (0xFUL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf4c990f79714f2747232ccb7470d4c"> 7158</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT                     USB_OTG_GUSBCFG_TRDT_Msk      </span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f21fcd7d2ba96955088e33afa034e5"> 7159</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_0                   (0x1UL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad316e69d3679d7fa0a73caf577e1d2b8"> 7160</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_1                   (0x2UL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ecdc45ec0654c353bee6da6d17a9a6"> 7161</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_2                   (0x4UL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga019e347f4b9b5a2bf980b90e921c23f0"> 7162</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_3                   (0x8UL &lt;&lt; USB_OTG_GUSBCFG_TRDT_Pos) </span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"> 7163</span><span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS_Pos              (15U)</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga754ace191e8556620eec7c93ba53a914"> 7164</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS_Msk              (0x1UL &lt;&lt; USB_OTG_GUSBCFG_PHYLPCS_Pos) </span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87e134cc67f7b77efcb1506f7ca57b64"> 7165</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS                  USB_OTG_GUSBCFG_PHYLPCS_Msk   </span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"> 7166</span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS_Pos             (17U)</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff2a24486b52bc1e86707e5e4f9ebbd9"> 7167</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS_Msk             (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIFSLS_Pos) </span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad0a14d1e0b69f72209ac0de8290862"> 7168</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS                 USB_OTG_GUSBCFG_ULPIFSLS_Msk  </span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR_Pos               (18U)</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2787eb50165fdc318425a15808e195d7"> 7170</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIAR_Pos) </span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9996da3f96fd45ce80d12a1db533b89d"> 7171</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR                   USB_OTG_GUSBCFG_ULPIAR_Msk    </span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"> 7172</span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM_Pos              (19U)</span></div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb75fefda7133445f8372502ee6dc415"> 7173</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM_Msk              (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPICSM_Pos) </span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7f25e19a542791bcb97956262637e9b"> 7174</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM                  USB_OTG_GUSBCFG_ULPICSM_Msk   </span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"> 7175</span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos           (20U)</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f99055d4e1309feeba94e88c767f03"> 7176</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk           (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) </span></div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafad0b734f8f4511d7839385a01f105b6"> 7177</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD               USB_OTG_GUSBCFG_ULPIEVBUSD_Msk </span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"> 7178</span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos           (21U)</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c1b32f50469cd6f5b5728b85af1ad0"> 7179</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk           (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) </span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a57c032717ceeeef110b7fd33cddd79"> 7180</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI               USB_OTG_GUSBCFG_ULPIEVBUSI_Msk </span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"> 7181</span><span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS_Pos                (22U)</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f3f8f8230c13d226cfc088d2ef2f5b"> 7182</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS_Msk                (0x1UL &lt;&lt; USB_OTG_GUSBCFG_TSDPS_Pos) </span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1cdbe63bf7a5b2212e602f88a16796"> 7183</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS                    USB_OTG_GUSBCFG_TSDPS_Msk     </span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"> 7184</span><span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI_Pos                 (23U)</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f30e987d548455287896e9f5600a6"> 7185</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI_Msk                 (0x1UL &lt;&lt; USB_OTG_GUSBCFG_PCCI_Pos) </span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae325703f616d90c6c22198c288fa4f28"> 7186</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI                     USB_OTG_GUSBCFG_PCCI_Msk      </span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"> 7187</span><span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI_Pos                 (24U)</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89a6d18ebdbf9a78551b167eedf7c2f"> 7188</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI_Msk                 (0x1UL &lt;&lt; USB_OTG_GUSBCFG_PTCI_Pos) </span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55174040ef4566af2326b0a424bff30a"> 7189</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI                     USB_OTG_GUSBCFG_PTCI_Msk      </span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"> 7190</span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD_Pos              (25U)</span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2349edc84b6a82c2e350ae60c3c49b"> 7191</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD_Msk              (0x1UL &lt;&lt; USB_OTG_GUSBCFG_ULPIIPD_Pos) </span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga240a106dc942384f0c0dae11a7efc018"> 7192</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD                  USB_OTG_GUSBCFG_ULPIIPD_Msk   </span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span><span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD_Pos                (29U)</span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9aae8e1a49ed8a7d8b3d8a779581a3"> 7194</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD_Msk                (0x1UL &lt;&lt; USB_OTG_GUSBCFG_FHMOD_Pos) </span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2bafa204b663017c8c08dcd42c1c031"> 7195</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD                    USB_OTG_GUSBCFG_FHMOD_Msk     </span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"> 7196</span><span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD_Pos                (30U)</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cc2f6447eb4b2e36588e604b66d2b8"> 7197</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD_Msk                (0x1UL &lt;&lt; USB_OTG_GUSBCFG_FDMOD_Pos) </span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga012379ec9a2c86e7d28f5dc882fed0c5"> 7198</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD                    USB_OTG_GUSBCFG_FDMOD_Msk     </span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"> 7199</span><span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT_Pos               (31U)</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ac2f68e29f0584ba980f3d396eb1e2"> 7200</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT_Msk               (0x1UL &lt;&lt; USB_OTG_GUSBCFG_CTXPKT_Pos) </span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efb62f80533abcf9cecd96815200380"> 7201</a></span><span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT                   USB_OTG_GUSBCFG_CTXPKT_Msk    </span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"> 7203</span><span class="comment">/********************  Bit definition for USB_OTG_GRSTCTL register  ********************/</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"> 7204</span><span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST_Pos                (0U)</span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff29d2fa7bd837e8130717b43e71a04"> 7205</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST_Msk                (0x1UL &lt;&lt; USB_OTG_GRSTCTL_CSRST_Pos) </span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2e85306ee6705e7120877dee47d50b0"> 7206</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST                    USB_OTG_GRSTCTL_CSRST_Msk     </span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"> 7207</span><span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST_Pos                (1U)</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff92f8742438f99c8e81d37c63e8fbf0"> 7208</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST_Msk                (0x1UL &lt;&lt; USB_OTG_GRSTCTL_HSRST_Pos) </span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a5f9be64498b49d12a3dc7b5bb4d0c"> 7209</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST                    USB_OTG_GRSTCTL_HSRST_Msk     </span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"> 7210</span><span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST_Pos                (2U)</span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8b8125ce36876edcb9041304fb0d81"> 7211</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST_Msk                (0x1UL &lt;&lt; USB_OTG_GRSTCTL_FCRST_Pos) </span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6417d13d2568b05676800c9eda4bdfb"> 7212</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST                    USB_OTG_GRSTCTL_FCRST_Msk     </span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"> 7213</span><span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH_Pos              (4U)</span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e6d47098a622dd1002f38438db5db6d"> 7214</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH_Msk              (0x1UL &lt;&lt; USB_OTG_GRSTCTL_RXFFLSH_Pos) </span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe28fdd671e34e48f5d96119fd91cab"> 7215</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH                  USB_OTG_GRSTCTL_RXFFLSH_Msk   </span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"> 7216</span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH_Pos              (5U)</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3ea77b9f0bdd2cb5e6c104d28278de"> 7217</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH_Msk              (0x1UL &lt;&lt; USB_OTG_GRSTCTL_TXFFLSH_Pos) </span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac92d0ccd406f33733199edbee13eeb7b"> 7218</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH                  USB_OTG_GRSTCTL_TXFFLSH_Msk   </span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"> 7221</span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_Pos               (6U)</span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15516a0193e467d3a42dfe24a7a20b09"> 7222</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_Msk               (0x1FUL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d15f7c8d94dbf1b67b6d7fda680a5ad"> 7223</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM                   USB_OTG_GRSTCTL_TXFNUM_Msk    </span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d4785ae9db0a59b8e945be32582fa3"> 7224</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_0                 (0x01UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260a76595ceb569e47b30fc946ce7f84"> 7225</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_1                 (0x02UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fc2f146c00833e94244fdb640fcbd4"> 7226</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_2                 (0x04UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625608800e950e7540f7888a281ab91e"> 7227</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_3                 (0x08UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafacdf091f563680eafdd5500809c912f"> 7228</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_4                 (0x10UL &lt;&lt; USB_OTG_GRSTCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"> 7229</span><span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ_Pos               (30U)</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32cd68230279be0476ab2bafd5f8e1d"> 7230</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ_Msk               (0x1UL &lt;&lt; USB_OTG_GRSTCTL_DMAREQ_Pos) </span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf152b268977d411b34bf47e674a8239a"> 7231</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ                   USB_OTG_GRSTCTL_DMAREQ_Msk    </span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span><span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL_Pos               (31U)</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd9f38aa1f6dcc20c4eeb13a6547a46"> 7233</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL_Msk               (0x1UL &lt;&lt; USB_OTG_GRSTCTL_AHBIDL_Pos) </span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc525ece665c5448d652166bf962b7a"> 7234</a></span><span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL                   USB_OTG_GRSTCTL_AHBIDL_Msk    </span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"> 7236</span><span class="comment">/********************  Bit definition for USB_OTG_DIEPMSK register  ********************/</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"> 7237</span><span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM_Pos                (0U)</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d4f31482f2ac26051500e0c8f3a0869"> 7238</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM_Msk                (0x1UL &lt;&lt; USB_OTG_DIEPMSK_XFRCM_Pos) </span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5c0badd33dc95fa7897bd4bb558ad6"> 7239</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM                    USB_OTG_DIEPMSK_XFRCM_Msk     </span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"> 7240</span><span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM_Pos                 (1U)</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f93bf9a17e71b2f6d82c485ec81c464"> 7241</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPMSK_EPDM_Pos) </span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd42de5994316c7c765e349aceaf1718"> 7242</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM                     USB_OTG_DIEPMSK_EPDM_Msk      </span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"> 7243</span><span class="preprocessor">#define USB_OTG_DIEPMSK_TOM_Pos                  (3U)</span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3ef8fc38aa3179714c5ac82ac381e94"> 7244</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_TOM_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPMSK_TOM_Pos) </span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7329fbd5f4d78564704e80cbdcfb6a8f"> 7245</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_TOM                      USB_OTG_DIEPMSK_TOM_Msk       </span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span><span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos            (4U)</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7c9ebfa6013f1aed7b853573298a0a"> 7247</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk            (0x1UL &lt;&lt; USB_OTG_DIEPMSK_ITTXFEMSK_Pos) </span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a6c7819bcf9554d7f20c9ba4ad99dd"> 7248</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK                USB_OTG_DIEPMSK_ITTXFEMSK_Msk </span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"> 7249</span><span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM_Pos              (5U)</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9558bbbb276b63f32baf0dc2c9e37a87"> 7250</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM_Msk              (0x1UL &lt;&lt; USB_OTG_DIEPMSK_INEPNMM_Pos) </span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f85531f0e6f963d30dbc284c23fb92"> 7251</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM                  USB_OTG_DIEPMSK_INEPNMM_Msk   </span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"> 7252</span><span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM_Pos              (6U)</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4413974123f59fa698d3f79b8218016"> 7253</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM_Msk              (0x1UL &lt;&lt; USB_OTG_DIEPMSK_INEPNEM_Pos) </span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a366ee28afa322e37670c3eb5d0722"> 7254</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM                  USB_OTG_DIEPMSK_INEPNEM_Msk   </span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span><span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM_Pos               (8U)</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e7e1dc554fdd79e23762aac9e2338b0"> 7256</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPMSK_TXFURM_Pos) </span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d10ab688d3bf47aaf8180daf0624e9d"> 7257</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM                   USB_OTG_DIEPMSK_TXFURM_Msk    </span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"> 7258</span><span class="preprocessor">#define USB_OTG_DIEPMSK_BIM_Pos                  (9U)</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf510f548548201cdaef6370c77bd644"> 7259</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_BIM_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPMSK_BIM_Pos) </span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd5dbb2c67a3dd71a8fe6563441d243"> 7260</a></span><span class="preprocessor">#define USB_OTG_DIEPMSK_BIM                      USB_OTG_DIEPMSK_BIM_Msk       </span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"> 7262</span><span class="comment">/********************  Bit definition for USB_OTG_HPTXSTS register  ********************/</span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"> 7263</span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL_Pos             (0U)</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49ec3e222a628b813a802f9ebb28448"> 7264</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL_Msk             (0xFFFFUL &lt;&lt; USB_OTG_HPTXSTS_PTXFSAVL_Pos) </span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37734d4115211633d584e59cbeabe19"> 7265</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL                 USB_OTG_HPTXSTS_PTXFSAVL_Msk  </span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"> 7266</span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_Pos              (16U)</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a34e5dc4826091ab53667fa1d0d6d7"> 7267</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_Msk              (0xFFUL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338e5e7a3613da0d1dbca7bcdced15ca"> 7268</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV                  USB_OTG_HPTXSTS_PTXQSAV_Msk   </span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0029668daec1137fa7373e7b151099ac"> 7269</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_0                (0x01UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96badb4855acc006656a4045db4170f2"> 7270</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_1                (0x02UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e29269f12dd3a01bdccd31b5fefcdf"> 7271</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_2                (0x04UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac36241d1f9e6a781b55952f6ae8ca4ea"> 7272</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_3                (0x08UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf8f748b5a048fd46fc3c710daddf2a"> 7273</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_4                (0x10UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0ab79df9fad1b945edb6384dbc8e3d"> 7274</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_5                (0x20UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba458280e9d6532dd12837a90742f408"> 7275</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_6                (0x40UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873ee2b3f86e357de46cd936a899ed31"> 7276</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_7                (0x80UL &lt;&lt; USB_OTG_HPTXSTS_PTXQSAV_Pos) </span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_Pos              (24U)</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4378a888dfbf5185446cdf184521471b"> 7279</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_Msk              (0xFFUL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c9381ee78a71b8c91e76a974fd633f1"> 7280</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP                  USB_OTG_HPTXSTS_PTXQTOP_Msk   </span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4f9d82388f22aedd70ffc2074f8526"> 7281</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_0                (0x01UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b75ae59aa46eb3f366e0c0eb18a953e"> 7282</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_1                (0x02UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c079a1cad8c676ff57e997fddcc939"> 7283</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_2                (0x04UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f71961a65f5c88a0bcfea71c88bfab"> 7284</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_3                (0x08UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10291d16c7f539b1fb2d6e0b22fd7cbf"> 7285</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_4                (0x10UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bac7d58ce0353c4570601a5a8c04090"> 7286</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_5                (0x20UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164af5e3ff7a7c104028840b5ccb8447"> 7287</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_6                (0x40UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66e43fdfea8df808ae46b41537c5b0a"> 7288</a></span><span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_7                (0x80UL &lt;&lt; USB_OTG_HPTXSTS_PTXQTOP_Pos) </span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"> 7290</span><span class="comment">/********************  Bit definition for USB_OTG_HAINT register  ********************/</span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"> 7291</span><span class="preprocessor">#define USB_OTG_HAINT_HAINT_Pos                  (0U)</span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d40f68bf4ce28cec78ad449152f16e2"> 7292</a></span><span class="preprocessor">#define USB_OTG_HAINT_HAINT_Msk                  (0xFFFFUL &lt;&lt; USB_OTG_HAINT_HAINT_Pos) </span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f6ce630f54df1a49314012a612d98d"> 7293</a></span><span class="preprocessor">#define USB_OTG_HAINT_HAINT                      USB_OTG_HAINT_HAINT_Msk       </span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"> 7295</span><span class="comment">/********************  Bit definition for USB_OTG_DOEPMSK register  ********************/</span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"> 7296</span><span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM_Pos                (0U)</span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722790431dd642e348bcded588d7e824"> 7297</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPMSK_XFRCM_Pos) </span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e4371d47a5b0cfcc1235fbb9fbd7931"> 7298</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM                    USB_OTG_DOEPMSK_XFRCM_Msk     </span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"> 7299</span><span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM_Pos                 (1U)</span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b3d4b03a79afdb9c3a5b9e40d07158"> 7300</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPMSK_EPDM_Pos) </span></div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6078d0855016e26c85d0a5b935e6f6ba"> 7301</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM                     USB_OTG_DOEPMSK_EPDM_Msk      </span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"> 7302</span><span class="preprocessor">#define USB_OTG_DOEPMSK_AHBERRM_Pos              (2U)</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec4375fe9d10b890e84c603398653dbd"> 7303</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_AHBERRM_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPMSK_AHBERRM_Pos) </span></div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc5eeb0500ce7832cf607829de07dc06"> 7304</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_AHBERRM                  USB_OTG_DOEPMSK_AHBERRM_Msk   </span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"> 7305</span><span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM_Pos                (3U)</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafccb9d1a7a0af8c8ed2be97eff94a8d1"> 7306</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPMSK_STUPM_Pos) </span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb61e805f1e512b80a7b33efcca6182e"> 7307</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM                    USB_OTG_DOEPMSK_STUPM_Msk     </span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"> 7308</span><span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM_Pos               (4U)</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7df1cf9a2583c2a2c079c2743db0c0a"> 7309</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPMSK_OTEPDM_Pos) </span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad472667f09c79f0ca122586ae032e9df"> 7310</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM                   USB_OTG_DOEPMSK_OTEPDM_Msk    </span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"> 7311</span><span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM_Pos             (5U)</span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2715f06a8df58db51a00016f761d6b0"> 7312</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM_Msk             (0x1UL &lt;&lt; USB_OTG_DOEPMSK_OTEPSPRM_Pos) </span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b959b8d57d5bace18e35d95de09a77"> 7313</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM                 USB_OTG_DOEPMSK_OTEPSPRM_Msk  </span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"> 7314</span><span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP_Pos              (6U)</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990e43476d2858b9b8b0a1e10ddd3ca1"> 7315</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPMSK_B2BSTUP_Pos) </span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ef878371c32d6157a619ec42144c09"> 7316</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP                  USB_OTG_DOEPMSK_B2BSTUP_Msk   </span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"> 7317</span><span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM_Pos                 (8U)</span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf413b92fd7377313378c481fbf28c6f0"> 7318</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPMSK_OPEM_Pos) </span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bf486957377a746a55ae6203ea697c"> 7319</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM                     USB_OTG_DOEPMSK_OPEM_Msk      </span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"> 7320</span><span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM_Pos                 (9U)</span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93f1e928648830df23013e8868ed53a"> 7321</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPMSK_BOIM_Pos) </span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980f37cfb000d12f7752530986d5069c"> 7322</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM                     USB_OTG_DOEPMSK_BOIM_Msk      </span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"> 7323</span><span class="preprocessor">#define USB_OTG_DOEPMSK_BERRM_Pos                (12U)</span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad22af854eb20c0c8f6c718703aa06cc"> 7324</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_BERRM_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPMSK_BERRM_Pos) </span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaac35f8747cd753d8534cfd8d6f4e6f2"> 7325</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_BERRM                    USB_OTG_DOEPMSK_BERRM_Msk      </span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"> 7326</span><span class="preprocessor">#define USB_OTG_DOEPMSK_NAKM_Pos                 (13U)</span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4282f15a3f24294c3de271447aa0b53a"> 7327</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_NAKM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPMSK_NAKM_Pos) </span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377812e187288777184fec2d96929ac3"> 7328</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_NAKM                     USB_OTG_DOEPMSK_NAKM_Msk      </span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"> 7329</span><span class="preprocessor">#define USB_OTG_DOEPMSK_NYETM_Pos                (14U)</span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d2f79cc4d6c27cc7d24cc63b2103d0"> 7330</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_NYETM_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPMSK_NYETM_Pos) </span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a60db81ca4a7ab4ce864d70c5235498"> 7331</a></span><span class="preprocessor">#define USB_OTG_DOEPMSK_NYETM                    USB_OTG_DOEPMSK_NYETM_Msk     </span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"> 7332</span><span class="comment">/********************  Bit definition for USB_OTG_GINTSTS register  ********************/</span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"> 7333</span><span class="preprocessor">#define USB_OTG_GINTSTS_CMOD_Pos                 (0U)</span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38b6e32c779099c6cdba55e857f33e0"> 7334</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_CMOD_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTSTS_CMOD_Pos) </span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga357496f2734867ddaf5a00cc61ff0191"> 7335</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_CMOD                     USB_OTG_GINTSTS_CMOD_Msk      </span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"> 7336</span><span class="preprocessor">#define USB_OTG_GINTSTS_MMIS_Pos                 (1U)</span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6421c9e8b57f5343e197c85008ae82d5"> 7337</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_MMIS_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTSTS_MMIS_Pos) </span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c1ac0fa6a6a1b95d1dfc2b90383a39"> 7338</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_MMIS                     USB_OTG_GINTSTS_MMIS_Msk      </span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"> 7339</span><span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT_Pos               (2U)</span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7154d80c30c1c71720c35ce47aed996b"> 7340</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_OTGINT_Pos) </span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7ff1e46bfa5481522003726a1b6304"> 7341</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT                   USB_OTG_GINTSTS_OTGINT_Msk    </span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"> 7342</span><span class="preprocessor">#define USB_OTG_GINTSTS_SOF_Pos                  (3U)</span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b32ff2365c138b8454bec261a44e5"> 7343</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_SOF_Msk                  (0x1UL &lt;&lt; USB_OTG_GINTSTS_SOF_Pos) </span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478373e0aea76bfad1c9d8e93c33a2f8"> 7344</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_SOF                      USB_OTG_GINTSTS_SOF_Msk       </span></div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"> 7345</span><span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL_Pos               (4U)</span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb089db587ace41b14385dda34247e5"> 7346</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_RXFLVL_Pos) </span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7c264becfe7a116ae20933173b1e5b"> 7347</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL                   USB_OTG_GINTSTS_RXFLVL_Msk    </span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"> 7348</span><span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE_Pos               (5U)</span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750ef2111fed4186378990d5b4604911"> 7349</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_NPTXFE_Pos) </span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84f417f4c311418505bcd04e6b9cbdf"> 7350</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE                   USB_OTG_GINTSTS_NPTXFE_Msk    </span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"> 7351</span><span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF_Pos             (6U)</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac8bce3f4c26db797f4d5bc1fbbf56a3"> 7352</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF_Msk             (0x1UL &lt;&lt; USB_OTG_GINTSTS_GINAKEFF_Pos) </span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf16d8b480c90018eaf6a717c989100"> 7353</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF                 USB_OTG_GINTSTS_GINAKEFF_Msk  </span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"> 7354</span><span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos           (7U)</span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2197d4cc945121d9c75d7d9701e64c5"> 7355</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk           (0x1UL &lt;&lt; USB_OTG_GINTSTS_BOUTNAKEFF_Pos) </span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2966f09bafa5de7b1ee2bbddfc2628fc"> 7356</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF               USB_OTG_GINTSTS_BOUTNAKEFF_Msk </span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"> 7357</span><span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP_Pos                (10U)</span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d506f6959a079205ed975944e8e1189"> 7358</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP_Msk                (0x1UL &lt;&lt; USB_OTG_GINTSTS_ESUSP_Pos) </span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d72bb12c0c5bf1d17290c49b392027"> 7359</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP                    USB_OTG_GINTSTS_ESUSP_Msk     </span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"> 7360</span><span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP_Pos              (11U)</span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e012bb063b871af8f27698f652d757d"> 7361</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_USBSUSP_Pos) </span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd16c90192e1c43d95c16265f86cdd5d"> 7362</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP                  USB_OTG_GINTSTS_USBSUSP_Msk   </span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"> 7363</span><span class="preprocessor">#define USB_OTG_GINTSTS_USBRST_Pos               (12U)</span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cc0c061635f5ac73557643af51a1441"> 7364</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_USBRST_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_USBRST_Pos) </span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga446f240725aaa8a702b70763cef41661"> 7365</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_USBRST                   USB_OTG_GINTSTS_USBRST_Msk    </span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"> 7366</span><span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE_Pos              (13U)</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4300a8cbfa6b81490d1747b67966f63b"> 7367</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_ENUMDNE_Pos) </span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d4e3bdfdfc08a0cc2db20a34cbd598"> 7368</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE                  USB_OTG_GINTSTS_ENUMDNE_Msk   </span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"> 7369</span><span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP_Pos              (14U)</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca4fde1933a925bf08275f0dc66fab3"> 7370</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_ISOODRP_Pos) </span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad550fd1c59868de214b47c06ef72af16"> 7371</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP                  USB_OTG_GINTSTS_ISOODRP_Msk   </span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"> 7372</span><span class="preprocessor">#define USB_OTG_GINTSTS_EOPF_Pos                 (15U)</span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c09e625f1d9bc1b803c5930d0e0298"> 7373</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_EOPF_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTSTS_EOPF_Pos) </span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e72bb03e22a40500af8f0cf4a34d4a8"> 7374</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_EOPF                     USB_OTG_GINTSTS_EOPF_Msk      </span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"> 7375</span><span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT_Pos               (18U)</span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17b5ac65578ca653e41479144a6f1fc"> 7376</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_IEPINT_Pos) </span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba3464cca97f65b232975c7ede5f3928"> 7377</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT                   USB_OTG_GINTSTS_IEPINT_Msk    </span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"> 7378</span><span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT_Pos               (19U)</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005e49f60424a85b2abd5315691093dd"> 7379</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_OEPINT_Pos) </span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7191a4ff25e5834f2ebdf0b61103294b"> 7380</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT                   USB_OTG_GINTSTS_OEPINT_Msk    </span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"> 7381</span><span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR_Pos             (20U)</span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf380deb48e6ff5e99ab18c74684dd51e"> 7382</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR_Msk             (0x1UL &lt;&lt; USB_OTG_GINTSTS_IISOIXFR_Pos) </span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d9ad7356460a81cfb01e4a39d9fe14"> 7383</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR                 USB_OTG_GINTSTS_IISOIXFR_Msk  </span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span><span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos    (21U)</span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038bf029239a7327a134697d89adf4d2"> 7385</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk    (0x1UL &lt;&lt; USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) </span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590d7ef0d41e8499b968429da4bbe289"> 7386</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT        USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk </span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span><span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP_Pos            (22U)</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7b0f4c8c2bbc97f303685f3d236bb0b"> 7388</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP_Msk            (0x1UL &lt;&lt; USB_OTG_GINTSTS_DATAFSUSP_Pos) </span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3ca6a1a8087c2c60a6980fa365776d"> 7389</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP                USB_OTG_GINTSTS_DATAFSUSP_Msk </span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span><span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT_Pos              (24U)</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d8553b58efc1196c9390088c8c28cac"> 7391</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_HPRTINT_Pos) </span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea3470d78914a470f9aba4367f7609d"> 7392</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT                  USB_OTG_GINTSTS_HPRTINT_Msk   </span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"> 7393</span><span class="preprocessor">#define USB_OTG_GINTSTS_HCINT_Pos                (25U)</span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367de65d703dfe6cb6db52c76f996f85"> 7394</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_HCINT_Msk                (0x1UL &lt;&lt; USB_OTG_GINTSTS_HCINT_Pos) </span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc1e52a9576a68e762d473c74225d2a"> 7395</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_HCINT                    USB_OTG_GINTSTS_HCINT_Msk     </span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"> 7396</span><span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE_Pos                (26U)</span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16028501b6619df3019f71876b649884"> 7397</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE_Msk                (0x1UL &lt;&lt; USB_OTG_GINTSTS_PTXFE_Pos) </span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce397157106fc508c7f067d8efb7396"> 7398</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE                    USB_OTG_GINTSTS_PTXFE_Msk     </span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"> 7399</span><span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG_Pos              (28U)</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99288d13e884a0c4c554d3219bf56f51"> 7400</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_CIDSCHG_Pos) </span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931ec3cde136bc655953191000a16855"> 7401</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG                  USB_OTG_GINTSTS_CIDSCHG_Msk   </span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"> 7402</span><span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT_Pos              (29U)</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bf091e3d68accaeb0237700d77c9fc3"> 7403</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT_Msk              (0x1UL &lt;&lt; USB_OTG_GINTSTS_DISCINT_Pos) </span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7ef887fec0170857c82ad7a142cce98"> 7404</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT                  USB_OTG_GINTSTS_DISCINT_Msk   </span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span><span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT_Pos               (30U)</span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cf1033876ca51d197c2652b87bd084"> 7406</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_SRQINT_Pos) </span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f152a76e8a4457cf7f2cd93a95d3fd"> 7407</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT                   USB_OTG_GINTSTS_SRQINT_Msk    </span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"> 7408</span><span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT_Pos               (31U)</span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0607db8d81e1637d4f91fbddb26bc25"> 7409</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTSTS_WKUINT_Pos) </span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60bc942876444a039c20070d3a91055e"> 7410</a></span><span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT                   USB_OTG_GINTSTS_WKUINT_Msk    </span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"> 7412</span><span class="comment">/********************  Bit definition for USB_OTG_GINTMSK register  ********************/</span></div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"> 7413</span><span class="preprocessor">#define USB_OTG_GINTMSK_MMISM_Pos                (1U)</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ccb0f8c7955022c74175b060f1a5e4"> 7414</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_MMISM_Msk                (0x1UL &lt;&lt; USB_OTG_GINTMSK_MMISM_Pos) </span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49ccdddf721bcdb2d44915f210b3e2e2"> 7415</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_MMISM                    USB_OTG_GINTMSK_MMISM_Msk     </span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"> 7416</span><span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT_Pos               (2U)</span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff43c3b891b1e76c1e0242a2bab658c"> 7417</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_OTGINT_Pos) </span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1138fd4386ac29900b5c46ec7754b4ff"> 7418</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT                   USB_OTG_GINTMSK_OTGINT_Msk    </span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"> 7419</span><span class="preprocessor">#define USB_OTG_GINTMSK_SOFM_Pos                 (3U)</span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03618e5abf25fbd2f495b47e6121402a"> 7420</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_SOFM_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTMSK_SOFM_Pos) </span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd83cf86e077c35fdc47e2a2666b391"> 7421</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_SOFM                     USB_OTG_GINTMSK_SOFM_Msk      </span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"> 7422</span><span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM_Pos              (4U)</span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0f9299eaf0a9987bb07d6d4ba05228"> 7423</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM_Msk              (0x1UL &lt;&lt; USB_OTG_GINTMSK_RXFLVLM_Pos) </span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca853066f092884b6c6af005eee77ed"> 7424</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM                  USB_OTG_GINTMSK_RXFLVLM_Msk   </span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"> 7425</span><span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM_Pos              (5U)</span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67278c309dddbbaa4cc520416c60d9be"> 7426</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM_Msk              (0x1UL &lt;&lt; USB_OTG_GINTMSK_NPTXFEM_Pos) </span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b7860f3dc90a9f46e46e2dc133f2e4"> 7427</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM                  USB_OTG_GINTMSK_NPTXFEM_Msk   </span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"> 7428</span><span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM_Pos            (6U)</span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53aed86becf8549f65f3038d0d5da115"> 7429</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM_Msk            (0x1UL &lt;&lt; USB_OTG_GINTMSK_GINAKEFFM_Pos) </span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb2bbcd11ddee87630472eb01897d3d"> 7430</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM                USB_OTG_GINTMSK_GINAKEFFM_Msk </span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"> 7431</span><span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM_Pos            (7U)</span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360c770dba2809d002ba1cf317179988"> 7432</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM_Msk            (0x1UL &lt;&lt; USB_OTG_GINTMSK_GONAKEFFM_Pos) </span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9de7677f70e7fcb4dab90228bdb484"> 7433</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM                USB_OTG_GINTMSK_GONAKEFFM_Msk </span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"> 7434</span><span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM_Pos               (10U)</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed33a7a408afafbce8c6243e2345433"> 7435</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_ESUSPM_Pos) </span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa0fc70a7e7198d7d6f179d9cae29394"> 7436</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM                   USB_OTG_GINTMSK_ESUSPM_Msk    </span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"> 7437</span><span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM_Pos             (11U)</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cee5301fb072bbea3e3b095d12e08d"> 7438</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM_Msk             (0x1UL &lt;&lt; USB_OTG_GINTMSK_USBSUSPM_Pos) </span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7afb2b0396964430aeb1c7650012fe6"> 7439</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM                 USB_OTG_GINTMSK_USBSUSPM_Msk  </span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"> 7440</span><span class="preprocessor">#define USB_OTG_GINTMSK_USBRST_Pos               (12U)</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9356341b405c61209433fd206e5edc4"> 7441</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_USBRST_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_USBRST_Pos) </span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0935f9f5fb77fee0755ceaaa787bb7f6"> 7442</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_USBRST                   USB_OTG_GINTMSK_USBRST_Msk    </span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"> 7443</span><span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM_Pos             (13U)</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc647118b4e7ef089e014a6da2e42f9e"> 7444</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM_Msk             (0x1UL &lt;&lt; USB_OTG_GINTMSK_ENUMDNEM_Pos) </span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066078d17a4216093855cc210ab6764"> 7445</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM                 USB_OTG_GINTMSK_ENUMDNEM_Msk  </span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"> 7446</span><span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM_Pos             (14U)</span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga442bbb88091efa2c2f707909e51477f3"> 7447</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM_Msk             (0x1UL &lt;&lt; USB_OTG_GINTMSK_ISOODRPM_Pos) </span></div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e01710480bf4d5edf5c344798c88624"> 7448</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM                 USB_OTG_GINTMSK_ISOODRPM_Msk  </span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"> 7449</span><span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM_Pos                (15U)</span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53404953b235600349f7f631caff940b"> 7450</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM_Msk                (0x1UL &lt;&lt; USB_OTG_GINTMSK_EOPFM_Pos) </span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd06eee1627ac5ba7212a728f19e4fe8"> 7451</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM                    USB_OTG_GINTMSK_EOPFM_Msk     </span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"> 7452</span><span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM_Pos               (17U)</span></div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf538166d934b884ae39bdfe98cbd16b6"> 7453</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_EPMISM_Pos) </span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35ecb8ef940b0ace19712f5fefa1193c"> 7454</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM                   USB_OTG_GINTMSK_EPMISM_Msk    </span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"> 7455</span><span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT_Pos               (18U)</span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae283ace2a396c147245a581322b25761"> 7456</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_IEPINT_Pos) </span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7b0d0879e3d57e3a21610ab590da6ae"> 7457</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT                   USB_OTG_GINTMSK_IEPINT_Msk    </span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"> 7458</span><span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT_Pos               (19U)</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdffda36a1a980f7d77038e2e5acb29"> 7459</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_OEPINT_Pos) </span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff1341cabf6155e197f657b12237dbb8"> 7460</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT                   USB_OTG_GINTMSK_OEPINT_Msk    </span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"> 7461</span><span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM_Pos            (20U)</span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932753540aef5f14f8801ea26789cef4"> 7462</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM_Msk            (0x1UL &lt;&lt; USB_OTG_GINTMSK_IISOIXFRM_Pos) </span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a505c6af38c507dfe84028d6194e08e"> 7463</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM                USB_OTG_GINTMSK_IISOIXFRM_Msk </span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"> 7464</span><span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos      (21U)</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7fc2d5326991ca1857dcc4825688d21"> 7465</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk      (0x1UL &lt;&lt; USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) </span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1"> 7466</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM          USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk </span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"> 7467</span><span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM_Pos               (22U)</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941f4e537d06501247b906cbd37410c7"> 7468</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_FSUSPM_Pos) </span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29d6ecd5e6c802a6214b814f6466b58"> 7469</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM                   USB_OTG_GINTMSK_FSUSPM_Msk    </span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span><span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM_Pos                (24U)</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f3349ecf1e586219b22452f93d3725"> 7471</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM_Msk                (0x1UL &lt;&lt; USB_OTG_GINTMSK_PRTIM_Pos) </span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b1d4a903966e3ad62a8c299875a082"> 7472</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM                    USB_OTG_GINTMSK_PRTIM_Msk     </span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"> 7473</span><span class="preprocessor">#define USB_OTG_GINTMSK_HCIM_Pos                 (25U)</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91482bd34447d0e44c2bf4ad9b9e3aa0"> 7474</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_HCIM_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTMSK_HCIM_Pos) </span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff8e84db67f2f7c46998c2236f9c6cc"> 7475</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_HCIM                     USB_OTG_GINTMSK_HCIM_Msk      </span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"> 7476</span><span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM_Pos               (26U)</span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7146797fddc3a6bae1b081568810f35e"> 7477</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM_Msk               (0x1UL &lt;&lt; USB_OTG_GINTMSK_PTXFEM_Pos) </span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2744ae4d8e4c018a9a541af8ce68d01d"> 7478</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM                   USB_OTG_GINTMSK_PTXFEM_Msk    </span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"> 7479</span><span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM_Pos             (28U)</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4b71ca238b78977cad1c0362044065"> 7480</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM_Msk             (0x1UL &lt;&lt; USB_OTG_GINTMSK_CIDSCHGM_Pos) </span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe390b69b7379dc93f9c25b6b35a71f2"> 7481</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM                 USB_OTG_GINTMSK_CIDSCHGM_Msk  </span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"> 7482</span><span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT_Pos              (29U)</span></div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f387040509ac1ea94b3dbc95302e54"> 7483</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT_Msk              (0x1UL &lt;&lt; USB_OTG_GINTMSK_DISCINT_Pos) </span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de24048cab1948503c26d09ee5a4397"> 7484</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT                  USB_OTG_GINTMSK_DISCINT_Msk   </span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"> 7485</span><span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM_Pos                (30U)</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga075abd906877496518197feccbd33643"> 7486</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM_Msk                (0x1UL &lt;&lt; USB_OTG_GINTMSK_SRQIM_Pos) </span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896592b90dc012f3c4d004cd2280fb8f"> 7487</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM                    USB_OTG_GINTMSK_SRQIM_Msk     </span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"> 7488</span><span class="preprocessor">#define USB_OTG_GINTMSK_WUIM_Pos                 (31U)</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf042e8854e22eacdba2faa356fe1b58"> 7489</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_WUIM_Msk                 (0x1UL &lt;&lt; USB_OTG_GINTMSK_WUIM_Pos) </span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab641d285c79ab1b54c1d0c615afe87f5"> 7490</a></span><span class="preprocessor">#define USB_OTG_GINTMSK_WUIM                     USB_OTG_GINTMSK_WUIM_Msk      </span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"> 7492</span><span class="comment">/********************  Bit definition for USB_OTG_DAINT register  ********************/</span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"> 7493</span><span class="preprocessor">#define USB_OTG_DAINT_IEPINT_Pos                 (0U)</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0458c7203562b2f88f6301ee5914b5be"> 7494</a></span><span class="preprocessor">#define USB_OTG_DAINT_IEPINT_Msk                 (0xFFFFUL &lt;&lt; USB_OTG_DAINT_IEPINT_Pos) </span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac640d7686606412f8b3593fc3bc76976"> 7495</a></span><span class="preprocessor">#define USB_OTG_DAINT_IEPINT                     USB_OTG_DAINT_IEPINT_Msk      </span></div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"> 7496</span><span class="preprocessor">#define USB_OTG_DAINT_OEPINT_Pos                 (16U)</span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1224c9e9728d40025d9326e31a0c6b"> 7497</a></span><span class="preprocessor">#define USB_OTG_DAINT_OEPINT_Msk                 (0xFFFFUL &lt;&lt; USB_OTG_DAINT_OEPINT_Pos) </span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1da6e6b0cb689727710c7c23162fb5d"> 7498</a></span><span class="preprocessor">#define USB_OTG_DAINT_OEPINT                     USB_OTG_DAINT_OEPINT_Msk      </span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"> 7500</span><span class="comment">/********************  Bit definition for USB_OTG_HAINTMSK register  ********************/</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"> 7501</span><span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM_Pos              (0U)</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326da6d7c5280028f57cf69bc5958b4a"> 7502</a></span><span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM_Msk              (0xFFFFUL &lt;&lt; USB_OTG_HAINTMSK_HAINTM_Pos) </span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1f2419baf94819340bd759b09004121"> 7503</a></span><span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM                  USB_OTG_HAINTMSK_HAINTM_Msk   </span></div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"> 7505</span><span class="comment">/********************  Bit definition for USB_OTG_GRXSTSP register  ********************/</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"> 7506</span><span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM_Pos                (0U)</span></div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34de745d37102b0c8d8bc0daac0437a4"> 7507</a></span><span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM_Msk                (0xFUL &lt;&lt; USB_OTG_GRXSTSP_EPNUM_Pos) </span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09b6ae9c0db0348ae11d171912651bf2"> 7508</a></span><span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM                    USB_OTG_GRXSTSP_EPNUM_Msk     </span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"> 7509</span><span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT_Pos                 (4U)</span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffd3da88ae4fb7c15b79e072e2230441"> 7510</a></span><span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT_Msk                 (0x7FFUL &lt;&lt; USB_OTG_GRXSTSP_BCNT_Pos) </span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7cc28354cac4479286e02df84b82eaa"> 7511</a></span><span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT                     USB_OTG_GRXSTSP_BCNT_Msk      </span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"> 7512</span><span class="preprocessor">#define USB_OTG_GRXSTSP_DPID_Pos                 (15U)</span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f9198db9bcb93fc1823fe6278c06ad"> 7513</a></span><span class="preprocessor">#define USB_OTG_GRXSTSP_DPID_Msk                 (0x3UL &lt;&lt; USB_OTG_GRXSTSP_DPID_Pos) </span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89a85cea9c8ee8cea016f80c1354b0e2"> 7514</a></span><span class="preprocessor">#define USB_OTG_GRXSTSP_DPID                     USB_OTG_GRXSTSP_DPID_Msk      </span></div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"> 7515</span><span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS_Pos               (17U)</span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6c9af341038ba6622a9ac14e0aeda"> 7516</a></span><span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS_Msk               (0xFUL &lt;&lt; USB_OTG_GRXSTSP_PKTSTS_Pos) </span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968cdd119ee75647a2ab2a6beecd54fc"> 7517</a></span><span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS                   USB_OTG_GRXSTSP_PKTSTS_Msk    </span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"> 7519</span><span class="comment">/********************  Bit definition for USB_OTG_DAINTMSK register  ********************/</span></div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"> 7520</span><span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM_Pos                (0U)</span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff61f58b2d93be3d36f44794981e80c"> 7521</a></span><span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM_Msk                (0xFFFFUL &lt;&lt; USB_OTG_DAINTMSK_IEPM_Pos) </span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eaacec55a1e6d5ea06babfacf6a77c"> 7522</a></span><span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM                    USB_OTG_DAINTMSK_IEPM_Msk     </span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"> 7523</span><span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM_Pos                (16U)</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dad56d8d5e8ced81ff1486b8f8b82c"> 7524</a></span><span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM_Msk                (0xFFFFUL &lt;&lt; USB_OTG_DAINTMSK_OEPM_Pos) </span></div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e90f8633158170a810a7b739d280aa"> 7525</a></span><span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM                    USB_OTG_DAINTMSK_OEPM_Msk     </span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"> 7527</span><span class="comment">/********************  Bit definition for USB_OTG_GRXFSIZ register  ********************/</span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span><span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD_Pos                 (0U)</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19912b7862dbda078a7c986251282051"> 7529</a></span><span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD_Msk                 (0xFFFFUL &lt;&lt; USB_OTG_GRXFSIZ_RXFD_Pos) </span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645e153273d36f18999be31a5f9c152b"> 7530</a></span><span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD                     USB_OTG_GRXFSIZ_RXFD_Msk      </span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"> 7532</span><span class="comment">/********************  Bit definition for USB_OTG_DVBUSDIS register  ********************/</span></div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"> 7533</span><span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT_Pos              (0U)</span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d481daeec0e3867bc14ddbf33c668b"> 7534</a></span><span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT_Msk              (0xFFFFUL &lt;&lt; USB_OTG_DVBUSDIS_VBUSDT_Pos) </span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga749c7152aea411faaaeec1b43afb43e5"> 7535</a></span><span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT                  USB_OTG_DVBUSDIS_VBUSDT_Msk   </span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span><span class="comment">/********************  Bit definition for OTG register  ********************/</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span><span class="preprocessor">#define USB_OTG_NPTXFSA_Pos                      (0U)</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d574718d661d828fdbd50dd9de84f79"> 7539</a></span><span class="preprocessor">#define USB_OTG_NPTXFSA_Msk                      (0xFFFFUL &lt;&lt; USB_OTG_NPTXFSA_Pos) </span></div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7288bc9a03bd0068584bfbf7a00de132"> 7540</a></span><span class="preprocessor">#define USB_OTG_NPTXFSA                          USB_OTG_NPTXFSA_Msk           </span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"> 7541</span><span class="preprocessor">#define USB_OTG_NPTXFD_Pos                       (16U)</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga925ee7600d2f4c33f4ada106ad2da436"> 7542</a></span><span class="preprocessor">#define USB_OTG_NPTXFD_Msk                       (0xFFFFUL &lt;&lt; USB_OTG_NPTXFD_Pos) </span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa42909f04dfa46977d5d95ba84a81f7a"> 7543</a></span><span class="preprocessor">#define USB_OTG_NPTXFD                           USB_OTG_NPTXFD_Msk            </span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"> 7544</span><span class="preprocessor">#define USB_OTG_TX0FSA_Pos                       (0U)</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1135e855d8d6bd816ab72978a82217d5"> 7545</a></span><span class="preprocessor">#define USB_OTG_TX0FSA_Msk                       (0xFFFFUL &lt;&lt; USB_OTG_TX0FSA_Pos) </span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878564768aedb86dd987f933edd56ded"> 7546</a></span><span class="preprocessor">#define USB_OTG_TX0FSA                           USB_OTG_TX0FSA_Msk            </span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"> 7547</span><span class="preprocessor">#define USB_OTG_TX0FD_Pos                        (16U)</span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9db88da5ed817b0e836a7fe631b8a3c"> 7548</a></span><span class="preprocessor">#define USB_OTG_TX0FD_Msk                        (0xFFFFUL &lt;&lt; USB_OTG_TX0FD_Pos) </span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6ed0dba3c92506928f19a8dae4a4cd"> 7549</a></span><span class="preprocessor">#define USB_OTG_TX0FD                            USB_OTG_TX0FD_Msk             </span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"> 7551</span><span class="comment">/********************  Bit definition forUSB_OTG_DVBUSPULSE register  ********************/</span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"> 7552</span><span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP_Pos            (0U)</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0f53728ef57cfd0c9099458e5ede08b"> 7553</a></span><span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP_Msk            (0xFFFUL &lt;&lt; USB_OTG_DVBUSPULSE_DVBUSP_Pos) </span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc9a44df3a6bf09319feb0ade70219b"> 7554</a></span><span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP                USB_OTG_DVBUSPULSE_DVBUSP_Msk </span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"> 7556</span><span class="comment">/********************  Bit definition for USB_OTG_GNPTXSTS register  ********************/</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"> 7557</span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos            (0U)</span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f2d1e26e3ce0e261b8fbe6fe2797edc"> 7558</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk            (0xFFFFUL &lt;&lt; USB_OTG_GNPTXSTS_NPTXFSAV_Pos) </span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0f0efb60ff9965a1ef407bb36b0c9b"> 7559</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV                USB_OTG_GNPTXSTS_NPTXFSAV_Msk </span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"> 7561</span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos            (16U)</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca3b71a13949ca23c81dfd7901d5078e"> 7562</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk            (0xFFUL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbb974d940609afd19b073574c40019"> 7563</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV                USB_OTG_GNPTXSTS_NPTQXSAV_Msk </span></div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7731a3940c52add8741a9102d1d921b4"> 7564</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_0              (0x01UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaead027a78b6c561c4ab16a7b138373c"> 7565</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_1              (0x02UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0af12c08cce383a26e0eef3c6a6fa72"> 7566</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_2              (0x04UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896f6671b046ebcba5dde1f267508c2f"> 7567</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_3              (0x08UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga207fc30605e39e471f9790f69e3fac74"> 7568</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_4              (0x10UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2c61ea0a8811b95ea5880adf869e0b"> 7569</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_5              (0x20UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga787291b79ab2b19dcd87a188a8ad0c7b"> 7570</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_6              (0x40UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1212da7f367d7ccc3bb3db806c0293c"> 7571</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_7              (0x80UL &lt;&lt; USB_OTG_GNPTXSTS_NPTQXSAV_Pos) </span></div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"> 7573</span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos            (24U)</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga730120d7b71007fb05f5e74b8d3e6264"> 7574</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk            (0x7FUL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111271d7bfdc7155f029c2402d2bac41"> 7575</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP                USB_OTG_GNPTXSTS_NPTXQTOP_Msk </span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e940aac39f5922c0b7c6ffa797ce691"> 7576</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_0              (0x01UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff80fe229f3a0ca31450cf037ad3117"> 7577</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_1              (0x02UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb3f5554d1d052c25cba115f406d6f07"> 7578</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_2              (0x04UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9fd208770d7a63c0c031fed2b650d19"> 7579</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_3              (0x08UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963a180ae1705b5161555d23fc8f9a1e"> 7580</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_4              (0x10UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad681db11aef73b8b65b2528f31fa9668"> 7581</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_5              (0x20UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba22a705c0bd9f3c18a22afcddd3edc4"> 7582</a></span><span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_6              (0x40UL &lt;&lt; USB_OTG_GNPTXSTS_NPTXQTOP_Pos) </span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"> 7584</span><span class="comment">/********************  Bit definition for USB_OTG_DTHRCTL register  ********************/</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"> 7585</span><span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN_Pos          (0U)</span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5a75e2c30cc44403d12a7fa3f3bbd6"> 7586</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN_Msk          (0x1UL &lt;&lt; USB_OTG_DTHRCTL_NONISOTHREN_Pos) </span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90deedb84e953f01c80f382926cc07f7"> 7587</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN              USB_OTG_DTHRCTL_NONISOTHREN_Msk </span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"> 7588</span><span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN_Pos             (1U)</span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1a2aa524f45130efc83e053acb865b"> 7589</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN_Msk             (0x1UL &lt;&lt; USB_OTG_DTHRCTL_ISOTHREN_Pos) </span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e741a79f38ab24adc52bd7143af049"> 7590</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN                 USB_OTG_DTHRCTL_ISOTHREN_Msk  </span></div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"> 7592</span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_Pos             (2U)</span></div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e14dc940b6baf117c256d9c60aa2e0"> 7593</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_Msk             (0x1FFUL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89abc875678e55dd6f0404d06fd71ac4"> 7594</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN                 USB_OTG_DTHRCTL_TXTHRLEN_Msk  </span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc7e5363efa0a295aa92980b6cc04fa"> 7595</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_0               (0x001UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e5b0ffa7872b1a86a5c1b595e1010e"> 7596</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_1               (0x002UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f69f648818f4c055d939afc66946ae"> 7597</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_2               (0x004UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf30c1d04c0cdd9d55beae15953ec7693"> 7598</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_3               (0x008UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b7ac9081652b86cba455dd0241ec67"> 7599</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_4               (0x010UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adde0e7e9543650a413afa08241a990"> 7600</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_5               (0x020UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d34b0ad2fc0bb5c9fef41cf8d139a2"> 7601</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_6               (0x040UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ac850ea713f1545dcd207e2e5bd104"> 7602</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_7               (0x080UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eafc52de58d4605d63ba125ceb08e93"> 7603</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_8               (0x100UL &lt;&lt; USB_OTG_DTHRCTL_TXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"> 7604</span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN_Pos              (16U)</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ea756a244f4f1c30f3d1feab40f90d"> 7605</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN_Msk              (0x1UL &lt;&lt; USB_OTG_DTHRCTL_RXTHREN_Pos) </span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd6ccdda30038743b8857ec89c897d0"> 7606</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN                  USB_OTG_DTHRCTL_RXTHREN_Msk   </span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_Pos             (17U)</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e3d673a7dffea2edb0212199ca55d8"> 7609</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_Msk             (0x1FFUL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33dd5d34180983c398a1944eafd47fac"> 7610</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN                 USB_OTG_DTHRCTL_RXTHRLEN_Msk  </span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb6edd2de6ee8c4680a604711920b83"> 7611</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_0               (0x001UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933148ffeb4784606b66a3229d77b921"> 7612</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_1               (0x002UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4208cac73e194db119277ed12a69eedd"> 7613</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_2               (0x004UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c499a8120b848257819105790c44aef"> 7614</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_3               (0x008UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b8e7493d15184845243110b44ef4e45"> 7615</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_4               (0x010UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a10cc9b79775c3c0067a1b005862f0"> 7616</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_5               (0x020UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee1447a1041c5a2b2a88fd2edacb9cdf"> 7617</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_6               (0x040UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f753e4d8650b04a44a092c7581cda36"> 7618</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_7               (0x080UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2dbf9b5e747cff136273b67258c36e"> 7619</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_8               (0x100UL &lt;&lt; USB_OTG_DTHRCTL_RXTHRLEN_Pos) </span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"> 7620</span><span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN_Pos                (27U)</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e9fc77b37f86b49a3e6f9bb4f711b"> 7621</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN_Msk                (0x1UL &lt;&lt; USB_OTG_DTHRCTL_ARPEN_Pos) </span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababbacdcc33bdd2be91513fd31c4efbc"> 7622</a></span><span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN                    USB_OTG_DTHRCTL_ARPEN_Msk     </span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"> 7624</span><span class="comment">/********************  Bit definition for USB_OTG_DIEPEMPMSK register  ********************/</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"> 7625</span><span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos         (0U)</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5d9742bbb59530bdf7648a369aa31a"> 7626</a></span><span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk         (0xFFFFUL &lt;&lt; USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) </span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8129b6a9f51c5131fb60ae0b92887af"> 7627</a></span><span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM             USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk </span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"> 7629</span><span class="comment">/********************  Bit definition for USB_OTG_DEACHINT register  ********************/</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"> 7630</span><span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT_Pos             (1U)</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad029d48387a2d3e0e29661bab1848c41"> 7631</a></span><span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT_Msk             (0x1UL &lt;&lt; USB_OTG_DEACHINT_IEP1INT_Pos) </span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc58bf6e4389a56f5482f3c3b9f0afae"> 7632</a></span><span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT                 USB_OTG_DEACHINT_IEP1INT_Msk  </span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"> 7633</span><span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT_Pos             (17U)</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15176fb77b4e56480776944239113e2d"> 7634</a></span><span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT_Msk             (0x1UL &lt;&lt; USB_OTG_DEACHINT_OEP1INT_Pos) </span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303cb170236d7f710cc125fb1af37179"> 7635</a></span><span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT                 USB_OTG_DEACHINT_OEP1INT_Msk  </span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"> 7637</span><span class="comment">/********************  Bit definition for USB_OTG_GCCFG register  ********************/</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"> 7638</span><span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN_Pos                 (16U)</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29705f28087b457d2e6d6ade469b8da8"> 7639</a></span><span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN_Msk                 (0x1UL &lt;&lt; USB_OTG_GCCFG_PWRDWN_Pos) </span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c298cedbc73302fae613084ad098b22"> 7640</a></span><span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN                     USB_OTG_GCCFG_PWRDWN_Msk      </span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"> 7641</span><span class="preprocessor">#define USB_OTG_GCCFG_I2CPADEN_Pos               (17U)</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d5a74bbfa9c61ca56b7b1f5a511dd3"> 7642</a></span><span class="preprocessor">#define USB_OTG_GCCFG_I2CPADEN_Msk               (0x1UL &lt;&lt; USB_OTG_GCCFG_I2CPADEN_Pos) </span></div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048469450e7d634cafa2e5677e5182b3"> 7643</a></span><span class="preprocessor">#define USB_OTG_GCCFG_I2CPADEN                   USB_OTG_GCCFG_I2CPADEN_Msk    </span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"> 7644</span><span class="preprocessor">#define USB_OTG_GCCFG_VBUSASEN_Pos               (18U)</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa234c38562741de2c25aa2d87a53b2b9"> 7645</a></span><span class="preprocessor">#define USB_OTG_GCCFG_VBUSASEN_Msk               (0x1UL &lt;&lt; USB_OTG_GCCFG_VBUSASEN_Pos) </span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a0db31f98476dc46d77a77475c2991"> 7646</a></span><span class="preprocessor">#define USB_OTG_GCCFG_VBUSASEN                   USB_OTG_GCCFG_VBUSASEN_Msk    </span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"> 7647</span><span class="preprocessor">#define USB_OTG_GCCFG_VBUSBSEN_Pos               (19U)</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11b625bb997a725e1965d4a678f0bea4"> 7648</a></span><span class="preprocessor">#define USB_OTG_GCCFG_VBUSBSEN_Msk               (0x1UL &lt;&lt; USB_OTG_GCCFG_VBUSBSEN_Pos) </span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa57c29a5c04621f54b2125536d11b2"> 7649</a></span><span class="preprocessor">#define USB_OTG_GCCFG_VBUSBSEN                   USB_OTG_GCCFG_VBUSBSEN_Msk    </span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"> 7650</span><span class="preprocessor">#define USB_OTG_GCCFG_SOFOUTEN_Pos               (20U)</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e05968150501b4f565898b43d33aed8"> 7651</a></span><span class="preprocessor">#define USB_OTG_GCCFG_SOFOUTEN_Msk               (0x1UL &lt;&lt; USB_OTG_GCCFG_SOFOUTEN_Pos) </span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3caba9befa711f3bdeb99e0ed33d608"> 7652</a></span><span class="preprocessor">#define USB_OTG_GCCFG_SOFOUTEN                   USB_OTG_GCCFG_SOFOUTEN_Msk    </span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"> 7653</span><span class="preprocessor">#define USB_OTG_GCCFG_NOVBUSSENS_Pos             (21U)</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84a118dc6bff7012b8a6d944b15089b8"> 7654</a></span><span class="preprocessor">#define USB_OTG_GCCFG_NOVBUSSENS_Msk             (0x1UL &lt;&lt; USB_OTG_GCCFG_NOVBUSSENS_Pos) </span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b38845c9338d0637983b3d81fc0c95d"> 7655</a></span><span class="preprocessor">#define USB_OTG_GCCFG_NOVBUSSENS                 USB_OTG_GCCFG_NOVBUSSENS_Msk  </span></div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span><span class="comment">/********************  Bit definition forUSB_OTG_DEACHINTMSK register  ********************/</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"> 7658</span><span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos         (1U)</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8771cbb994263301333d9847621094e"> 7659</a></span><span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk         (0x1UL &lt;&lt; USB_OTG_DEACHINTMSK_IEP1INTM_Pos) </span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258a2e60f2796217e28607252d4c57bf"> 7660</a></span><span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM             USB_OTG_DEACHINTMSK_IEP1INTM_Msk </span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"> 7661</span><span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos         (17U)</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga429749723f28d5ac2c69768ec5340d17"> 7662</a></span><span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk         (0x1UL &lt;&lt; USB_OTG_DEACHINTMSK_OEP1INTM_Pos) </span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc88b5e76ded044e77ec4bebbe91ec5"> 7663</a></span><span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM             USB_OTG_DEACHINTMSK_OEP1INTM_Msk </span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"> 7665</span><span class="comment">/********************  Bit definition for USB_OTG_CID register  ********************/</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"> 7666</span><span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID_Pos               (0U)</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0749f0863635f439e2d8b760eeee17"> 7667</a></span><span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID_Msk               (0xFFFFFFFFUL &lt;&lt; USB_OTG_CID_PRODUCT_ID_Pos) </span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bad40ec1b2cb101eaa49a5605f7a097"> 7668</a></span><span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID                   USB_OTG_CID_PRODUCT_ID_Msk    </span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span><span class="comment">/********************  Bit definition for USB_OTG_DIEPEACHMSK1 register  ********************/</span></div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"> 7671</span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos           (0U)</span></div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1c74dcd04816e72d4dcb0cb87407bb"> 7672</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk           (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_XFRCM_Pos) </span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3720d0a07deae3c6ff0c6c30c03543c"> 7673</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM               USB_OTG_DIEPEACHMSK1_XFRCM_Msk </span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM_Pos            (1U)</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd0e0b574eba98114663d2eafcd3efd"> 7675</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM_Msk            (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_EPDM_Pos) </span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e4b8c28bb41136e5d6d3de217e5afd"> 7676</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM                USB_OTG_DIEPEACHMSK1_EPDM_Msk </span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"> 7677</span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM_Pos             (3U)</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460e8e6ba9daf019aa81f13d097a19fc"> 7678</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM_Msk             (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_TOM_Pos) </span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae910eb3d34714653d43579dcface4ead"> 7679</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM                 USB_OTG_DIEPEACHMSK1_TOM_Msk  </span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"> 7680</span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos       (4U)</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f86ddcb79c7f4467cdcd206e95dec7e"> 7681</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) </span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96b7b0c15d5b36f6f3925e51d56990ac"> 7682</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK           USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk </span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"> 7683</span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos         (5U)</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc16990fc5f01933112bbba2fa079a9"> 7684</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk         (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) </span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc0f1fab9aac10d6edff07dde25d5bc"> 7685</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM             USB_OTG_DIEPEACHMSK1_INEPNMM_Msk </span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"> 7686</span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos         (6U)</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga720ea28b3588862d6054ca5b13a7a883"> 7687</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk         (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) </span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ee1bc04de47f522a90619d57086b06"> 7688</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM             USB_OTG_DIEPEACHMSK1_INEPNEM_Msk </span></div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"> 7689</span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos          (8U)</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ade985d4eb585dc25efe080981d66"> 7690</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk          (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_TXFURM_Pos) </span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c8f64ad39f7ca4fe195b0b03067866"> 7691</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM              USB_OTG_DIEPEACHMSK1_TXFURM_Msk </span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"> 7692</span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM_Pos             (9U)</span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga942df01e1be13f057f2e7ecc286d1621"> 7693</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM_Msk             (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_BIM_Pos) </span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4445e5439cad7796d3fc5de74a2ed8"> 7694</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM                 USB_OTG_DIEPEACHMSK1_BIM_Msk  </span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"> 7695</span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM_Pos            (13U)</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e3d316ebc4d1b530ac5da37be23e6e"> 7696</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM_Msk            (0x1UL &lt;&lt; USB_OTG_DIEPEACHMSK1_NAKM_Pos) </span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4089e9aeb641963584d76c932f78e06"> 7697</a></span><span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM                USB_OTG_DIEPEACHMSK1_NAKM_Msk </span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span><span class="comment">/********************  Bit definition for USB_OTG_HPRT register  ********************/</span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"> 7700</span><span class="preprocessor">#define USB_OTG_HPRT_PCSTS_Pos                   (0U)</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6277ab1fc490e322b3da7f1ebab56dce"> 7701</a></span><span class="preprocessor">#define USB_OTG_HPRT_PCSTS_Msk                   (0x1UL &lt;&lt; USB_OTG_HPRT_PCSTS_Pos) </span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b303083e66f3018e57dbb275b6f4b5"> 7702</a></span><span class="preprocessor">#define USB_OTG_HPRT_PCSTS                       USB_OTG_HPRT_PCSTS_Msk        </span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"> 7703</span><span class="preprocessor">#define USB_OTG_HPRT_PCDET_Pos                   (1U)</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd445d6f75df03444eb8b978d39f1e6f"> 7704</a></span><span class="preprocessor">#define USB_OTG_HPRT_PCDET_Msk                   (0x1UL &lt;&lt; USB_OTG_HPRT_PCDET_Pos) </span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd9f8a9da09f9d52f19b8e68551c285"> 7705</a></span><span class="preprocessor">#define USB_OTG_HPRT_PCDET                       USB_OTG_HPRT_PCDET_Msk        </span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"> 7706</span><span class="preprocessor">#define USB_OTG_HPRT_PENA_Pos                    (2U)</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8068309917d8be1de7bc9a2d9dea22e6"> 7707</a></span><span class="preprocessor">#define USB_OTG_HPRT_PENA_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_PENA_Pos) </span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ad10f10631095aeb7a27e0475242f0"> 7708</a></span><span class="preprocessor">#define USB_OTG_HPRT_PENA                        USB_OTG_HPRT_PENA_Msk         </span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"> 7709</span><span class="preprocessor">#define USB_OTG_HPRT_PENCHNG_Pos                 (3U)</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e7655490c7bdff631166769d46838d"> 7710</a></span><span class="preprocessor">#define USB_OTG_HPRT_PENCHNG_Msk                 (0x1UL &lt;&lt; USB_OTG_HPRT_PENCHNG_Pos) </span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d84be9a2f9c7f8750ee448c99164821"> 7711</a></span><span class="preprocessor">#define USB_OTG_HPRT_PENCHNG                     USB_OTG_HPRT_PENCHNG_Msk      </span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"> 7712</span><span class="preprocessor">#define USB_OTG_HPRT_POCA_Pos                    (4U)</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf14c79e04bc40d676bb24be0b41145ca"> 7713</a></span><span class="preprocessor">#define USB_OTG_HPRT_POCA_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_POCA_Pos) </span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d510d6215d72faac65ad3109f009af"> 7714</a></span><span class="preprocessor">#define USB_OTG_HPRT_POCA                        USB_OTG_HPRT_POCA_Msk         </span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"> 7715</span><span class="preprocessor">#define USB_OTG_HPRT_POCCHNG_Pos                 (5U)</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a4749bf5614ee8388364463ef039d6"> 7716</a></span><span class="preprocessor">#define USB_OTG_HPRT_POCCHNG_Msk                 (0x1UL &lt;&lt; USB_OTG_HPRT_POCCHNG_Pos) </span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc46d2c0e7f2525ad2d1dcb41c5e3814"> 7717</a></span><span class="preprocessor">#define USB_OTG_HPRT_POCCHNG                     USB_OTG_HPRT_POCCHNG_Msk      </span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"> 7718</span><span class="preprocessor">#define USB_OTG_HPRT_PRES_Pos                    (6U)</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf39420fbe05f13da97b9d4f54c753"> 7719</a></span><span class="preprocessor">#define USB_OTG_HPRT_PRES_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_PRES_Pos) </span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643fdc3285aa718952214857d15dadfb"> 7720</a></span><span class="preprocessor">#define USB_OTG_HPRT_PRES                        USB_OTG_HPRT_PRES_Msk         </span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"> 7721</span><span class="preprocessor">#define USB_OTG_HPRT_PSUSP_Pos                   (7U)</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b1f55077b63ba7fda82f1d5d06de23"> 7722</a></span><span class="preprocessor">#define USB_OTG_HPRT_PSUSP_Msk                   (0x1UL &lt;&lt; USB_OTG_HPRT_PSUSP_Pos) </span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98db6454c00ab942c1ca969ebb192f67"> 7723</a></span><span class="preprocessor">#define USB_OTG_HPRT_PSUSP                       USB_OTG_HPRT_PSUSP_Msk        </span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"> 7724</span><span class="preprocessor">#define USB_OTG_HPRT_PRST_Pos                    (8U)</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c4eb727f6b37a90e1b9a2aaa64414d"> 7725</a></span><span class="preprocessor">#define USB_OTG_HPRT_PRST_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_PRST_Pos) </span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5741bb0728c8ccf320ef609699c3425a"> 7726</a></span><span class="preprocessor">#define USB_OTG_HPRT_PRST                        USB_OTG_HPRT_PRST_Msk         </span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"> 7728</span><span class="preprocessor">#define USB_OTG_HPRT_PLSTS_Pos                   (10U)</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b757dac879fce7dae5214b192863ea2"> 7729</a></span><span class="preprocessor">#define USB_OTG_HPRT_PLSTS_Msk                   (0x3UL &lt;&lt; USB_OTG_HPRT_PLSTS_Pos) </span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a3c8eb0d6b7eea1f4aaf60bb27b15c"> 7730</a></span><span class="preprocessor">#define USB_OTG_HPRT_PLSTS                       USB_OTG_HPRT_PLSTS_Msk        </span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bbb5a9719331ba00d44ff01b267bf7d"> 7731</a></span><span class="preprocessor">#define USB_OTG_HPRT_PLSTS_0                     (0x1UL &lt;&lt; USB_OTG_HPRT_PLSTS_Pos) </span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87cecc544d0c1d8e778c3a598da9276"> 7732</a></span><span class="preprocessor">#define USB_OTG_HPRT_PLSTS_1                     (0x2UL &lt;&lt; USB_OTG_HPRT_PLSTS_Pos) </span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"> 7733</span><span class="preprocessor">#define USB_OTG_HPRT_PPWR_Pos                    (12U)</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cd2ac835835be4a80bc43659d300ebe"> 7734</a></span><span class="preprocessor">#define USB_OTG_HPRT_PPWR_Msk                    (0x1UL &lt;&lt; USB_OTG_HPRT_PPWR_Pos) </span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20965e6de30c19d8b0f355f62680c180"> 7735</a></span><span class="preprocessor">#define USB_OTG_HPRT_PPWR                        USB_OTG_HPRT_PPWR_Msk         </span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"> 7737</span><span class="preprocessor">#define USB_OTG_HPRT_PTCTL_Pos                   (13U)</span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a02e11d6a1f700ee19fcc08117ebe16"> 7738</a></span><span class="preprocessor">#define USB_OTG_HPRT_PTCTL_Msk                   (0xFUL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01677a7e4ccb6c54d7bce0cba3899bfb"> 7739</a></span><span class="preprocessor">#define USB_OTG_HPRT_PTCTL                       USB_OTG_HPRT_PTCTL_Msk        </span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4faf063b47c7bc83c090e6000e9162"> 7740</a></span><span class="preprocessor">#define USB_OTG_HPRT_PTCTL_0                     (0x1UL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791b063b5e86ffbbfd6980f447408e83"> 7741</a></span><span class="preprocessor">#define USB_OTG_HPRT_PTCTL_1                     (0x2UL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6491b21dbe177ecb91628169d02b8c76"> 7742</a></span><span class="preprocessor">#define USB_OTG_HPRT_PTCTL_2                     (0x4UL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087d26522b46212d380ca5a1e1c16fed"> 7743</a></span><span class="preprocessor">#define USB_OTG_HPRT_PTCTL_3                     (0x8UL &lt;&lt; USB_OTG_HPRT_PTCTL_Pos) </span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span><span class="preprocessor">#define USB_OTG_HPRT_PSPD_Pos                    (17U)</span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c65cc05ea21eebd9013f9f84880385"> 7746</a></span><span class="preprocessor">#define USB_OTG_HPRT_PSPD_Msk                    (0x3UL &lt;&lt; USB_OTG_HPRT_PSPD_Pos) </span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a28ddd62304e263536ff9b5cd855ff5"> 7747</a></span><span class="preprocessor">#define USB_OTG_HPRT_PSPD                        USB_OTG_HPRT_PSPD_Msk         </span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47d8caa24e4f5e6b66e4d70d549d5fa"> 7748</a></span><span class="preprocessor">#define USB_OTG_HPRT_PSPD_0                      (0x1UL &lt;&lt; USB_OTG_HPRT_PSPD_Pos) </span></div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8f7977f0d956d6955efd2640530f73"> 7749</a></span><span class="preprocessor">#define USB_OTG_HPRT_PSPD_1                      (0x2UL &lt;&lt; USB_OTG_HPRT_PSPD_Pos) </span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"> 7751</span><span class="comment">/********************  Bit definition for USB_OTG_DOEPEACHMSK1 register  ********************/</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"> 7752</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos           (0U)</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1124b10adb855eb49ab052fd8f7adf5"> 7753</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk           (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_XFRCM_Pos) </span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f709b5af2c771d66d240adef5d8be21"> 7754</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM               USB_OTG_DOEPEACHMSK1_XFRCM_Msk </span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"> 7755</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM_Pos            (1U)</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0d1dc807789f08756d5eebc35065e5"> 7756</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM_Msk            (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_EPDM_Pos) </span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga866580df1a60ef8b3347d63b1369f76e"> 7757</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM                USB_OTG_DOEPEACHMSK1_EPDM_Msk </span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM_Pos             (3U)</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae427974c1d2cd44962a72e5ad4d9e68"> 7759</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM_Msk             (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_TOM_Pos) </span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038706cd615636fe5bf10e6636b3c035"> 7760</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM                 USB_OTG_DOEPEACHMSK1_TOM_Msk  </span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"> 7761</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos       (4U)</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958f2820ea10558695b00400bfed9927"> 7762</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) </span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8821806fb4cb204d97dbb965e5067d"> 7763</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK           USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk </span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"> 7764</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos         (5U)</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0193a714c31b0cf57e25588071cc637"> 7765</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk         (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) </span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20d91d742e89a430937207cca6dd0a1a"> 7766</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM             USB_OTG_DOEPEACHMSK1_INEPNMM_Msk </span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos         (6U)</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b4fd478ae41b36f08356f9c98840d5"> 7768</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk         (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) </span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a879622564efeb3244262bf9419818"> 7769</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM             USB_OTG_DOEPEACHMSK1_INEPNEM_Msk </span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"> 7770</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos          (8U)</span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd6db454cff3d758f6d9d36f8bac8c1"> 7771</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk          (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_TXFURM_Pos) </span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3ca9111b1b74380566ce72b6c985560"> 7772</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM              USB_OTG_DOEPEACHMSK1_TXFURM_Msk </span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"> 7773</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM_Pos             (9U)</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b101ae377598650c667420a8465cef"> 7774</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM_Msk             (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_BIM_Pos) </span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa99f230d086cf41692cfab0c1aad0f26"> 7775</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM                 USB_OTG_DOEPEACHMSK1_BIM_Msk  </span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM_Pos           (12U)</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8873ed6ca0091147855a58b22054ed"> 7777</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM_Msk           (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_BERRM_Pos) </span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eecdae7aa0c9b1b40f219e8b0c18879"> 7778</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM               USB_OTG_DOEPEACHMSK1_BERRM_Msk </span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"> 7779</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM_Pos            (13U)</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94cf1998cd40af00f7295c221fd4850b"> 7780</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM_Msk            (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_NAKM_Pos) </span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98fa7db10f7b8e4998d30646a9e8e266"> 7781</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM                USB_OTG_DOEPEACHMSK1_NAKM_Msk </span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"> 7782</span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM_Pos           (14U)</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cfdf8dc17970f375d544ff23c3369fc"> 7783</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM_Msk           (0x1UL &lt;&lt; USB_OTG_DOEPEACHMSK1_NYETM_Pos) </span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcea3bd49b83367b4f62c554815770e"> 7784</a></span><span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM               USB_OTG_DOEPEACHMSK1_NYETM_Msk </span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"> 7786</span><span class="comment">/********************  Bit definition for USB_OTG_HPTXFSIZ register  ********************/</span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"> 7787</span><span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA_Pos               (0U)</span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9be1af071c308f74cf353d2ce3d691b9"> 7788</a></span><span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA_Msk               (0xFFFFUL &lt;&lt; USB_OTG_HPTXFSIZ_PTXSA_Pos) </span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62a28fc8c8ab16a52858febfbb0382ef"> 7789</a></span><span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA                   USB_OTG_HPTXFSIZ_PTXSA_Msk    </span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"> 7790</span><span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD_Pos               (16U)</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b5b79b979f2e9443324066faaa92245"> 7791</a></span><span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD_Msk               (0xFFFFUL &lt;&lt; USB_OTG_HPTXFSIZ_PTXFD_Pos) </span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a628f9094f55c620b2846635803781"> 7792</a></span><span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD                   USB_OTG_HPTXFSIZ_PTXFD_Msk    </span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"> 7794</span><span class="comment">/********************  Bit definition for USB_OTG_DIEPCTL register  ********************/</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"> 7795</span><span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ_Pos                (0U)</span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea4a7999fe1ba166d761a56a5f045aa"> 7796</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ_Msk                (0x7FFUL &lt;&lt; USB_OTG_DIEPCTL_MPSIZ_Pos) </span></div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda35dcaaa3faa8443bec36b9edc438e"> 7797</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ                    USB_OTG_DIEPCTL_MPSIZ_Msk     </span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"> 7798</span><span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP_Pos               (15U)</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2847317d82bfe14ae48839902c177dd"> 7799</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPCTL_USBAEP_Pos) </span></div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52604d4a0d7b24ad619a2860003e8fe3"> 7800</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP                   USB_OTG_DIEPCTL_USBAEP_Msk    </span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"> 7801</span><span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID_Pos           (16U)</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d849a015e877f7b9e4a82291a9997b"> 7802</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID_Msk           (0x1UL &lt;&lt; USB_OTG_DIEPCTL_EONUM_DPID_Pos) </span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f908cbb98598542f631c746bc3a85a1"> 7803</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID               USB_OTG_DIEPCTL_EONUM_DPID_Msk </span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"> 7804</span><span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS_Pos               (17U)</span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e2e960476f1b5e1e205bef19c30b5b"> 7805</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPCTL_NAKSTS_Pos) </span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa35782f7d920f0c6520db137bce768"> 7806</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS                   USB_OTG_DIEPCTL_NAKSTS_Msk    </span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"> 7808</span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_Pos                (18U)</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf416ce016be26169bcb25b1eea153f08"> 7809</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_Msk                (0x3UL &lt;&lt; USB_OTG_DIEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc1b4e978ef3a22450da75f2608dff2"> 7810</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP                    USB_OTG_DIEPCTL_EPTYP_Msk     </span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da4d418faa4245347a4ad3c1b8334d9"> 7811</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_0                  (0x1UL &lt;&lt; USB_OTG_DIEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ca76cb985239ed613062b1087075ab"> 7812</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_1                  (0x2UL &lt;&lt; USB_OTG_DIEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"> 7813</span><span class="preprocessor">#define USB_OTG_DIEPCTL_STALL_Pos                (21U)</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b289fbf1a810cefd61091e9affcf62"> 7814</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_STALL_Msk                (0x1UL &lt;&lt; USB_OTG_DIEPCTL_STALL_Pos) </span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab313ac4b4a0d85f45af3733d574cb9a9"> 7815</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_STALL                    USB_OTG_DIEPCTL_STALL_Msk     </span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"> 7817</span><span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_Pos               (22U)</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8e627baaad5f7ed0176d106ec0f43a"> 7818</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_Msk               (0xFUL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a4ce33e0e644c9439c9cce59b2edfa"> 7819</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM                   USB_OTG_DIEPCTL_TXFNUM_Msk    </span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0cd18c0071ac8c9676fbc010a07ef49"> 7820</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_0                 (0x1UL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e710b13ec4621897335fe9e18c7398c"> 7821</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_1                 (0x2UL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf5811bde53bd29c3c91ab07fdc2a5b"> 7822</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_2                 (0x4UL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67a96234e062d1304a4af3afc938164"> 7823</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_3                 (0x8UL &lt;&lt; USB_OTG_DIEPCTL_TXFNUM_Pos) </span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"> 7824</span><span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK_Pos                 (26U)</span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4398c0cf3ff27735935e0ec567d28dcc"> 7825</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPCTL_CNAK_Pos) </span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7aa93621e2379266fd2901742f9d652"> 7826</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK                     USB_OTG_DIEPCTL_CNAK_Msk      </span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"> 7827</span><span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK_Pos                 (27U)</span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c45bf1dcfa6b08ee039f3dde83926a"> 7828</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPCTL_SNAK_Pos) </span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04939f2cc7cab01a34b516197883c542"> 7829</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK                     USB_OTG_DIEPCTL_SNAK_Msk      </span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"> 7830</span><span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos       (28U)</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cabb03e5a98b0496a9f019d337362dc"> 7831</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL &lt;&lt; USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) </span></div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5ea132b2710076fcc0ef9ebaffe7e1e"> 7832</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM           USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk </span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"> 7833</span><span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM_Pos              (29U)</span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e1743fc6505d240ba8929c579a807a"> 7834</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM_Msk              (0x1UL &lt;&lt; USB_OTG_DIEPCTL_SODDFRM_Pos) </span></div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae874b1d1b15b4ada193bab411634a37a"> 7835</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM                  USB_OTG_DIEPCTL_SODDFRM_Msk   </span></div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"> 7836</span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS_Pos                (30U)</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c56726a11ab538f4108a37ffd15f254"> 7837</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS_Msk                (0x1UL &lt;&lt; USB_OTG_DIEPCTL_EPDIS_Pos) </span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc396ddf6cd0c0781acec4e278aa815"> 7838</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS                    USB_OTG_DIEPCTL_EPDIS_Msk     </span></div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"> 7839</span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA_Pos                (31U)</span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eb8f53ab834ffe44f784baab031791"> 7840</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA_Msk                (0x1UL &lt;&lt; USB_OTG_DIEPCTL_EPENA_Pos) </span></div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6951a1febc2510628114a0297170bce"> 7841</a></span><span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA                    USB_OTG_DIEPCTL_EPENA_Msk     </span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"> 7843</span><span class="comment">/********************  Bit definition for USB_OTG_HCCHAR register  ********************/</span></div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"> 7844</span><span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ_Pos                 (0U)</span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacaf54f4394f57b2eea234e1aeb4bb43"> 7845</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ_Msk                 (0x7FFUL &lt;&lt; USB_OTG_HCCHAR_MPSIZ_Pos) </span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d25c42363f797cf4c2c308006de784"> 7846</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ                     USB_OTG_HCCHAR_MPSIZ_Msk      </span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span><span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_Pos                 (11U)</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7341e59397aba116872d63a3606d0cb6"> 7849</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_Msk                 (0xFUL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac25b2f10b80c3f529c97f225be728"> 7850</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM                     USB_OTG_HCCHAR_EPNUM_Msk      </span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fa97e03ed82c3f48b7b8ceb38db62bf"> 7851</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_0                   (0x1UL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3898f15c5f3db168ab867f1dbfc8d3b"> 7852</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_1                   (0x2UL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb6e82877f06b262cc0ec2143821ebf3"> 7853</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_2                   (0x4UL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3977b57bb81f942fcdde8f4d5e9fe24"> 7854</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_3                   (0x8UL &lt;&lt; USB_OTG_HCCHAR_EPNUM_Pos) </span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"> 7855</span><span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR_Pos                 (15U)</span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cab809dbd5a48454d9370b5cc83571"> 7856</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR_Msk                 (0x1UL &lt;&lt; USB_OTG_HCCHAR_EPDIR_Pos) </span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303898c1943aede8d1ed6b9f259b9d0c"> 7857</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR                     USB_OTG_HCCHAR_EPDIR_Msk      </span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"> 7858</span><span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV_Pos                 (17U)</span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3a41d259407f924e05803713ee882b5"> 7859</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV_Msk                 (0x1UL &lt;&lt; USB_OTG_HCCHAR_LSDEV_Pos) </span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20e48f56546fe73be76efe518c239114"> 7860</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV                     USB_OTG_HCCHAR_LSDEV_Msk      </span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"> 7862</span><span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_Pos                 (18U)</span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108a8e59d323596cb35aae675e3422eb"> 7863</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_Msk                 (0x3UL &lt;&lt; USB_OTG_HCCHAR_EPTYP_Pos) </span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dcca7cc02f8f9f2adf14fdd36b36055"> 7864</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP                     USB_OTG_HCCHAR_EPTYP_Msk      </span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a360a7769f0c9ec5a44bdf11b0787b5"> 7865</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_0                   (0x1UL &lt;&lt; USB_OTG_HCCHAR_EPTYP_Pos) </span></div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b483febece6e61c20347d02dd98b8e"> 7866</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_1                   (0x2UL &lt;&lt; USB_OTG_HCCHAR_EPTYP_Pos) </span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"> 7868</span><span class="preprocessor">#define USB_OTG_HCCHAR_MC_Pos                    (20U)</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76a960e55c3396d2d3ef9b790ff9d44"> 7869</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_MC_Msk                    (0x3UL &lt;&lt; USB_OTG_HCCHAR_MC_Pos) </span></div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373dce758b81f5555b484092be97f4f7"> 7870</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_MC                        USB_OTG_HCCHAR_MC_Msk         </span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f3c212ab7781f5f354c8081d4ef1a60"> 7871</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_MC_0                      (0x1UL &lt;&lt; USB_OTG_HCCHAR_MC_Pos) </span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9"> 7872</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_MC_1                      (0x2UL &lt;&lt; USB_OTG_HCCHAR_MC_Pos) </span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"> 7874</span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD_Pos                   (22U)</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d35b165b6c8ca666c72993bee4a098"> 7875</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD_Msk                   (0x7FUL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ef60bbb223f7605a2b58d99b0c1734"> 7876</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD                       USB_OTG_HCCHAR_DAD_Msk        </span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3fd299a559b62badc881da2a5372ebc"> 7877</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD_0                     (0x01UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172f14d42d36a6782891fc2bb8069258"> 7878</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD_1                     (0x02UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc7e9e1a9dee8376aaa948b7caf6f8e"> 7879</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD_2                     (0x04UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9209069e0fc607042c54ef7394aa6b61"> 7880</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD_3                     (0x08UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835ff39312f6b7b6b8610cdf0dcd3b99"> 7881</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD_4                     (0x10UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ad8aecc4f86e9d3446691c747a48da"> 7882</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD_5                     (0x20UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0063e054d76ae8962838b7bf9d14ef2"> 7883</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_DAD_6                     (0x40UL &lt;&lt; USB_OTG_HCCHAR_DAD_Pos) </span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"> 7884</span><span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM_Pos                (29U)</span></div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b86db5b44b232005a73d7c660ee326"> 7885</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM_Msk                (0x1UL &lt;&lt; USB_OTG_HCCHAR_ODDFRM_Pos) </span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866d817dedea4edb9514815ab3f5ae6"> 7886</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM                    USB_OTG_HCCHAR_ODDFRM_Msk     </span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"> 7887</span><span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS_Pos                 (30U)</span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917118333ba8be9747a356d0a27e71ae"> 7888</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS_Msk                 (0x1UL &lt;&lt; USB_OTG_HCCHAR_CHDIS_Pos) </span></div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39de05e23016253698aa5348fffdf8a2"> 7889</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS                     USB_OTG_HCCHAR_CHDIS_Msk      </span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"> 7890</span><span class="preprocessor">#define USB_OTG_HCCHAR_CHENA_Pos                 (31U)</span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfdd5a74cad64a4655be2486fce7230b"> 7891</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_CHENA_Msk                 (0x1UL &lt;&lt; USB_OTG_HCCHAR_CHENA_Pos) </span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7dc29241b644b8bcce53440658c93f"> 7892</a></span><span class="preprocessor">#define USB_OTG_HCCHAR_CHENA                     USB_OTG_HCCHAR_CHENA_Msk      </span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"> 7894</span><span class="comment">/********************  Bit definition for USB_OTG_HCSPLT register  ********************/</span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"> 7895</span> </div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"> 7896</span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_Pos               (0U)</span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf43d5ac1fcccf90a4a257da69fe9b9"> 7897</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_Msk               (0x7FUL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fdaef6145025430a8d9d3742b11bf06"> 7898</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR                   USB_OTG_HCSPLT_PRTADDR_Msk    </span></div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga212d74a7af2379f1b7065bb46fbb9d2a"> 7899</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_0                 (0x01UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0704e2d889ef64707ab85a66962e1004"> 7900</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_1                 (0x02UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab33fa67bd58f2fa736d8f64bfbea4e5c"> 7901</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_2                 (0x04UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac813f65324490b9885be03ff12328185"> 7902</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_3                 (0x08UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6201a61e92821955efb64d3ccffb0da"> 7903</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_4                 (0x10UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2617f8146fa1656b415f31e9717fd875"> 7904</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_5                 (0x20UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c80e6a85b5960c708594433db74b713"> 7905</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_6                 (0x40UL &lt;&lt; USB_OTG_HCSPLT_PRTADDR_Pos) </span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"> 7907</span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_Pos               (7U)</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a3d74ca420462ff6493c0a299b49f8"> 7908</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_Msk               (0x7FUL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01754e9ee191528767bb4e9c4acb92d8"> 7909</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR                   USB_OTG_HCSPLT_HUBADDR_Msk    </span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6181cfe518eacf85a1fac93dd66327ec"> 7910</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_0                 (0x01UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb05271f1a273bc14380c9ad00288701"> 7911</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_1                 (0x02UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1c70b3d92a311b13635ff67f491ec0"> 7912</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_2                 (0x04UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb8d9ca0465a572fa7be1afcfa430a8"> 7913</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_3                 (0x08UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad738cccdb8cd3c9db582d8f4aebc3e25"> 7914</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_4                 (0x10UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa7e01257224ccaedb6ac4b34b962cf"> 7915</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_5                 (0x20UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32808c2fdb053958a30c5ca464534557"> 7916</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_6                 (0x40UL &lt;&lt; USB_OTG_HCSPLT_HUBADDR_Pos) </span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"> 7918</span><span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_Pos               (14U)</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6229c6f4ebd9ee5ca4cc7feeda5d3e15"> 7919</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_Msk               (0x3UL &lt;&lt; USB_OTG_HCSPLT_XACTPOS_Pos) </span></div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8a144d40531b5f7565d81ca90012f2f"> 7920</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS                   USB_OTG_HCSPLT_XACTPOS_Msk    </span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22d65d33e06b57429f285a7ae7e655e"> 7921</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_0                 (0x1UL &lt;&lt; USB_OTG_HCSPLT_XACTPOS_Pos) </span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1c8241b689b9771dce804274470e08"> 7922</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_1                 (0x2UL &lt;&lt; USB_OTG_HCSPLT_XACTPOS_Pos) </span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span><span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT_Pos             (16U)</span></div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74893ad7550eb4c2d08e5568f1c75c6b"> 7924</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT_Msk             (0x1UL &lt;&lt; USB_OTG_HCSPLT_COMPLSPLT_Pos) </span></div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f351343c90321b0a43d3a86902bff1"> 7925</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT                 USB_OTG_HCSPLT_COMPLSPLT_Msk  </span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"> 7926</span><span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN_Pos               (31U)</span></div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1a7031a99e4d180e1510827a84f09a"> 7927</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN_Msk               (0x1UL &lt;&lt; USB_OTG_HCSPLT_SPLITEN_Pos) </span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189a5468eabc8d2e05b2c94660060e4"> 7928</a></span><span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN                   USB_OTG_HCSPLT_SPLITEN_Msk    </span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"> 7930</span><span class="comment">/********************  Bit definition for USB_OTG_HCINT register  ********************/</span></div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"> 7931</span><span class="preprocessor">#define USB_OTG_HCINT_XFRC_Pos                   (0U)</span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae073b77821aa500ba31c336cc510a2dd"> 7932</a></span><span class="preprocessor">#define USB_OTG_HCINT_XFRC_Msk                   (0x1UL &lt;&lt; USB_OTG_HCINT_XFRC_Pos) </span></div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga332b761dd88ddfacac9ebff6fced8846"> 7933</a></span><span class="preprocessor">#define USB_OTG_HCINT_XFRC                       USB_OTG_HCINT_XFRC_Msk        </span></div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"> 7934</span><span class="preprocessor">#define USB_OTG_HCINT_CHH_Pos                    (1U)</span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177761d89d797f8d6194e6618792be8d"> 7935</a></span><span class="preprocessor">#define USB_OTG_HCINT_CHH_Msk                    (0x1UL &lt;&lt; USB_OTG_HCINT_CHH_Pos) </span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ecd695c1cc06335445a49780888bb1"> 7936</a></span><span class="preprocessor">#define USB_OTG_HCINT_CHH                        USB_OTG_HCINT_CHH_Msk         </span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"> 7937</span><span class="preprocessor">#define USB_OTG_HCINT_AHBERR_Pos                 (2U)</span></div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7250908e6d8ad8ab40adccafdae4f9"> 7938</a></span><span class="preprocessor">#define USB_OTG_HCINT_AHBERR_Msk                 (0x1UL &lt;&lt; USB_OTG_HCINT_AHBERR_Pos) </span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b909ca659271857d9f3fcc817d8a4a"> 7939</a></span><span class="preprocessor">#define USB_OTG_HCINT_AHBERR                     USB_OTG_HCINT_AHBERR_Msk      </span></div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"> 7940</span><span class="preprocessor">#define USB_OTG_HCINT_STALL_Pos                  (3U)</span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd9b71968e54876f10fca2af973a95fb"> 7941</a></span><span class="preprocessor">#define USB_OTG_HCINT_STALL_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_STALL_Pos) </span></div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1d65156f846dcecac479a451b5109e"> 7942</a></span><span class="preprocessor">#define USB_OTG_HCINT_STALL                      USB_OTG_HCINT_STALL_Msk       </span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"> 7943</span><span class="preprocessor">#define USB_OTG_HCINT_NAK_Pos                    (4U)</span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c4fd21ba532f275b90104da9c69825"> 7944</a></span><span class="preprocessor">#define USB_OTG_HCINT_NAK_Msk                    (0x1UL &lt;&lt; USB_OTG_HCINT_NAK_Pos) </span></div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga069dfb657cf84125520ec5e4f20b8da0"> 7945</a></span><span class="preprocessor">#define USB_OTG_HCINT_NAK                        USB_OTG_HCINT_NAK_Msk         </span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"> 7946</span><span class="preprocessor">#define USB_OTG_HCINT_ACK_Pos                    (5U)</span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab325ca96f65ccaea0b7abb66b33702"> 7947</a></span><span class="preprocessor">#define USB_OTG_HCINT_ACK_Msk                    (0x1UL &lt;&lt; USB_OTG_HCINT_ACK_Pos) </span></div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bdbdb2fe8526b144ca06b537c5acdd0"> 7948</a></span><span class="preprocessor">#define USB_OTG_HCINT_ACK                        USB_OTG_HCINT_ACK_Msk         </span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"> 7949</span><span class="preprocessor">#define USB_OTG_HCINT_NYET_Pos                   (6U)</span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga516eea514a6024132cc66218882582dd"> 7950</a></span><span class="preprocessor">#define USB_OTG_HCINT_NYET_Msk                   (0x1UL &lt;&lt; USB_OTG_HCINT_NYET_Pos) </span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f54751dc8abdbd65c786d2736cc2038"> 7951</a></span><span class="preprocessor">#define USB_OTG_HCINT_NYET                       USB_OTG_HCINT_NYET_Msk        </span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"> 7952</span><span class="preprocessor">#define USB_OTG_HCINT_TXERR_Pos                  (7U)</span></div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158802078f5364292b4b93103aef6b1f"> 7953</a></span><span class="preprocessor">#define USB_OTG_HCINT_TXERR_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_TXERR_Pos) </span></div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e34974081aceef1865b83e47d48d158"> 7954</a></span><span class="preprocessor">#define USB_OTG_HCINT_TXERR                      USB_OTG_HCINT_TXERR_Msk       </span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"> 7955</span><span class="preprocessor">#define USB_OTG_HCINT_BBERR_Pos                  (8U)</span></div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fa9e120a3bfed31484cfd157f11fbc"> 7956</a></span><span class="preprocessor">#define USB_OTG_HCINT_BBERR_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_BBERR_Pos) </span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3b7e21abc4b3e5ea1eff06eb0850441"> 7957</a></span><span class="preprocessor">#define USB_OTG_HCINT_BBERR                      USB_OTG_HCINT_BBERR_Msk       </span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"> 7958</span><span class="preprocessor">#define USB_OTG_HCINT_FRMOR_Pos                  (9U)</span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98c0c3233732702f627741e818b08ae"> 7959</a></span><span class="preprocessor">#define USB_OTG_HCINT_FRMOR_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_FRMOR_Pos) </span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7805a112e2897572bffee4c25042cc9"> 7960</a></span><span class="preprocessor">#define USB_OTG_HCINT_FRMOR                      USB_OTG_HCINT_FRMOR_Msk       </span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"> 7961</span><span class="preprocessor">#define USB_OTG_HCINT_DTERR_Pos                  (10U)</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac35a8a3f2a57b8881cb825c07f263570"> 7962</a></span><span class="preprocessor">#define USB_OTG_HCINT_DTERR_Msk                  (0x1UL &lt;&lt; USB_OTG_HCINT_DTERR_Pos) </span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0089841c8301b5e572e29da28ef95467"> 7963</a></span><span class="preprocessor">#define USB_OTG_HCINT_DTERR                      USB_OTG_HCINT_DTERR_Msk       </span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"> 7965</span><span class="comment">/********************  Bit definition for USB_OTG_DIEPINT register  ********************/</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"> 7966</span><span class="preprocessor">#define USB_OTG_DIEPINT_XFRC_Pos                 (0U)</span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2947aa5667ae63ee9bcb747ae955a0b"> 7967</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_XFRC_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPINT_XFRC_Pos) </span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01f771d126cb58a8cb83841e08bec9b"> 7968</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_XFRC                     USB_OTG_DIEPINT_XFRC_Msk      </span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"> 7969</span><span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD_Pos               (1U)</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a90367a919959f753ed93ac388259d"> 7970</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_EPDISD_Pos) </span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657c139dc16514808c516bff6e523531"> 7971</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD                   USB_OTG_DIEPINT_EPDISD_Msk    </span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"> 7972</span><span class="preprocessor">#define USB_OTG_DIEPINT_AHBERR_Pos               (2U)</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854f2057e03eb6e282a34d4d26f5093"> 7973</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_AHBERR_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_AHBERR_Pos) </span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga630e92ca04288a83f7f515cedbf01ca9"> 7974</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_AHBERR                   USB_OTG_DIEPINT_AHBERR_Msk   </span></div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"> 7975</span><span class="preprocessor">#define USB_OTG_DIEPINT_TOC_Pos                  (3U)</span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca3db2648c05083065675eda6aaef0e"> 7976</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_TOC_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPINT_TOC_Pos) </span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253fce8bc78be1504c85d684f232dc43"> 7977</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_TOC                      USB_OTG_DIEPINT_TOC_Msk       </span></div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"> 7978</span><span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE_Pos               (4U)</span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad15ffda9000245db34322f4a75b31780"> 7979</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_ITTXFE_Pos) </span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0f91471274c3411579a7ede5a7d80f8"> 7980</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE                   USB_OTG_DIEPINT_ITTXFE_Msk    </span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"> 7981</span><span class="preprocessor">#define USB_OTG_DIEPINT_INEPNM_Pos               (5U)</span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c72659090e081560681486217bc9e21"> 7982</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_INEPNM_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_INEPNM_Pos) </span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8ac53eab340e711478e5509be40e13"> 7983</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_INEPNM                   USB_OTG_DIEPINT_INEPNM_Msk   </span></div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"> 7984</span><span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE_Pos               (6U)</span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98ecb4c61f48a1fc073cda01f1599ad6"> 7985</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE_Msk               (0x1UL &lt;&lt; USB_OTG_DIEPINT_INEPNE_Pos) </span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fbe18a5838e768b9afca5c1695dbb3"> 7986</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE                   USB_OTG_DIEPINT_INEPNE_Msk    </span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"> 7987</span><span class="preprocessor">#define USB_OTG_DIEPINT_TXFE_Pos                 (7U)</span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea85fa99c59be521a394f7cfeeadf25"> 7988</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_TXFE_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPINT_TXFE_Pos) </span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4770cce2b4f601e88fb512f6db688ec"> 7989</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_TXFE                     USB_OTG_DIEPINT_TXFE_Msk      </span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"> 7990</span><span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos           (8U)</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc8a052f72319f433728b6571098ba0"> 7991</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk           (0x1UL &lt;&lt; USB_OTG_DIEPINT_TXFIFOUDRN_Pos) </span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934d166eae0af7663585c903567ebe2b"> 7992</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN               USB_OTG_DIEPINT_TXFIFOUDRN_Msk </span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"> 7993</span><span class="preprocessor">#define USB_OTG_DIEPINT_BNA_Pos                  (9U)</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92124e1fe13558df5464e356658e67b2"> 7994</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_BNA_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPINT_BNA_Pos) </span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22983c7c561dedc17e8688d313a50fb0"> 7995</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_BNA                      USB_OTG_DIEPINT_BNA_Msk       </span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"> 7996</span><span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS_Pos            (11U)</span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbb4304aaa31dceb651eb6ebea21ca4"> 7997</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS_Msk            (0x1UL &lt;&lt; USB_OTG_DIEPINT_PKTDRPSTS_Pos) </span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf74048c663e9dcc21c282a8c7be576"> 7998</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS                USB_OTG_DIEPINT_PKTDRPSTS_Msk </span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span><span class="preprocessor">#define USB_OTG_DIEPINT_BERR_Pos                 (12U)</span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7902d1f040d0669ad22a9cb4a1e88bdd"> 8000</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_BERR_Msk                 (0x1UL &lt;&lt; USB_OTG_DIEPINT_BERR_Pos) </span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496c09a9096346e6141acc2464742b4c"> 8001</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_BERR                     USB_OTG_DIEPINT_BERR_Msk      </span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"> 8002</span><span class="preprocessor">#define USB_OTG_DIEPINT_NAK_Pos                  (13U)</span></div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb6909297147bb09786d5e20715656c"> 8003</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_NAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DIEPINT_NAK_Pos) </span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d91e68b693b9c8ff6fb2236093975cf"> 8004</a></span><span class="preprocessor">#define USB_OTG_DIEPINT_NAK                      USB_OTG_DIEPINT_NAK_Msk       </span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"> 8006</span><span class="comment">/********************  Bit definition forUSB_OTG_HCINTMSK register  ********************/</span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"> 8007</span><span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM_Pos               (0U)</span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e1633eb41c92d2a0716e893d10ea404"> 8008</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM_Msk               (0x1UL &lt;&lt; USB_OTG_HCINTMSK_XFRCM_Pos) </span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3647bba98a8f2c2234aadb2f9441874"> 8009</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM                   USB_OTG_HCINTMSK_XFRCM_Msk    </span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"> 8010</span><span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM_Pos                (1U)</span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6cb390f8f0cf8a561f41a88a8339d7e"> 8011</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM_Msk                (0x1UL &lt;&lt; USB_OTG_HCINTMSK_CHHM_Pos) </span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f359b89c79fba4414e0838645f13a6b"> 8012</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM                    USB_OTG_HCINTMSK_CHHM_Msk     </span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"> 8013</span><span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR_Pos              (2U)</span></div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c101e1a4e376d61f77fcf4f5f32bf6"> 8014</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_AHBERR_Pos) </span></div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf281bb6b61c559e8b068ab32114572af"> 8015</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR                  USB_OTG_HCINTMSK_AHBERR_Msk   </span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"> 8016</span><span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM_Pos              (3U)</span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f5b08f1a892221f86f3cb370260ef6"> 8017</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_STALLM_Pos) </span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001d17d4511b40850fd7c338be250f08"> 8018</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM                  USB_OTG_HCINTMSK_STALLM_Msk   </span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"> 8019</span><span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM_Pos                (4U)</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51cc9dd53764be5f1d2ff3d5c7241fd3"> 8020</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM_Msk                (0x1UL &lt;&lt; USB_OTG_HCINTMSK_NAKM_Pos) </span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b9246da6c3a45ab697edc1cac74651"> 8021</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM                    USB_OTG_HCINTMSK_NAKM_Msk     </span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"> 8022</span><span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM_Pos                (5U)</span></div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372e5e68431087f0fb3b25408ce9eec9"> 8023</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM_Msk                (0x1UL &lt;&lt; USB_OTG_HCINTMSK_ACKM_Pos) </span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21eb5c0fa8aafa12a725ab52f85023d1"> 8024</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM                    USB_OTG_HCINTMSK_ACKM_Msk     </span></div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"> 8025</span><span class="preprocessor">#define USB_OTG_HCINTMSK_NYET_Pos                (6U)</span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b099d2da095f8d31fe49ad9b9ecc90"> 8026</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_NYET_Msk                (0x1UL &lt;&lt; USB_OTG_HCINTMSK_NYET_Pos) </span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059e35d45f848183cf19399ac1e21ff5"> 8027</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_NYET                    USB_OTG_HCINTMSK_NYET_Msk     </span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"> 8028</span><span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM_Pos              (7U)</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbe2d77401d28701eb827ac3d4cd149"> 8029</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_TXERRM_Pos) </span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5322b79193b042004614b21c391d4880"> 8030</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM                  USB_OTG_HCINTMSK_TXERRM_Msk   </span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"> 8031</span><span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM_Pos              (8U)</span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9165c1fbf87679bb83efa46571b96c"> 8032</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_BBERRM_Pos) </span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae263bd38eec1c423b0a70904b5099a"> 8033</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM                  USB_OTG_HCINTMSK_BBERRM_Msk   </span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"> 8034</span><span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM_Pos              (9U)</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada017fb34e00a15702d759ff174d33ff"> 8035</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_FRMORM_Pos) </span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2178eb0791f9ea69122edfbd567ba48"> 8036</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM                  USB_OTG_HCINTMSK_FRMORM_Msk   </span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"> 8037</span><span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM_Pos              (10U)</span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbd167749a70c575efd955503111f5c"> 8038</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM_Msk              (0x1UL &lt;&lt; USB_OTG_HCINTMSK_DTERRM_Pos) </span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab7105e77ce288988037b1df3406ab3"> 8039</a></span><span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM                  USB_OTG_HCINTMSK_DTERRM_Msk   </span></div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"> 8041</span><span class="comment">/********************  Bit definition for USB_OTG_DIEPTSIZ register  ********************/</span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"> 8042</span> </div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"> 8043</span><span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos              (0U)</span></div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b953496e53318844d2444b0d3982d2d"> 8044</a></span><span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL &lt;&lt; USB_OTG_DIEPTSIZ_XFRSIZ_Pos) </span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5497667d259391162884390afd456f62"> 8045</a></span><span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ                  USB_OTG_DIEPTSIZ_XFRSIZ_Msk   </span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"> 8046</span><span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT_Pos              (19U)</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4032f4b698ca8efd7417e13471d834e0"> 8047</a></span><span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT_Msk              (0x3FFUL &lt;&lt; USB_OTG_DIEPTSIZ_PKTCNT_Pos) </span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664b39d163f9f2e400aa9fe2577ffc06"> 8048</a></span><span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT                  USB_OTG_DIEPTSIZ_PKTCNT_Msk   </span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"> 8049</span><span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT_Pos              (29U)</span></div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2138444cba4a94fea9ab112d212e1c"> 8050</a></span><span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT_Msk              (0x3UL &lt;&lt; USB_OTG_DIEPTSIZ_MULCNT_Pos) </span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga428da482bfd499096cff02a3d8aa6738"> 8051</a></span><span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT                  USB_OTG_DIEPTSIZ_MULCNT_Msk   </span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"> 8052</span><span class="comment">/********************  Bit definition for USB_OTG_HCTSIZ register  ********************/</span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"> 8053</span><span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ_Pos                (0U)</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0ecc462bdb146edeb44b1e1bf3ae08"> 8054</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ_Msk                (0x7FFFFUL &lt;&lt; USB_OTG_HCTSIZ_XFRSIZ_Pos) </span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983ec8ca0ffac66eea9219acb008fe9c"> 8055</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ                    USB_OTG_HCTSIZ_XFRSIZ_Msk     </span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"> 8056</span><span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT_Pos                (19U)</span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae242d5b51bdad2968cc7f59f2356195b"> 8057</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT_Msk                (0x3FFUL &lt;&lt; USB_OTG_HCTSIZ_PKTCNT_Pos) </span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2177151366a5539b446104cb87d3059"> 8058</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT                    USB_OTG_HCTSIZ_PKTCNT_Msk     </span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"> 8059</span><span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING_Pos                (31U)</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63444676f787b5850bcd74a3dac24c06"> 8060</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING_Msk                (0x1UL &lt;&lt; USB_OTG_HCTSIZ_DOPING_Pos) </span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc4677244eb50d430a62870b90c30c"> 8061</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING                    USB_OTG_HCTSIZ_DOPING_Msk     </span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"> 8062</span><span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_Pos                  (29U)</span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66d5133c860991521246501b6e1c055d"> 8063</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_Msk                  (0x3UL &lt;&lt; USB_OTG_HCTSIZ_DPID_Pos) </span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7037fb804f6e2a4a3e0c08bd3e345f18"> 8064</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_DPID                      USB_OTG_HCTSIZ_DPID_Msk       </span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5509a0f869a4c7ba34f45be4b733b23"> 8065</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_0                    (0x1UL &lt;&lt; USB_OTG_HCTSIZ_DPID_Pos) </span></div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae95b441c770521507da1d1d4c51d18"> 8066</a></span><span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_1                    (0x2UL &lt;&lt; USB_OTG_HCTSIZ_DPID_Pos) </span></div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"> 8068</span><span class="comment">/********************  Bit definition for USB_OTG_DIEPDMA register  ********************/</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"> 8069</span><span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR_Pos              (0U)</span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d3f62d2f03495bb28e7b65f00dbafa"> 8070</a></span><span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR_Msk              (0xFFFFFFFFUL &lt;&lt; USB_OTG_DIEPDMA_DMAADDR_Pos) </span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab177fc20463978ff09c399cb56e904bb"> 8071</a></span><span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR                  USB_OTG_DIEPDMA_DMAADDR_Msk   </span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"> 8073</span><span class="comment">/********************  Bit definition for USB_OTG_HCDMA register  ********************/</span></div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"> 8074</span><span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR_Pos                (0U)</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a98df839cd4108ef0b1b814d0f7020b"> 8075</a></span><span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR_Msk                (0xFFFFFFFFUL &lt;&lt; USB_OTG_HCDMA_DMAADDR_Pos) </span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2980c7f7c60bf5ff4842dc9e363ea7b"> 8076</a></span><span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR                    USB_OTG_HCDMA_DMAADDR_Msk     </span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"> 8078</span><span class="comment">/********************  Bit definition for USB_OTG_DTXFSTS register  ********************/</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"> 8079</span><span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV_Pos            (0U)</span></div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1a0115d517ac979a61c81763f4ce8f"> 8080</a></span><span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV_Msk            (0xFFFFUL &lt;&lt; USB_OTG_DTXFSTS_INEPTFSAV_Pos) </span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1789e8c79b7a271a58f56cbff4bd03a"> 8081</a></span><span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV                USB_OTG_DTXFSTS_INEPTFSAV_Msk </span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"> 8083</span><span class="comment">/********************  Bit definition for USB_OTG_DIEPTXF register  ********************/</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"> 8084</span><span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA_Pos             (0U)</span></div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b86ac57a1176451f435dda801dbddb"> 8085</a></span><span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA_Msk             (0xFFFFUL &lt;&lt; USB_OTG_DIEPTXF_INEPTXSA_Pos) </span></div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731c1eaaf15ec1b7f24e055172f7e0cf"> 8086</a></span><span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA                 USB_OTG_DIEPTXF_INEPTXSA_Msk  </span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"> 8087</span><span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD_Pos             (16U)</span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafccb927bfa114a368eea25db7d46c85f"> 8088</a></span><span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD_Msk             (0xFFFFUL &lt;&lt; USB_OTG_DIEPTXF_INEPTXFD_Pos) </span></div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015ec5caee27272afa335fa9d5892a40"> 8089</a></span><span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD                 USB_OTG_DIEPTXF_INEPTXFD_Msk  </span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"> 8091</span><span class="comment">/********************  Bit definition for USB_OTG_DOEPCTL register  ********************/</span></div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"> 8092</span> </div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"> 8093</span><span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ_Pos                (0U)</span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga103ef4c7123cb64007a1eb050d96c4b7"> 8094</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ_Msk                (0x7FFUL &lt;&lt; USB_OTG_DOEPCTL_MPSIZ_Pos) </span></div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebce086e91feb566f223ae07d01ff57"> 8095</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ                    USB_OTG_DOEPCTL_MPSIZ_Msk               </span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"> 8096</span><span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP_Pos               (15U)</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ba8e0d0b5bf08b034ba5cf27eaef4c"> 8097</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPCTL_USBAEP_Pos) </span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed242624f140356cc793039988d89df"> 8098</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP                   USB_OTG_DOEPCTL_USBAEP_Msk    </span></div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"> 8099</span><span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS_Pos               (17U)</span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca51b95d03a684417745d2870bc02aa"> 8100</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPCTL_NAKSTS_Pos) </span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1735002d3abf233ca0cbe473da2d8fb"> 8101</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS                   USB_OTG_DOEPCTL_NAKSTS_Msk    </span></div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"> 8102</span><span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos       (28U)</span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b8b770cb957bf0f4148311ddfef503"> 8103</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL &lt;&lt; USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) </span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a06b55e9caa25873e734fb15cafbc51"> 8104</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM           USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk </span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"> 8105</span><span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM_Pos              (29U)</span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4b73b3f5f6813412b392b8b619a1ae"> 8106</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPCTL_SODDFRM_Pos) </span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ddb336230fa5a497dbb2393a180ae6"> 8107</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM                  USB_OTG_DOEPCTL_SODDFRM_Msk   </span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"> 8108</span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_Pos                (18U)</span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fea8cfdb01a643000019dc830fc30f"> 8109</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_Msk                (0x3UL &lt;&lt; USB_OTG_DOEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e347921b96b8435ec2ef6cc9b3470d8"> 8110</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP                    USB_OTG_DOEPCTL_EPTYP_Msk     </span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b0660b499862424b72cd59bca9226e"> 8111</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_0                  (0x1UL &lt;&lt; USB_OTG_DOEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89595201dd98cc05712d046e98c142fd"> 8112</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_1                  (0x2UL &lt;&lt; USB_OTG_DOEPCTL_EPTYP_Pos) </span></div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span><span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM_Pos                 (20U)</span></div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592d0d387403b49dd841153e1c8ef922"> 8114</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPCTL_SNPM_Pos) </span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ef1fba78e67a55f665495ae7f8732e"> 8115</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM                     USB_OTG_DOEPCTL_SNPM_Msk      </span></div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"> 8116</span><span class="preprocessor">#define USB_OTG_DOEPCTL_STALL_Pos                (21U)</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600dc33e80274fdf8ec793bce5df9ad4"> 8117</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_STALL_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPCTL_STALL_Pos) </span></div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6aea29335780171f8ce42aba031699"> 8118</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_STALL                    USB_OTG_DOEPCTL_STALL_Msk     </span></div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"> 8119</span><span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK_Pos                 (26U)</span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c45d7d3e789caf1b5a8967592939ae"> 8120</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPCTL_CNAK_Pos) </span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd05c0aa7833e7467e0ff66cfa1f20cb"> 8121</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK                     USB_OTG_DOEPCTL_CNAK_Msk      </span></div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"> 8122</span><span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK_Pos                 (27U)</span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be0f6d6ed75219981fc07465ba09298"> 8123</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPCTL_SNAK_Pos) </span></div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05a3e120b2c56a13ff622b0a507f48ee"> 8124</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK                     USB_OTG_DOEPCTL_SNAK_Msk      </span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"> 8125</span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS_Pos                (30U)</span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46881c1a50c0a2b48f4d107a9cdc540f"> 8126</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPCTL_EPDIS_Pos) </span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf170f97217b0a2e3f66a33a67257674e"> 8127</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS                    USB_OTG_DOEPCTL_EPDIS_Msk     </span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"> 8128</span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA_Pos                (31U)</span></div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891f80e6cdbf19579db62d0214bc09b5"> 8129</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA_Msk                (0x1UL &lt;&lt; USB_OTG_DOEPCTL_EPENA_Pos) </span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8875f7311dfde66125b78dd715fd2d7c"> 8130</a></span><span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA                    USB_OTG_DOEPCTL_EPENA_Msk     </span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"> 8132</span><span class="comment">/********************  Bit definition for USB_OTG_DOEPINT register  ********************/</span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"> 8133</span><span class="preprocessor">#define USB_OTG_DOEPINT_XFRC_Pos                 (0U)</span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bec204f2c5886251295d5ea7739331"> 8134</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_XFRC_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPINT_XFRC_Pos) </span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e51a7b1cc412e304246176c207cbcb8"> 8135</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_XFRC                     USB_OTG_DOEPINT_XFRC_Msk      </span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"> 8136</span><span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD_Pos               (1U)</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2bee78f4eead58dd6e9d772d77c843d"> 8137</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPINT_EPDISD_Pos) </span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32e18140ad2c7902fe788947cea557d2"> 8138</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD                   USB_OTG_DOEPINT_EPDISD_Msk    </span></div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"> 8139</span><span class="preprocessor">#define USB_OTG_DOEPINT_AHBERR_Pos               (2U)</span></div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dfe74336fa143f3b5a536a74ff77dcb"> 8140</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_AHBERR_Msk               (0x1UL &lt;&lt; USB_OTG_DOEPINT_AHBERR_Pos) </span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8957520b45ebd1ed0000d8a0c0cc9ef6"> 8141</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_AHBERR                   USB_OTG_DOEPINT_AHBERR_Msk   </span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span><span class="preprocessor">#define USB_OTG_DOEPINT_STUP_Pos                 (3U)</span></div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42dda03dc0034c884c0a51c1f749edfb"> 8143</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_STUP_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPINT_STUP_Pos) </span></div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76444bdecd4d6def6c718ed1bb8e8b8c"> 8144</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_STUP                     USB_OTG_DOEPINT_STUP_Msk      </span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"> 8145</span><span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS_Pos              (4U)</span></div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8a3dd1c173d5cd66abf1d5aff97f894"> 8146</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPINT_OTEPDIS_Pos) </span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4c92b08606cf934de16b353053dd78"> 8147</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS                  USB_OTG_DOEPINT_OTEPDIS_Msk   </span></div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"> 8148</span><span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR_Pos              (5U)</span></div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c064a7156878cca72817277cce28cef"> 8149</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPINT_OTEPSPR_Pos) </span></div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2451732dfee15831f09e28041dabf9ce"> 8150</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR                  USB_OTG_DOEPINT_OTEPSPR_Msk   </span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"> 8151</span><span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP_Pos              (6U)</span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7623d1db984217c12acc54117994337"> 8152</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPINT_B2BSTUP_Pos) </span></div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82261faaf818baade125d4de42f78fa5"> 8153</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP                  USB_OTG_DOEPINT_B2BSTUP_Msk   </span></div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"> 8154</span><span class="preprocessor">#define USB_OTG_DOEPINT_OUTPKTERR_Pos            (8U)</span></div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5870176a1b59ee2048b23087b677ae"> 8155</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_OUTPKTERR_Msk            (0x1UL &lt;&lt; USB_OTG_DOEPINT_OUTPKTERR_Pos) </span></div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf82df64a03b0a9f6915a36a750488ac"> 8156</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_OUTPKTERR                USB_OTG_DOEPINT_OUTPKTERR_Msk   </span></div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"> 8157</span><span class="preprocessor">#define USB_OTG_DOEPINT_NAK_Pos                  (13U)</span></div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa6114d1a7f5860c94bc9eb1ef1207c"> 8158</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_NAK_Msk                  (0x1UL &lt;&lt; USB_OTG_DOEPINT_NAK_Pos) </span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1b7add4ca4362bb47501b456d3bb8b"> 8159</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_NAK                      USB_OTG_DOEPINT_NAK_Msk   </span></div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"> 8160</span><span class="preprocessor">#define USB_OTG_DOEPINT_NYET_Pos                 (14U)</span></div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea8387720c1dd29d7c4689f4b83792f"> 8161</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_NYET_Msk                 (0x1UL &lt;&lt; USB_OTG_DOEPINT_NYET_Pos) </span></div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf63ba909dd472b7ce95b05e8ed984ac3"> 8162</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_NYET                     USB_OTG_DOEPINT_NYET_Msk      </span></div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"> 8163</span><span class="preprocessor">#define USB_OTG_DOEPINT_STPKTRX_Pos              (15U)</span></div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c90fbb29ef97f0974e4040889d12e34"> 8164</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_STPKTRX_Msk              (0x1UL &lt;&lt; USB_OTG_DOEPINT_STPKTRX_Pos) </span></div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d44e256af7596e109c61925dbdb6fd"> 8165</a></span><span class="preprocessor">#define USB_OTG_DOEPINT_STPKTRX                  USB_OTG_DOEPINT_STPKTRX_Msk   </span></div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"> 8166</span><span class="comment">/********************  Bit definition for USB_OTG_DOEPTSIZ register  ********************/</span></div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"> 8167</span> </div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"> 8168</span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos              (0U)</span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ef41f398424f0a7e6a4c7cd6010c2"> 8169</a></span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL &lt;&lt; USB_OTG_DOEPTSIZ_XFRSIZ_Pos) </span></div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab954bdd4334a2643622e3d33fee16ad5"> 8170</a></span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ                  USB_OTG_DOEPTSIZ_XFRSIZ_Msk   </span></div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"> 8171</span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT_Pos              (19U)</span></div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285281ff18968724fb73d8dc292b930b"> 8172</a></span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT_Msk              (0x3FFUL &lt;&lt; USB_OTG_DOEPTSIZ_PKTCNT_Pos) </span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bc1fb16d2d5b7a8d92fce5a61a038f"> 8173</a></span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT                  USB_OTG_DOEPTSIZ_PKTCNT_Msk   </span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_Pos             (29U)</span></div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb0c6895cd600227f3a037dfbddbbc5"> 8176</a></span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_Msk             (0x3UL &lt;&lt; USB_OTG_DOEPTSIZ_STUPCNT_Pos) </span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a99a82646ef5a7a7785bec2d07334b5"> 8177</a></span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT                 USB_OTG_DOEPTSIZ_STUPCNT_Msk  </span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cabae65ef4f05c5314de57beed11000"> 8178</a></span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_0               (0x1UL &lt;&lt; USB_OTG_DOEPTSIZ_STUPCNT_Pos) </span></div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b109418cfad831c4f292eb86d132f0e"> 8179</a></span><span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_1               (0x2UL &lt;&lt; USB_OTG_DOEPTSIZ_STUPCNT_Pos) </span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"> 8181</span><span class="comment">/********************  Bit definition for PCGCCTL register  ********************/</span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"> 8182</span><span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK_Pos              (0U)</span></div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d4f9a974fab851fcfb0803ba5380b8d"> 8183</a></span><span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK_Msk              (0x1UL &lt;&lt; USB_OTG_PCGCCTL_STOPCLK_Pos) </span></div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cb2d7ab53783663a7a6dd457d3ba25"> 8184</a></span><span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK                  USB_OTG_PCGCCTL_STOPCLK_Msk   </span></div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"> 8185</span><span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK_Pos              (1U)</span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05b7e567009a05c0fbc460de78ece1f"> 8186</a></span><span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK_Msk              (0x1UL &lt;&lt; USB_OTG_PCGCCTL_GATECLK_Pos) </span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8756280c79db9bdd546f6dabce92849"> 8187</a></span><span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK                  USB_OTG_PCGCCTL_GATECLK_Msk   </span></div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"> 8188</span><span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP_Pos              (4U)</span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29bcd967dad8f66da440480b32b7b5d"> 8189</a></span><span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP_Msk              (0x1UL &lt;&lt; USB_OTG_PCGCCTL_PHYSUSP_Pos) </span></div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f07a7549ecc61ab2df0775ea177df12"> 8190</a></span><span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP                  USB_OTG_PCGCCTL_PHYSUSP_Msk   </span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"> 8192</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"> 8193</span><span class="comment">/********************  Bit definition for OTG register  ********************/</span></div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"> 8194</span><span class="preprocessor">#define USB_OTG_CHNUM_Pos                        (0U)</span></div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46419059b5b49059f5bdebe1b72722ef"> 8195</a></span><span class="preprocessor">#define USB_OTG_CHNUM_Msk                        (0xFUL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e22ae686ec18ff21f8f576178463115"> 8196</a></span><span class="preprocessor">#define USB_OTG_CHNUM                            USB_OTG_CHNUM_Msk             </span></div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1901249182b97582cbe4a3644f31d20f"> 8197</a></span><span class="preprocessor">#define USB_OTG_CHNUM_0                          (0x1UL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda64fd2296cefde4a9f304c0b5150e3"> 8198</a></span><span class="preprocessor">#define USB_OTG_CHNUM_1                          (0x2UL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e852ea3f7aca27ba6cd281d1fdc5117"> 8199</a></span><span class="preprocessor">#define USB_OTG_CHNUM_2                          (0x4UL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045af9896fe21c27d155de0bb98eb3bb"> 8200</a></span><span class="preprocessor">#define USB_OTG_CHNUM_3                          (0x8UL &lt;&lt; USB_OTG_CHNUM_Pos)   </span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"> 8201</span><span class="preprocessor">#define USB_OTG_BCNT_Pos                         (4U)</span></div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8835a43d2c40f61caee8af97be8de8d3"> 8202</a></span><span class="preprocessor">#define USB_OTG_BCNT_Msk                         (0x7FFUL &lt;&lt; USB_OTG_BCNT_Pos)  </span></div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cc2bdcb428f49f2de38db43a6da61b"> 8203</a></span><span class="preprocessor">#define USB_OTG_BCNT                             USB_OTG_BCNT_Msk              </span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span><span class="preprocessor">#define USB_OTG_DPID_Pos                         (15U)</span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a99858955bd807f3b3ab817ccb22dbf"> 8206</a></span><span class="preprocessor">#define USB_OTG_DPID_Msk                         (0x3UL &lt;&lt; USB_OTG_DPID_Pos)    </span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9fdf0a57d7a204dff9217d6b7e7a60"> 8207</a></span><span class="preprocessor">#define USB_OTG_DPID                             USB_OTG_DPID_Msk              </span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb8aeddd0bc7c194224de1c601c3aea"> 8208</a></span><span class="preprocessor">#define USB_OTG_DPID_0                           (0x1UL &lt;&lt; USB_OTG_DPID_Pos)    </span></div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8822d847cc21c903bfe427927f3ebd8f"> 8209</a></span><span class="preprocessor">#define USB_OTG_DPID_1                           (0x2UL &lt;&lt; USB_OTG_DPID_Pos)    </span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"> 8211</span><span class="preprocessor">#define USB_OTG_PKTSTS_Pos                       (17U)</span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bbc3a438b82f7739fdb08721163c3b"> 8212</a></span><span class="preprocessor">#define USB_OTG_PKTSTS_Msk                       (0xFUL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a5d91a12a215c4eeeb06ce604c22e5"> 8213</a></span><span class="preprocessor">#define USB_OTG_PKTSTS                           USB_OTG_PKTSTS_Msk            </span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77111a987b72536f21bfd7bb08594b35"> 8214</a></span><span class="preprocessor">#define USB_OTG_PKTSTS_0                         (0x1UL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2fb9acefebdda4d1178fd41152354a"> 8215</a></span><span class="preprocessor">#define USB_OTG_PKTSTS_1                         (0x2UL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab280bdccc1f515e8b031ca572a40dbeb"> 8216</a></span><span class="preprocessor">#define USB_OTG_PKTSTS_2                         (0x4UL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad095ea293b9f4a79f215502575bc3c70"> 8217</a></span><span class="preprocessor">#define USB_OTG_PKTSTS_3                         (0x8UL &lt;&lt; USB_OTG_PKTSTS_Pos)  </span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"> 8219</span><span class="preprocessor">#define USB_OTG_EPNUM_Pos                        (0U)</span></div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45e8d6116688de705fd0d55680e1a87"> 8220</a></span><span class="preprocessor">#define USB_OTG_EPNUM_Msk                        (0xFUL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d336fd8272e4c22fc474e468b81af9"> 8221</a></span><span class="preprocessor">#define USB_OTG_EPNUM                            USB_OTG_EPNUM_Msk             </span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61585b0ce43fd0b1e6b228598afc219c"> 8222</a></span><span class="preprocessor">#define USB_OTG_EPNUM_0                          (0x1UL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483d3ad09cb1f0a2c0b162c8a55ed7c6"> 8223</a></span><span class="preprocessor">#define USB_OTG_EPNUM_1                          (0x2UL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2438798104047b9b51f8c773d02858a"> 8224</a></span><span class="preprocessor">#define USB_OTG_EPNUM_2                          (0x4UL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c2df6bfed558ca73545573166296bf"> 8225</a></span><span class="preprocessor">#define USB_OTG_EPNUM_3                          (0x8UL &lt;&lt; USB_OTG_EPNUM_Pos)   </span></div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"> 8227</span><span class="preprocessor">#define USB_OTG_FRMNUM_Pos                       (21U)</span></div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dde44ba66dda008f4f22e73d6de3eb"> 8228</a></span><span class="preprocessor">#define USB_OTG_FRMNUM_Msk                       (0xFUL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69105bca4abdabe5c66a1c44ae714776"> 8229</a></span><span class="preprocessor">#define USB_OTG_FRMNUM                           USB_OTG_FRMNUM_Msk            </span></div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a9a2d9f4d804f38e9ee29038139498d"> 8230</a></span><span class="preprocessor">#define USB_OTG_FRMNUM_0                         (0x1UL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d93a3bde8de46b481691a1e87b36bfd"> 8231</a></span><span class="preprocessor">#define USB_OTG_FRMNUM_1                         (0x2UL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8be72a63a9942462f0752d5371e619"> 8232</a></span><span class="preprocessor">#define USB_OTG_FRMNUM_2                         (0x4UL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b50095fee4cb94be4d1d02aadd3964e"> 8233</a></span><span class="preprocessor">#define USB_OTG_FRMNUM_3                         (0x8UL &lt;&lt; USB_OTG_FRMNUM_Pos)  </span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"> 8246</span><span class="comment">/******************************* ADC Instances ********************************/</span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"> 8247</span><span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"> 8248</span> </div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"> 8249</span><span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)</span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"> 8250</span><span class="comment">/******************************* CRC Instances ********************************/</span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"> 8251</span><span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"> 8252</span> </div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"> 8253</span> </div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"> 8254</span><span class="comment">/******************************** DMA Instances *******************************/</span></div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"> 8255</span><span class="preprocessor">#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \</span></div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"> 8256</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream1) || \</span></div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"> 8257</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream2) || \</span></div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"> 8258</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream3) || \</span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"> 8259</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream4) || \</span></div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"> 8260</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream5) || \</span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"> 8261</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream6) || \</span></div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"> 8262</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream7) || \</span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"> 8263</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream0) || \</span></div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"> 8264</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream1) || \</span></div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"> 8265</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream2) || \</span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"> 8266</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream3) || \</span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"> 8267</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream4) || \</span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"> 8268</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream5) || \</span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"> 8269</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream6) || \</span></div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"> 8270</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream7))</span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"> 8271</span> </div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"> 8272</span><span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"> 8273</span><span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"> 8274</span><span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"> 8275</span><span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"> 8276</span><span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"> 8277</span><span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"> 8278</span><span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"> 8279</span> </div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"> 8280</span><span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"> 8281</span><span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l08282" name="l08282"></a><span class="lineno"> 8282</span><span class="preprocessor">                                       ((INSTANCE) == I2C2) || \</span></div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"> 8283</span><span class="preprocessor">                                       ((INSTANCE) == I2C3))</span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"> 8284</span> </div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"> 8285</span><span class="comment">/******************************* SMBUS Instances ******************************/</span></div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"> 8286</span><span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE         IS_I2C_ALL_INSTANCE</span></div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"> 8287</span> </div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"> 8288</span><span class="comment">/******************************** I2S Instances *******************************/</span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"> 8289</span> </div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"> 8290</span><span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"> 8291</span><span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"> 8292</span> </div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"> 8293</span><span class="comment">/*************************** I2S Extended Instances ***************************/</span></div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"> 8294</span><span class="preprocessor">#define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \</span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"> 8295</span><span class="preprocessor">                                           ((INSTANCE) == I2S3ext))</span></div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"> 8296</span><span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"> 8297</span><span class="preprocessor">#define IS_I2S_ALL_INSTANCE_EXT    IS_I2S_EXT_ALL_INSTANCE</span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"> 8298</span> </div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"> 8299</span> </div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"> 8300</span><span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"> 8301</span><span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"> 8302</span> </div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"> 8303</span> </div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"> 8304</span><span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"> 8305</span><span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"> 8306</span><span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"> 8307</span><span class="preprocessor">                                       ((INSTANCE) == SPI3) || \</span></div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"> 8308</span><span class="preprocessor">                                       ((INSTANCE) == SPI4))</span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"> 8309</span> </div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"> 8310</span> </div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"> 8311</span><span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"> 8312</span><span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"> 8313</span><span class="preprocessor">                                   ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"> 8314</span><span class="preprocessor">                                   ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"> 8315</span><span class="preprocessor">                                   ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"> 8316</span><span class="preprocessor">                                   ((INSTANCE) == TIM5)   || \</span></div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"> 8317</span><span class="preprocessor">                                   ((INSTANCE) == TIM9)   || \</span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"> 8318</span><span class="preprocessor">                                   ((INSTANCE) == TIM10)  || \</span></div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"> 8319</span><span class="preprocessor">                                   ((INSTANCE) == TIM11))</span></div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"> 8320</span> </div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"> 8321</span> </div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"> 8322</span><span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"> 8323</span><span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"> 8324</span><span class="preprocessor">                                         ((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"> 8325</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l08326" name="l08326"></a><span class="lineno"> 8326</span><span class="preprocessor">                                         ((INSTANCE) == TIM4)  || \</span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"> 8327</span><span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"> 8328</span><span class="preprocessor">                                         ((INSTANCE) == TIM9)  || \</span></div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"> 8329</span><span class="preprocessor">                                         ((INSTANCE) == TIM10) || \</span></div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"> 8330</span><span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"> 8331</span> </div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"> 8332</span><span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"> 8333</span><span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"> 8334</span><span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"> 8335</span><span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"> 8336</span><span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"> 8337</span><span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"> 8338</span><span class="preprocessor">                                       ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"> 8339</span> </div>
<div class="line"><a id="l08340" name="l08340"></a><span class="lineno"> 8340</span><span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"> 8341</span><span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"> 8342</span><span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"> 8343</span><span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"> 8344</span><span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"> 8345</span><span class="preprocessor">                                         ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"> 8346</span> </div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"> 8347</span><span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"> 8348</span><span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"> 8349</span><span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"> 8350</span><span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"> 8351</span><span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"> 8352</span><span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"> 8353</span> </div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"> 8354</span><span class="comment">/******************** TIM Instances : Advanced-control timers *****************/</span></div>
<div class="line"><a id="l08355" name="l08355"></a><span class="lineno"> 8355</span><span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"> 8356</span> </div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"> 8357</span><span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"> 8358</span><span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span><span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08360" name="l08360"></a><span class="lineno"> 8360</span><span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"> 8361</span><span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"> 8362</span><span class="preprocessor">                                         ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"> 8363</span> </div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"> 8364</span><span class="comment">/****************** TIM Instances : DMA requests generation (UDE) *************/</span></div>
<div class="line"><a id="l08365" name="l08365"></a><span class="lineno"> 8365</span><span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"> 8366</span><span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"> 8367</span><span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"> 8368</span><span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"> 8369</span><span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08370" name="l08370"></a><span class="lineno"> 8370</span> </div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"> 8371</span><span class="comment">/************ TIM Instances : DMA requests generation (CCxDE) *****************/</span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"> 8372</span><span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"> 8373</span><span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"> 8374</span><span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"> 8375</span><span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"> 8376</span><span class="preprocessor">                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"> 8377</span> </div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"> 8378</span><span class="comment">/************ TIM Instances : DMA requests generation (COMDE) *****************/</span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"> 8379</span><span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08380" name="l08380"></a><span class="lineno"> 8380</span><span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"> 8381</span><span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"> 8382</span><span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"> 8383</span><span class="preprocessor">                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"> 8384</span> </div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"> 8385</span><span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"> 8386</span><span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"> 8387</span><span class="preprocessor">                                             ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"> 8388</span><span class="preprocessor">                                             ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"> 8389</span><span class="preprocessor">                                             ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"> 8390</span><span class="preprocessor">                                             ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"> 8391</span> </div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"> 8392</span><span class="comment">/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/</span></div>
<div class="line"><a id="l08393" name="l08393"></a><span class="lineno"> 8393</span><span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"> 8394</span><span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"> 8395</span><span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"> 8396</span><span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"> 8397</span><span class="preprocessor">                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"> 8398</span> </div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"> 8399</span><span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"> 8400</span><span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"> 8401</span><span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"> 8402</span><span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"> 8403</span><span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08404" name="l08404"></a><span class="lineno"> 8404</span><span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"> 8405</span><span class="preprocessor">                                         ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"> 8406</span><span class="comment">/********************** TIM Instances : 32 bit Counter ************************/</span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"> 8407</span><span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"> 8408</span><span class="preprocessor">                                              ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"> 8409</span> </div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"> 8410</span><span class="comment">/***************** TIM Instances : external trigger input available ************/</span></div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"> 8411</span><span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"> 8412</span><span class="preprocessor">                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"> 8413</span><span class="preprocessor">                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"> 8414</span><span class="preprocessor">                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"> 8415</span><span class="preprocessor">                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"> 8416</span> </div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"> 8417</span><span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"> 8418</span><span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"> 8419</span><span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"> 8420</span><span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"> 8421</span> </div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"> 8422</span><span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"> 8423</span><span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"> 8424</span><span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"> 8425</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"> 8426</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"> 8427</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"> 8428</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"> 8429</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"> 8430</span><span class="preprocessor">    (((INSTANCE) == TIM2) &amp;&amp;                   \</span></div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"> 8431</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"> 8432</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"> 8433</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"> 8434</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l08435" name="l08435"></a><span class="lineno"> 8435</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"> 8436</span><span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"> 8437</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"> 8438</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"> 8439</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"> 8440</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"> 8441</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"> 8442</span><span class="preprocessor">    (((INSTANCE) == TIM4) &amp;&amp;                   \</span></div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"> 8443</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"> 8444</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"> 8445</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l08446" name="l08446"></a><span class="lineno"> 8446</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"> 8447</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"> 8448</span><span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"> 8449</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l08450" name="l08450"></a><span class="lineno"> 8450</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"> 8451</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"> 8452</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"> 8453</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"> 8454</span><span class="preprocessor">    (((INSTANCE) == TIM9) &amp;&amp;                   \</span></div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"> 8455</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"> 8456</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"> 8457</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"> 8458</span><span class="preprocessor">    (((INSTANCE) == TIM10) &amp;&amp;                  \</span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"> 8459</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"> 8460</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"> 8461</span><span class="preprocessor">    (((INSTANCE) == TIM11) &amp;&amp;                  \</span></div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"> 8462</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"> 8463</span> </div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"> 8464</span><span class="comment">/************ TIM Instances : complementary output(s) available ***************/</span></div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"> 8465</span><span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"> 8466</span><span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"> 8467</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"> 8468</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"> 8469</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3))))</span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"> 8470</span> </div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"> 8471</span><span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"> 8472</span><span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"> 8473</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"> 8474</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"> 8475</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"> 8476</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"> 8477</span> </div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"> 8478</span><span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"> 8479</span><span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"> 8480</span><span class="preprocessor">                                                  ((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"> 8481</span><span class="preprocessor">                                                  ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"> 8482</span><span class="preprocessor">                                                  ((INSTANCE) == TIM4)   || \</span></div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"> 8483</span><span class="preprocessor">                                                  ((INSTANCE) == TIM5)   || \</span></div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"> 8484</span><span class="preprocessor">                                                  ((INSTANCE) == TIM9)   || \</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"> 8485</span><span class="preprocessor">                                                  ((INSTANCE) == TIM10)  || \</span></div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"> 8486</span><span class="preprocessor">                                                  ((INSTANCE) == TIM11))</span></div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"> 8487</span> </div>
<div class="line"><a id="l08488" name="l08488"></a><span class="lineno"> 8488</span> </div>
<div class="line"><a id="l08489" name="l08489"></a><span class="lineno"> 8489</span><span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"> 8490</span> </div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"> 8491</span><span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"> 8492</span> </div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"> 8493</span><span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"> 8494</span><span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"> 8495</span><span class="preprocessor">                                                       ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"> 8496</span><span class="preprocessor">                                                       ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"> 8497</span><span class="preprocessor">                                                       ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"> 8498</span><span class="preprocessor">                                                       ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08499" name="l08499"></a><span class="lineno"> 8499</span> </div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"> 8500</span><span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"> 8501</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"> 8502</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"> 8503</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08504" name="l08504"></a><span class="lineno"> 8504</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"> 8505</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"> 8506</span><span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"> 8507</span> </div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"> 8508</span><span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"> 8509</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \</span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"> 8510</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"> 8511</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"> 8512</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"> 8513</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"> 8514</span> </div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"> 8515</span><span class="comment">/****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/</span></div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"> 8516</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"> 8517</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"> 8518</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"> 8519</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"> 8520</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"> 8521</span><span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"> 8522</span> </div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"> 8523</span><span class="comment">/********** TIM Instances : supporting internal trigger inputs(ITRX) *********/</span></div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"> 8524</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"> 8525</span><span class="preprocessor">                                                        ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"> 8526</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"> 8527</span><span class="preprocessor">                                                        ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"> 8528</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"> 8529</span><span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"> 8530</span> </div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"> 8531</span><span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"> 8532</span><span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"> 8533</span> </div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"> 8534</span><span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"> 8535</span><span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"> 8536</span><span class="preprocessor">                                                      ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"> 8537</span><span class="preprocessor">                                                      ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"> 8538</span><span class="preprocessor">                                                      ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"> 8539</span><span class="preprocessor">                                                      ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"> 8540</span><span class="preprocessor">                                                      ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"> 8541</span><span class="comment">/****************** TIM Instances : supporting Hall sensor interface **********/</span></div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"> 8542</span><span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"> 8543</span><span class="preprocessor">                                                          ((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l08544" name="l08544"></a><span class="lineno"> 8544</span><span class="preprocessor">                                                          ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"> 8545</span><span class="preprocessor">                                                          ((INSTANCE) == TIM4) || \</span></div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"> 8546</span><span class="preprocessor">                                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"> 8547</span><span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"> 8548</span><span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"> 8549</span> </div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"> 8550</span><span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"> 8551</span><span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"> 8552</span><span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"> 8553</span><span class="preprocessor">                                     ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"> 8554</span> </div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"> 8555</span><span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"> 8556</span><span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"> 8557</span><span class="preprocessor">                                               ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"> 8558</span><span class="preprocessor">                                               ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"> 8559</span> </div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"> 8560</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"> 8561</span><span class="preprocessor">#define IS_UART_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE</span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"> 8562</span> </div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"> 8563</span><span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"> 8564</span><span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"> 8565</span><span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"> 8566</span><span class="preprocessor">                                           ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"> 8567</span><span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"> 8568</span><span class="preprocessor">#define IS_UART_LIN_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE</span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"> 8569</span> </div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"> 8570</span><span class="comment">/********************* UART Instances : Smart card mode ***********************/</span></div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"> 8571</span><span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"> 8572</span><span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"> 8573</span><span class="preprocessor">                                         ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"> 8574</span> </div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"> 8575</span><span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"> 8576</span><span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"> 8577</span><span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"> 8578</span><span class="preprocessor">                                    ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"> 8579</span> </div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"> 8580</span><span class="comment">/*********************** PCD Instances ****************************************/</span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"> 8581</span><span class="preprocessor">#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))</span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"> 8582</span> </div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"> 8583</span><span class="comment">/*********************** HCD Instances ****************************************/</span></div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"> 8584</span><span class="preprocessor">#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))</span></div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"> 8585</span> </div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"> 8586</span><span class="comment">/****************************** SDIO Instances ********************************/</span></div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"> 8587</span><span class="preprocessor">#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)</span></div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"> 8588</span> </div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"> 8589</span><span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"> 8590</span><span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"> 8591</span> </div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"> 8592</span><span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"> 8593</span><span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"> 8594</span> </div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"> 8595</span><span class="comment">/****************************** USB Exported Constants ************************/</span></div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"> 8596</span><span class="preprocessor">#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR                8U</span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"> 8597</span><span class="preprocessor">#define USB_OTG_FS_MAX_IN_ENDPOINTS                    4U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"> 8598</span><span class="preprocessor">#define USB_OTG_FS_MAX_OUT_ENDPOINTS                   4U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"> 8599</span><span class="preprocessor">#define USB_OTG_FS_TOTAL_FIFO_SIZE                     1280U </span><span class="comment">/* in Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"> 8600</span> </div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"> 8601</span><span class="comment">/*</span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"> 8602</span><span class="comment"> * @brief Specific devices reset values definitions</span></div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"> 8603</span><span class="comment"> */</span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"> 8604</span><span class="preprocessor">#define RCC_PLLCFGR_RST_VALUE              0x24003010U</span></div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"> 8605</span><span class="preprocessor">#define RCC_PLLI2SCFGR_RST_VALUE           0x20003000U</span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"> 8606</span> </div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga08aeea283003a2c787227347087b5b1f"> 8607</a></span><span class="preprocessor">#define RCC_MAX_FREQUENCY            84000000U         </span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga60fbed15643b623aa4541b9d8828d0f1"> 8608</a></span><span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE3     60000000U         </span></div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafcb2c5211d9cbed86b111c83a0ce427b"> 8609</a></span><span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE2    RCC_MAX_FREQUENCY  </span></div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga85746dffdc6d015f5142d7e16489ca84"> 8610</a></span><span class="preprocessor">#define RCC_PLLVCO_OUTPUT_MIN       192000000U       </span></div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga288d68c2604cea8548eccdef3873923f"> 8611</a></span><span class="preprocessor">#define RCC_PLLVCO_INPUT_MIN           950000U       </span></div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad3fd37dbfa74739a3c698ab4755fa27e"> 8612</a></span><span class="preprocessor">#define RCC_PLLVCO_INPUT_MAX          2100000U       </span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba6ddae0375763847f8dc3e91173d714"> 8613</a></span><span class="preprocessor">#define RCC_PLLVCO_OUTPUT_MAX       432000000U       </span></div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"> 8615</span><span class="preprocessor">#define RCC_PLLN_MIN_VALUE                192U</span></div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"> 8616</span><span class="preprocessor">#define RCC_PLLN_MAX_VALUE                432U</span></div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"> 8617</span> </div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga19ba80e0c72cd041274f831901f302f9"> 8618</a></span><span class="preprocessor">#define FLASH_SCALE2_LATENCY1_FREQ    30000000U      </span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98847021d5de23ea0458b490c74e6299"> 8619</a></span><span class="preprocessor">#define FLASH_SCALE2_LATENCY2_FREQ    60000000U      </span></div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga322840abc74aeafafe710d45e4f9c7cd"> 8621</a></span><span class="preprocessor">#define FLASH_SCALE3_LATENCY1_FREQ    30000000U      </span></div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga9a6fd257610db9111ae2a291825a86d0"> 8622</a></span><span class="preprocessor">#define FLASH_SCALE3_LATENCY2_FREQ    60000000U      </span></div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"> 8637</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"> 8638</span>}</div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"> 8639</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"> 8640</span> </div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"> 8641</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F401xC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="a_core_2_include_2core__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:290</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:66</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:85</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdeci">@ DMA1_Stream2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:90</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a></div><div class="ttdeci">@ SDIO_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:116</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdeci">@ RTC_WKUP_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:80</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a></div><div class="ttdeci">@ DMA2_Stream0_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:119</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a></div><div class="ttdeci">@ DMA2_Stream6_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:126</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:105</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdeci">@ I2C2_EV_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:106</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:69</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdeci">@ TIM4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:103</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:101</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a></div><div class="ttdeci">@ DMA2_Stream7_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:127</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:111</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a></div><div class="ttdeci">@ DMA2_Stream3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:122</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:72</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdeci">@ ADC_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:95</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdeci">@ SPI3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:118</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:109</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:82</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdeci">@ I2C2_ER_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:107</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:71</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:75</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a></div><div class="ttdeci">@ I2C3_ER_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:130</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a></div><div class="ttdeci">@ I2C3_EV_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:129</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:70</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:73</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:81</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a></div><div class="ttdeci">@ DMA2_Stream5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:125</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:77</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:104</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:102</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a></div><div class="ttdeci">@ DMA2_Stream1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:120</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdeci">@ DMA1_Stream0_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:88</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:112</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a></div><div class="ttdeci">@ SPI4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:132</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a></div><div class="ttdeci">@ TIM1_UP_TIM10_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:98</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:96</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdeci">@ DMA1_Stream1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:89</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a></div><div class="ttdeci">@ OTG_FS_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:124</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a></div><div class="ttdeci">@ OTG_FS_WKUP_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:114</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdeci">@ FPU_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:131</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a></div><div class="ttdeci">@ USART6_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:128</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:108</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:78</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></div><div class="ttdeci">@ TIM1_TRG_COM_TIM11_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:99</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_TIM9_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:97</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:83</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:87</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a></div><div class="ttdeci">@ DMA2_Stream2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:121</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdeci">@ TAMP_STAMP_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:79</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdeci">@ DMA1_Stream5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:93</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:110</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:86</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:68</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:84</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a></div><div class="ttdeci">@ DMA2_Stream4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:123</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdeci">@ TIM5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:117</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a></div><div class="ttdeci">@ DMA1_Stream7_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:115</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdeci">@ DMA1_Stream4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:92</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdeci">@ DMA1_Stream6_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:94</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:100</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdeci">@ DMA1_Stream3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:91</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:113</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f401xc.h:176</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:178</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a760f86a1a18dffffda54fc15a977979f"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:179</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:177</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:152</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a11e65074b9f06b48c17cdfa5bea9f125"><div class="ttname"><a href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">ADC_TypeDef::JOFR2</a></div><div class="ttdeci">__IO uint32_t JOFR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:159</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a22fa21352be442bd02f9c26a1013d598"><div class="ttname"><a href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:168</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a24c3512abcc90ef75cf3e9145e5dbe9b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">ADC_TypeDef::HTR</a></div><div class="ttdeci">__IO uint32_t HTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:162</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a2fd59854223e38158b4138ee8e913ab3"><div class="ttname"><a href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">ADC_TypeDef::JOFR4</a></div><div class="ttdeci">__IO uint32_t JOFR4</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:161</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:164</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3a54028253a75a470fccf841178cba46"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:170</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:172</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a427dda1678f254bd98b1f321d7194a3b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">ADC_TypeDef::JOFR1</a></div><div class="ttdeci">__IO uint32_t JOFR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:158</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a613f6b76d20c1a513976b920ecd7f4f8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">ADC_TypeDef::JOFR3</a></div><div class="ttdeci">__IO uint32_t JOFR3</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:160</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6ac83fae8377c7b7fcae50fa4211b0e8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:157</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:167</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a9274ceea3b2c6d5c1903d0a7abad91a1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:171</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a97e40d9928fa25a5628d6442f0aa6c0f"><div class="ttname"><a href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:166</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a9f8712dfef7125c0bb39db11f2b7416b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">ADC_TypeDef::LTR</a></div><div class="ttdeci">__IO uint32_t LTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:163</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_aab440b0ad8631f5666dd32768a89cf60"><div class="ttname"><a href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:165</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">ADC_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:154</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ae9156af81694b7a85923348be45a2167"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:169</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">ADC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:153</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:156</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">ADC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:155</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:188</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:189</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a601d7b0ba761c987db359b2d7173b7e0"><div class="ttname"><a href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:190</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:192</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_aa7d2bd5481ee985778c410a7e5826b71"><div class="ttname"><a href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:191</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:193</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:201</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a24df28d0e440321b21f6f07b3bb93dea"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:202</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a4628a8c32f97ef93b15b2b503ef90c75"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:205</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a5eaefc557573ae7bdc632ef6b6d574b5"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:204</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:203</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:214</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:220</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:218</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:215</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_aee7782244ceb4791d9a3891804ac47ac"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aee7782244ceb4791d9a3891804ac47ac">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:219</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_aef55be3d948c22dd32a97e8d4f8761fd"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:217</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:216</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f401xc.h:224</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a5cdef358e9e95b570358e1f6a3a7f492"><div class="ttname"><a href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:225</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a6fe40f7ac1a18c2726b328b5ec02b262"><div class="ttname"><a href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:226</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:227</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:228</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:236</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a0d952a17455687d6e9053730d028fa1d"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:239</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a6034c7458d8e6030f6dacecf0f1a3a89"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:238</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a9eae93b6cc13d4d25e12f2224e2369c9"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:241</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_aa0f7c828c46ae6f6bc9f66f11720bbe6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:240</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:237</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:242</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:250</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a1dddf235f246a1d4e7e5084cd51e2dd0"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a1dddf235f246a1d4e7e5084cd51e2dd0">FLASH_TypeDef::OPTCR1</a></div><div class="ttdeci">__IO uint32_t OPTCR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:257</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a84c491be6c66b1d5b6a2efd0740b3d0c"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:252</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a9cb55206b29a8c16354747c556ab8bea"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:251</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:255</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_acfef9b6d7da4271943edc04d7dfdf595"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595">FLASH_TypeDef::OPTCR</a></div><div class="ttdeci">__IO uint32_t OPTCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:256</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:254</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_afc4900646681dfe1ca43133d376c4423"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:253</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:265</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:273</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2b671a94c63a612f81e0e9de8152d01c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:266</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d16cc6213783ede54e4059ffd50a3"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:268</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:270</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a9543592bda60cb5261075594bdeedac9"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:267</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abeed38529bd7b8de082e490e5d4f1727"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:269</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:271</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_ac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:272</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:295</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a08b4be0d626a00f26bc295b379b3bba6"><div class="ttname"><a href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:298</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_i2_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">I2C_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:300</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a5d5764c0ec44b661da957e6343f9e7b5"><div class="ttname"><a href="struct_i2_c___type_def.html#a5d5764c0ec44b661da957e6343f9e7b5">I2C_TypeDef::TRISE</a></div><div class="ttdeci">__IO uint32_t TRISE</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:304</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_i2_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">I2C_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:303</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a89623ee198737b29dc0a803310605a83"><div class="ttname"><a href="struct_i2_c___type_def.html#a89623ee198737b29dc0a803310605a83">I2C_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:302</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_aa23ced8246d69edb9261a8de1f1e253f"><div class="ttname"><a href="struct_i2_c___type_def.html#aa23ced8246d69edb9261a8de1f1e253f">I2C_TypeDef::FLTR</a></div><div class="ttdeci">__IO uint32_t FLTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:305</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:296</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab5c57ffed0351fa064038939a6c0bbf6"><div class="ttname"><a href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:299</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_acefca4fd83c4b7846ae6d3cfe7bb8df9"><div class="ttname"><a href="struct_i2_c___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">I2C_TypeDef::SR1</a></div><div class="ttdeci">__IO uint32_t SR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:301</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:297</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:313</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a2f692354bde770f2a5e3e1b294ec064b"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:314</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a7015e1046dbd3ea8783b33dc11a69e52"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:316</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:317</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:315</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:326</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:328</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:327</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:336</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0a5d6d20b17d55b2e892a924b6e70296"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0a5d6d20b17d55b2e892a924b6e70296">RCC_TypeDef::DCKCFGR</a></div><div class="ttdeci">__IO uint32_t DCKCFGR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:368</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0b9a3ced775287c8585a6a61af4b40e9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:362</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a1e9c75b06c99d0611535f38c7b4aa845"><div class="ttname"><a href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">RCC_TypeDef::AHB1ENR</a></div><div class="ttdeci">__IO uint32_t AHB1ENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:348</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:339</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a28560c5bfeb45326ea7f2019dba57bea"><div class="ttname"><a href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">RCC_TypeDef::AHB3RSTR</a></div><div class="ttdeci">__IO uint32_t AHB3RSTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:343</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a2b30982547fae7d545d260312771b5c9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a2b30982547fae7d545d260312771b5c9">RCC_TypeDef::AHB2LPENR</a></div><div class="ttdeci">__IO uint32_t AHB2LPENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:356</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a2d08d5f995ed77228eb56741184a1bb6"><div class="ttname"><a href="struct_r_c_c___type_def.html#a2d08d5f995ed77228eb56741184a1bb6">RCC_TypeDef::PLLI2SCFGR</a></div><div class="ttdeci">__IO uint32_t PLLI2SCFGR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:366</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a2ff82b9bf0231645108965aa0febd766"><div class="ttname"><a href="struct_r_c_c___type_def.html#a2ff82b9bf0231645108965aa0febd766">RCC_TypeDef::AHB3LPENR</a></div><div class="ttdeci">__IO uint32_t AHB3LPENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:357</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a46c20c598e9e12f919f0ea47ebcbc90f"><div class="ttname"><a href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">RCC_TypeDef::AHB1RSTR</a></div><div class="ttdeci">__IO uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:341</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RCC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:351</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a5e92ed32c33c92e7ebf6919400ad535b"><div class="ttname"><a href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">RCC_TypeDef::AHB2ENR</a></div><div class="ttdeci">__IO uint32_t AHB2ENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:349</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a78a5aa9dd5694c48a7d8e66888a46450"><div class="ttname"><a href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">RCC_TypeDef::AHB2RSTR</a></div><div class="ttdeci">__IO uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:342</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a7da5d372374bc59e9b9af750b01d6a78"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:345</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:363</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a907d8154c80b7e385478943f90b17a3b"><div class="ttname"><a href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:340</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aae70b1922167eb58d564cb82d39fd10b"><div class="ttname"><a href="struct_r_c_c___type_def.html#aae70b1922167eb58d564cb82d39fd10b">RCC_TypeDef::AHB1LPENR</a></div><div class="ttdeci">__IO uint32_t AHB1LPENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:355</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aaef3da59eaf7c6dfdf9a12fd60ce58a8"><div class="ttname"><a href="struct_r_c_c___type_def.html#aaef3da59eaf7c6dfdf9a12fd60ce58a8">RCC_TypeDef::SSCGR</a></div><div class="ttdeci">__IO uint32_t SSCGR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:365</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ab2c5389c9ff4ac188cd498b8f7170968"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:346</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:337</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_aba51c57f9506e14a6f5983526c78943b"><div class="ttname"><a href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">RCC_TypeDef::APB2LPENR</a></div><div class="ttdeci">__IO uint32_t APB2LPENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:360</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RCC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:358</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ac88901e2eb35079b7b58a185e6bf554c"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:352</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_acc7bb47dddd2d94de124f74886d919be"><div class="ttname"><a href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:353</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_acdaa650fcd63730825479f6e8f70d4c0"><div class="ttname"><a href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">RCC_TypeDef::AHB3ENR</a></div><div class="ttdeci">__IO uint32_t AHB3ENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:350</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ad85a9951a7be79fe08ffc90f796f071b"><div class="ttname"><a href="struct_r_c_c___type_def.html#ad85a9951a7be79fe08ffc90f796f071b">RCC_TypeDef::APB1LPENR</a></div><div class="ttdeci">__IO uint32_t APB1LPENR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:359</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ae6ff257862eba6b4b367feea786bf1fd"><div class="ttname"><a href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">RCC_TypeDef::PLLCFGR</a></div><div class="ttdeci">__IO uint32_t PLLCFGR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:338</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_r_c_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RCC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:344</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:376</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a042059c8b4168681d6aecf30211dd7b8"><div class="ttname"><a href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:389</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a0b1eeda834c3cfd4d2c67f242f7b2a1c"><div class="ttname"><a href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:400</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a14d03244a7fda1d94b51ae9ed144ca12"><div class="ttname"><a href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:393</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a1d6c2bc4c067d6a64ef30d16a5925796"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:391</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a1d854d2d7f0452f4c90035952b92d2ba"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">RTC_TypeDef::BKP6R</a></div><div class="ttdeci">__IO uint32_t BKP6R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:403</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2372c05a6c5508e0a9adada793f68b4f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:388</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2842aa523df62f3508316eb3b2e08f4e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2842aa523df62f3508316eb3b2e08f4e">RTC_TypeDef::BKP17R</a></div><div class="ttdeci">__IO uint32_t BKP17R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:414</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">RTC_TypeDef::BKP7R</a></div><div class="ttdeci">__IO uint32_t BKP7R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:404</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2ce7c3842792c506635bb87a21588b58"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:392</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:378</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4808ec597e5a5fefd8a83a9127dd1aec"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:397</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4e513deb9f58a138ad9f317cc5a3555d"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:385</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4ec1dd54d976989b7c9e59fb14d974fb"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4ec1dd54d976989b7c9e59fb14d974fb">RTC_TypeDef::BKP19R</a></div><div class="ttdeci">__IO uint32_t BKP19R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:416</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4ef7499da5d5beb1cfc81f7be057a7b2"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:395</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a61282fa74cede526af85fd9d20513646"><div class="ttname"><a href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:394</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6204786b050eb135fabb15784698e86e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:386</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:377</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a640ccb2ccfb6316b88c070362dc29339"><div class="ttname"><a href="struct_r_t_c___type_def.html#a640ccb2ccfb6316b88c070362dc29339">RTC_TypeDef::BKP18R</a></div><div class="ttdeci">__IO uint32_t BKP18R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:415</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6be3d40baea405ecaf6b38462357dac0"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6be3d40baea405ecaf6b38462357dac0">RTC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint32_t RESERVED7</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:396</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6c33564df6eaf97400e0457dde9b14ef"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">RTC_TypeDef::BKP9R</a></div><div class="ttdeci">__IO uint32_t BKP9R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:406</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6ed4c3a0d4588a75078e9f8e376b4d06"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">RTC_TypeDef::BKP13R</a></div><div class="ttdeci">__IO uint32_t BKP13R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:410</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6f7eee5ae8a32c07f9c8fe14281bdaf3"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">RTC_TypeDef::BKP12R</a></div><div class="ttdeci">__IO uint32_t BKP12R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:409</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a8a868e5e76b52ced04c536be3dee08ec"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:387</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aaa251a80daa57ad0bd7db75cb3b9cdec"><div class="ttname"><a href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:399</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aade2881a3e408bfd106b27f78bbbcfc9"><div class="ttname"><a href="struct_r_t_c___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">RTC_TypeDef::BKP10R</a></div><div class="ttdeci">__IO uint32_t BKP10R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:407</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab13e106cc2eca92d1f4022df3bfdbcd7"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:401</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:380</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:379</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab6bed862c0d0476ff4f89f7b9bf3e130"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">RTC_TypeDef::BKP5R</a></div><div class="ttdeci">__IO uint32_t BKP5R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:402</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab97f3e9584dda705dc10a5f4c5f6e636"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab97f3e9584dda705dc10a5f4c5f6e636">RTC_TypeDef::CALIBR</a></div><div class="ttdeci">__IO uint32_t CALIBR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:383</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_abeb6fb580a8fd128182aa9ba2738ac2c"><div class="ttname"><a href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:390</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac005b1a5bc52634d5a34578cc9d2c3f6"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:384</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac1085f6aae54b353c30871fe90c59851"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac1085f6aae54b353c30871fe90c59851">RTC_TypeDef::BKP8R</a></div><div class="ttdeci">__IO uint32_t BKP8R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:405</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac5b3c8be61045a304d3076d4714d29f2"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:382</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac60f13e6619724747e61cfbff55b9fab"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac60f13e6619724747e61cfbff55b9fab">RTC_TypeDef::BKP14R</a></div><div class="ttdeci">__IO uint32_t BKP14R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:411</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac66d5e2d3459cff89794c47dbc8f7228"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">RTC_TypeDef::BKP11R</a></div><div class="ttdeci">__IO uint32_t BKP11R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:408</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac9b4c6c5b29f3461ce3f875eea69f35b"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:381</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ad2f2eb2fb4b93e21515b10e920e719b6"><div class="ttname"><a href="struct_r_t_c___type_def.html#ad2f2eb2fb4b93e21515b10e920e719b6">RTC_TypeDef::BKP16R</a></div><div class="ttdeci">__IO uint32_t BKP16R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:413</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_af85290529fb82acef7c9fcea3718346c"><div class="ttname"><a href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:398</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_afafaddc3a983eb71332b7526d82191ad"><div class="ttname"><a href="struct_r_t_c___type_def.html#afafaddc3a983eb71332b7526d82191ad">RTC_TypeDef::BKP15R</a></div><div class="ttdeci">__IO uint32_t BKP15R</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:412</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:424</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a003c4c00f70bd77298fc66a449822651"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a003c4c00f70bd77298fc66a449822651">SDIO_TypeDef::FIFOCNT</a></div><div class="ttdeci">__IO const uint32_t FIFOCNT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:442</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a0633c88accff51e7cc9d1e9c3db950d9"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a0633c88accff51e7cc9d1e9c3db950d9">SDIO_TypeDef::STA</a></div><div class="ttdeci">__IO const uint32_t STA</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:438</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a07d4e63efcbde252c667e64a8d818aa9"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">SDIO_TypeDef::ARG</a></div><div class="ttdeci">__IO uint32_t ARG</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:427</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">SDIO_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:439</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a195d1a8a6ae4f6072f4e4b62298051fe"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a195d1a8a6ae4f6072f4e4b62298051fe">SDIO_TypeDef::RESPCMD</a></div><div class="ttdeci">__IO const uint32_t RESPCMD</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:429</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a1c267db01a753d0b8a77afcaff6f9e13"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a1c267db01a753d0b8a77afcaff6f9e13">SDIO_TypeDef::DCOUNT</a></div><div class="ttdeci">__IO const uint32_t DCOUNT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:437</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a1dd219eaeee8d9def822da843028bd02"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">SDIO_TypeDef::DTIMER</a></div><div class="ttdeci">__IO uint32_t DTIMER</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:434</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a270ee3c6e9f87e5851422ae0ef255fd4"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a270ee3c6e9f87e5851422ae0ef255fd4">SDIO_TypeDef::RESP3</a></div><div class="ttdeci">__IO const uint32_t RESP3</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:432</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a44614d7422faffd14af83884e76b2d3e"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a44614d7422faffd14af83884e76b2d3e">SDIO_TypeDef::RESP2</a></div><div class="ttdeci">__IO const uint32_t RESP2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:431</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a5c955643593b4aedbe9f84f054d26522"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">SDIO_TypeDef::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:440</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a612edc78d2fa6288392f8ea32c36f7fb"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">SDIO_TypeDef::DLEN</a></div><div class="ttdeci">__IO uint32_t DLEN</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:435</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a65bff76f3af24c37708a1006d54720c7"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">SDIO_TypeDef::POWER</a></div><div class="ttdeci">__IO uint32_t POWER</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:425</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a68bef1da5fd164cf0f884b4209670dc8"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">SDIO_TypeDef::FIFO</a></div><div class="ttdeci">__IO uint32_t FIFO</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:444</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a7da778413f6db1f83ae25caed03382d4"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a7da778413f6db1f83ae25caed03382d4">SDIO_TypeDef::RESP1</a></div><div class="ttdeci">__IO const uint32_t RESP1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:430</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_a96a3d1a050982fccc23c2e6dbe0de068"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">SDIO_TypeDef::DCTRL</a></div><div class="ttdeci">__IO uint32_t DCTRL</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:436</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_aa74faef460a0c655439bcf20caac1653"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aa74faef460a0c655439bcf20caac1653">SDIO_TypeDef::RESP4</a></div><div class="ttdeci">__IO const uint32_t RESP4</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:433</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_aa94197378e20fc739d269be49d9c5d40"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">SDIO_TypeDef::CLKCR</a></div><div class="ttdeci">__IO uint32_t CLKCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:426</div></div>
<div class="ttc" id="astruct_s_d_i_o___type_def_html_adcf812cbe5147d300507d59d4a55935d"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">SDIO_TypeDef::CMD</a></div><div class="ttdeci">__IO uint32_t CMD</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:428</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:452</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a2cf9dcd9008924334f20f0dc6b57042e"><div class="ttname"><a href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:458</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:456</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_aa0c41c8883cb0812d6aaf956c393584b"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:460</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:453</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab4e4328504fd66285df8264d410deefd"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:459</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab9be89a916ee5904381e10da10e5e8e9"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:461</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ace450027b4b33f921dd8edd3425a717c"><div class="ttname"><a href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:457</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:455</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:454</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:282</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a08ddbac546fa9928256654d31255c8c3"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a08ddbac546fa9928256654d31255c8c3">SYSCFG_TypeDef::CMPCR</a></div><div class="ttdeci">__IO uint32_t CMPCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:287</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a2130abf1fefb63ce4c4b138fd8c9822a"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a2130abf1fefb63ce4c4b138fd8c9822a">SYSCFG_TypeDef::PMC</a></div><div class="ttdeci">__IO uint32_t PMC</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:284</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_ab36c409d0a009e3ce5a89ac55d3ff194"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ab36c409d0a009e3ce5a89ac55d3ff194">SYSCFG_TypeDef::MEMRMP</a></div><div class="ttdeci">__IO uint32_t MEMRMP</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:283</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:470</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:474</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a091452256c9a16c33d891f4d32b395bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:478</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:479</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:476</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:486</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:473</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:488</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:480</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:491</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:487</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:481</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:483</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:471</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab9087f2f31dd5edf59de6a59ae4e67ae"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:490</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:485</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:484</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:477</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:482</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:489</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:475</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:472</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:499</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:502</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">USART_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:501</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a5dd0cb6c861eaf26470f56f451c1edbf"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:506</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:503</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:505</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">USART_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:500</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:504</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a></div><div class="ttdoc">USB_OTG_device_Registers.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:548</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a0234d794aba7ddae31f3da3c02c8a673"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a0234d794aba7ddae31f3da3c02c8a673">USB_OTG_DeviceTypeDef::DEACHMSK</a></div><div class="ttdeci">__IO uint32_t DEACHMSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:564</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a11dbd3f7a82b3f3b91621321d3018e0a"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a11dbd3f7a82b3f3b91621321d3018e0a">USB_OTG_DeviceTypeDef::DOEPMSK</a></div><div class="ttdeci">__IO uint32_t DOEPMSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:554</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a17d14644b0d28710722b1c2c0149e472"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a17d14644b0d28710722b1c2c0149e472">USB_OTG_DeviceTypeDef::Reserved20</a></div><div class="ttdeci">uint32_t Reserved20</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:557</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a196e86fc15ba228188d47468349de69b"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a196e86fc15ba228188d47468349de69b">USB_OTG_DeviceTypeDef::DOUTEP1MSK</a></div><div class="ttdeci">__IO uint32_t DOUTEP1MSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:568</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a1bcc039378b4ed4ac1261a0a758c3d1d"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">USB_OTG_DeviceTypeDef::Reserved0C</a></div><div class="ttdeci">uint32_t Reserved0C</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:552</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a2c8f65655aa14ec9ba63c9d0655223ec"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a2c8f65655aa14ec9ba63c9d0655223ec">USB_OTG_DeviceTypeDef::DAINTMSK</a></div><div class="ttdeci">__IO uint32_t DAINTMSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:556</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a48647281e48d96a96f701cf5ae3f4f63"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a48647281e48d96a96f701cf5ae3f4f63">USB_OTG_DeviceTypeDef::DIEPMSK</a></div><div class="ttdeci">__IO uint32_t DIEPMSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:553</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a4e15c273373694f64b3f70226cb3ac35"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a4e15c273373694f64b3f70226cb3ac35">USB_OTG_DeviceTypeDef::DAINT</a></div><div class="ttdeci">__IO uint32_t DAINT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:555</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a5dc05e38e6d591cd88f820b7a0b3f727"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a5dc05e38e6d591cd88f820b7a0b3f727">USB_OTG_DeviceTypeDef::Reserved9</a></div><div class="ttdeci">uint32_t Reserved9</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:558</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a8371acd36203fa875cdea3f29b94d1fb"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a8371acd36203fa875cdea3f29b94d1fb">USB_OTG_DeviceTypeDef::DSTS</a></div><div class="ttdeci">__IO uint32_t DSTS</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:551</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a99c6c50a3e3235c81b98a428ebd33d4c"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a99c6c50a3e3235c81b98a428ebd33d4c">USB_OTG_DeviceTypeDef::DIEPEMPMSK</a></div><div class="ttdeci">__IO uint32_t DIEPEMPMSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:562</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a9a163a0d5cfce7238b38067a1a53b324"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a9a163a0d5cfce7238b38067a1a53b324">USB_OTG_DeviceTypeDef::DCFG</a></div><div class="ttdeci">__IO uint32_t DCFG</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:549</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_a9e0c029846e94bf08ac8edb35b30ecb2"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#a9e0c029846e94bf08ac8edb35b30ecb2">USB_OTG_DeviceTypeDef::Reserved40</a></div><div class="ttdeci">uint32_t Reserved40</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:565</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_ab62b876c61e11199cf5c37aa944a5fed"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#ab62b876c61e11199cf5c37aa944a5fed">USB_OTG_DeviceTypeDef::DINEP1MSK</a></div><div class="ttdeci">__IO uint32_t DINEP1MSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:566</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_ac5d3a4bffd921da5d69f9a601263b573"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#ac5d3a4bffd921da5d69f9a601263b573">USB_OTG_DeviceTypeDef::DTHRCTL</a></div><div class="ttdeci">__IO uint32_t DTHRCTL</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:561</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_acc968fd160f83749ad4176ad8cb36fe0"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#acc968fd160f83749ad4176ad8cb36fe0">USB_OTG_DeviceTypeDef::DVBUSPULSE</a></div><div class="ttdeci">__IO uint32_t DVBUSPULSE</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:560</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_adc1bdc4e76749ccda09c92e885b164ad"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#adc1bdc4e76749ccda09c92e885b164ad">USB_OTG_DeviceTypeDef::DCTL</a></div><div class="ttdeci">__IO uint32_t DCTL</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:550</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_ae85e8a65a72f52a9daf3d2b66b77c2e2"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#ae85e8a65a72f52a9daf3d2b66b77c2e2">USB_OTG_DeviceTypeDef::DEACHINT</a></div><div class="ttdeci">__IO uint32_t DEACHINT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:563</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___device_type_def_html_aef96b3719a70e62cb004b1e292b7a348"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html#aef96b3719a70e62cb004b1e292b7a348">USB_OTG_DeviceTypeDef::DVBUSDIS</a></div><div class="ttdeci">__IO uint32_t DVBUSDIS</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:559</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a></div><div class="ttdoc">USB_OTG_Core_Registers.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:523</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a026f1fea708d42ed74b0bd8a488bc55e"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a026f1fea708d42ed74b0bd8a488bc55e">USB_OTG_GlobalTypeDef::GRXSTSP</a></div><div class="ttdeci">__IO uint32_t GRXSTSP</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:532</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a0633538b8b7a6f1372d38938851bba87"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a0633538b8b7a6f1372d38938851bba87">USB_OTG_GlobalTypeDef::GUSBCFG</a></div><div class="ttdeci">__IO uint32_t GUSBCFG</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:527</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a1140b76ff103608f66c26ad0a3d595d0"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a1140b76ff103608f66c26ad0a3d595d0">USB_OTG_GlobalTypeDef::GRXFSIZ</a></div><div class="ttdeci">__IO uint32_t GRXFSIZ</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:533</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a4f006a75f87074f02a532fbeb215bd24"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a4f006a75f87074f02a532fbeb215bd24">USB_OTG_GlobalTypeDef::GOTGCTL</a></div><div class="ttdeci">__IO uint32_t GOTGCTL</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:524</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a69d9432b4272331bffb34e196b57cbdf"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a69d9432b4272331bffb34e196b57cbdf">USB_OTG_GlobalTypeDef::GINTMSK</a></div><div class="ttdeci">__IO uint32_t GINTMSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:530</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a6eefd74b3acdc3c1a88b833fcf5e8d81"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a6eefd74b3acdc3c1a88b833fcf5e8d81">USB_OTG_GlobalTypeDef::CID</a></div><div class="ttdeci">__IO uint32_t CID</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:538</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a6ff3c8a6647ae7e5dfcd2ccfbfed4948"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a6ff3c8a6647ae7e5dfcd2ccfbfed4948">USB_OTG_GlobalTypeDef::HNPTXSTS</a></div><div class="ttdeci">__IO uint32_t HNPTXSTS</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:535</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a928fd38284165374eb5aa85ed8d4e6cb"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a928fd38284165374eb5aa85ed8d4e6cb">USB_OTG_GlobalTypeDef::HPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t HPTXFSIZ</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:540</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a93412b352267d3faf0bd2dbac590b69e"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a93412b352267d3faf0bd2dbac590b69e">USB_OTG_GlobalTypeDef::DIEPTXF0_HNPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t DIEPTXF0_HNPTXFSIZ</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:534</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a9925d279a01c6e9713426315e2e44c87"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a9925d279a01c6e9713426315e2e44c87">USB_OTG_GlobalTypeDef::GRXSTSR</a></div><div class="ttdeci">__IO uint32_t GRXSTSR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:531</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a9980c4a55080745a11528f8c7ffa1c66"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a9980c4a55080745a11528f8c7ffa1c66">USB_OTG_GlobalTypeDef::GINTSTS</a></div><div class="ttdeci">__IO uint32_t GINTSTS</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:529</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_ac38ac55e4148686564478e95f345b833"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#ac38ac55e4148686564478e95f345b833">USB_OTG_GlobalTypeDef::GAHBCFG</a></div><div class="ttdeci">__IO uint32_t GAHBCFG</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:526</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_aecf297022669fda29294f6fe9818ebbd"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aecf297022669fda29294f6fe9818ebbd">USB_OTG_GlobalTypeDef::GRSTCTL</a></div><div class="ttdeci">__IO uint32_t GRSTCTL</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:528</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_aef613e58417a7201da95b89b85931da9"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aef613e58417a7201da95b89b85931da9">USB_OTG_GlobalTypeDef::GOTGINT</a></div><div class="ttdeci">__IO uint32_t GOTGINT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:525</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_aef85efc005db9a8e37d95644e92e9032"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aef85efc005db9a8e37d95644e92e9032">USB_OTG_GlobalTypeDef::GCCFG</a></div><div class="ttdeci">__IO uint32_t GCCFG</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:537</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a></div><div class="ttdoc">USB_OTG_Host_Channel_Specific_Registers.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:618</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_a830a2b58d0eb53a7ec8f9816103e3bc1"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#a830a2b58d0eb53a7ec8f9816103e3bc1">USB_OTG_HostChannelTypeDef::HCINT</a></div><div class="ttdeci">__IO uint32_t HCINT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:621</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_ac1d0619a44758dcaeeda5c0b9c22f784"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#ac1d0619a44758dcaeeda5c0b9c22f784">USB_OTG_HostChannelTypeDef::HCCHAR</a></div><div class="ttdeci">__IO uint32_t HCCHAR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:619</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_ad715951248900b9a7c8c9ddb688bb3a0"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#ad715951248900b9a7c8c9ddb688bb3a0">USB_OTG_HostChannelTypeDef::HCSPLT</a></div><div class="ttdeci">__IO uint32_t HCSPLT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:620</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_adde42c516172a887c570545d965200cf"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#adde42c516172a887c570545d965200cf">USB_OTG_HostChannelTypeDef::HCTSIZ</a></div><div class="ttdeci">__IO uint32_t HCTSIZ</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:623</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_ae69520f078c84fb1d33cd7551ff23342"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#ae69520f078c84fb1d33cd7551ff23342">USB_OTG_HostChannelTypeDef::HCINTMSK</a></div><div class="ttdeci">__IO uint32_t HCINTMSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:622</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_channel_type_def_html_af294702e1d54fe06b43e7a3b4033dc2e"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html#af294702e1d54fe06b43e7a3b4033dc2e">USB_OTG_HostChannelTypeDef::HCDMA</a></div><div class="ttdeci">__IO uint32_t HCDMA</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:624</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a></div><div class="ttdoc">USB_OTG_Host_Mode_Register_Structures.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:604</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_a0a6f11662e44ad485cc869f49e5aa9c9"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a0a6f11662e44ad485cc869f49e5aa9c9">USB_OTG_HostTypeDef::HFIR</a></div><div class="ttdeci">__IO uint32_t HFIR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:606</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_a3903a00940c32a9f09889e08881e7a6a"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a3903a00940c32a9f09889e08881e7a6a">USB_OTG_HostTypeDef::HPTXSTS</a></div><div class="ttdeci">__IO uint32_t HPTXSTS</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:609</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_a4d431ac4a59cbb89ed82a6c6cf9dfc39"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a4d431ac4a59cbb89ed82a6c6cf9dfc39">USB_OTG_HostTypeDef::HAINTMSK</a></div><div class="ttdeci">__IO uint32_t HAINTMSK</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:611</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_a6a141fc0dab9ee8930465a2da604420f"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a6a141fc0dab9ee8930465a2da604420f">USB_OTG_HostTypeDef::HFNUM</a></div><div class="ttdeci">__IO uint32_t HFNUM</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:607</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_a9fb9e43255829e50b9e5416d58ae11be"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#a9fb9e43255829e50b9e5416d58ae11be">USB_OTG_HostTypeDef::HAINT</a></div><div class="ttdeci">__IO uint32_t HAINT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:610</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_aa15bc4ab9217b295560dbda2235c745a"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#aa15bc4ab9217b295560dbda2235c745a">USB_OTG_HostTypeDef::HCFG</a></div><div class="ttdeci">__IO uint32_t HCFG</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:605</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___host_type_def_html_af66e42cdb83dc2eb156dfbbf42890f79"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html#af66e42cdb83dc2eb156dfbbf42890f79">USB_OTG_HostTypeDef::Reserved40C</a></div><div class="ttdeci">uint32_t Reserved40C</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:608</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a></div><div class="ttdoc">USB_OTG_IN_Endpoint-Specific_Register.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:575</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a05fcc63652e936e715223e4423069959"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a05fcc63652e936e715223e4423069959">USB_OTG_INEndpointTypeDef::DIEPDMA</a></div><div class="ttdeci">__IO uint32_t DIEPDMA</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:581</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a19cf1f1798a062c2a19afe9224e3f938"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a19cf1f1798a062c2a19afe9224e3f938">USB_OTG_INEndpointTypeDef::DIEPTSIZ</a></div><div class="ttdeci">__IO uint32_t DIEPTSIZ</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:580</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a1bcc039378b4ed4ac1261a0a758c3d1d"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">USB_OTG_INEndpointTypeDef::Reserved0C</a></div><div class="ttdeci">uint32_t Reserved0C</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:579</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a44135a03aa87fb60abd479a09f71343d"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a44135a03aa87fb60abd479a09f71343d">USB_OTG_INEndpointTypeDef::DTXFSTS</a></div><div class="ttdeci">__IO uint32_t DTXFSTS</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:582</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a65f69561c1cefe00ce608b7a3c2d8af5"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a65f69561c1cefe00ce608b7a3c2d8af5">USB_OTG_INEndpointTypeDef::DIEPINT</a></div><div class="ttdeci">__IO uint32_t DIEPINT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:578</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a716e172ed03ae049eb501ad83207b4ed"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a716e172ed03ae049eb501ad83207b4ed">USB_OTG_INEndpointTypeDef::Reserved18</a></div><div class="ttdeci">uint32_t Reserved18</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:583</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_a840b32fa57faa544c3000ae1d08564c7"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#a840b32fa57faa544c3000ae1d08564c7">USB_OTG_INEndpointTypeDef::DIEPCTL</a></div><div class="ttdeci">__IO uint32_t DIEPCTL</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:576</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___i_n_endpoint_type_def_html_acfe7efaa61db86840767dff6d73f8695"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">USB_OTG_INEndpointTypeDef::Reserved04</a></div><div class="ttdeci">uint32_t Reserved04</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:577</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a></div><div class="ttdoc">USB_OTG_OUT_Endpoint-Specific_Registers.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:590</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a1bcc039378b4ed4ac1261a0a758c3d1d"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a1bcc039378b4ed4ac1261a0a758c3d1d">USB_OTG_OUTEndpointTypeDef::Reserved0C</a></div><div class="ttdeci">uint32_t Reserved0C</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:594</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a35b668314acbac2580b98caf8b9c5c10"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a35b668314acbac2580b98caf8b9c5c10">USB_OTG_OUTEndpointTypeDef::DOEPTSIZ</a></div><div class="ttdeci">__IO uint32_t DOEPTSIZ</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:595</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a78a4f036f29e552acad6a442fbb69420"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a78a4f036f29e552acad6a442fbb69420">USB_OTG_OUTEndpointTypeDef::DOEPDMA</a></div><div class="ttdeci">__IO uint32_t DOEPDMA</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:596</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_a905a2b4ece4882eb67c710e0db10e960"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#a905a2b4ece4882eb67c710e0db10e960">USB_OTG_OUTEndpointTypeDef::DOEPCTL</a></div><div class="ttdeci">__IO uint32_t DOEPCTL</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:591</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_acfe7efaa61db86840767dff6d73f8695"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#acfe7efaa61db86840767dff6d73f8695">USB_OTG_OUTEndpointTypeDef::Reserved04</a></div><div class="ttdeci">uint32_t Reserved04</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:592</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html_affd2c6f534c8f2c252f3a93d0cd04ea2"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#affd2c6f534c8f2c252f3a93d0cd04ea2">USB_OTG_OUTEndpointTypeDef::DOEPINT</a></div><div class="ttdeci">__IO uint32_t DOEPINT</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:593</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:514</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:515</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:516</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:517</div></div>
<div class="ttc" id="asystem__stm32f4xx_8h_html"><div class="ttname"><a href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
