int F_1 ( int V_1 , unsigned int V_2 )\r\n{\r\nunsigned int V_3 ;\r\nvoid T_1 * V_4 ;\r\nvoid T_1 * V_5 ;\r\nvoid T_1 * V_6 ;\r\nint V_7 = 0 ;\r\nV_4 = F_2 ( V_8 , V_9 ) ;\r\nif ( ! V_4 ) {\r\nF_3 ( V_10 L_1 , V_11 ) ;\r\nreturn - V_12 ;\r\n}\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nV_5 = V_4 + V_13 ;\r\nbreak;\r\ncase 1 :\r\nV_5 = V_4 + V_14 ;\r\nbreak;\r\ncase 2 :\r\nV_5 = V_4 + V_15 ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_10 L_2 , V_11 , V_1 ) ;\r\nV_7 = - V_16 ;\r\ngoto error;\r\n}\r\nV_6 = V_4 + V_17 ;\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nif ( V_2 & V_18 ) {\r\nV_3 = F_4 ( V_6 + V_19 ) ;\r\nif ( V_2 & V_20 ) {\r\nV_3 |= V_21 ;\r\n} else {\r\nV_3 &= ~ V_21 ;\r\n}\r\nF_5 ( V_3 , V_6 + V_19 ) ;\r\nV_3 = F_4 ( V_6 + V_22 ) ;\r\nif ( V_2 & V_23 )\r\nV_3 |= V_24 ;\r\nelse\r\nV_3 &= ~ V_24 ;\r\nif ( V_2 & V_20 )\r\nV_3 |= V_25 ;\r\nelse\r\nV_3 &= ~ V_25 ;\r\nF_5 ( V_3 , V_6 + V_22 ) ;\r\n}\r\nbreak;\r\ncase 1 :\r\nV_3 = F_4 ( V_6 + V_22 ) ;\r\nif ( V_2 & V_23 ) {\r\nV_3 |= ( V_26 | V_27 ) ;\r\n} else {\r\nV_3 &= ~ ( V_26 | V_27 ) ;\r\n}\r\nif ( V_2 & V_20 )\r\nV_3 &= ~ V_28 ;\r\nelse\r\nV_3 |= V_28 ;\r\nF_5 ( V_3 , V_6 + V_22 ) ;\r\nV_3 = F_4 ( V_6 + V_19 ) ;\r\nif ( V_2 & V_20 )\r\nV_3 &= ~ V_29 ;\r\nelse\r\nV_3 |= V_29 ;\r\nF_5 ( V_3 , V_6 + V_19 ) ;\r\nV_3 = F_4 ( V_5 + V_30 ) ;\r\nif ( V_2 & V_31 )\r\nV_3 &= V_32 ;\r\nF_5 ( V_3 , V_5 + V_30 ) ;\r\nbreak;\r\ncase 2 :\r\nV_3 = F_4 ( V_6 + V_33 ) ;\r\nif ( V_2 & V_23 ) {\r\nV_3 |= ( V_34 | V_35 ) ;\r\n} else {\r\nV_3 &= ~ ( V_34 | V_35 ) ;\r\n}\r\nif ( V_2 & V_20 )\r\nV_3 &= ~ V_36 ;\r\nelse\r\nV_3 |= V_36 ;\r\nF_5 ( V_3 , V_6 + V_33 ) ;\r\nbreak;\r\n}\r\nerror:\r\nF_6 ( V_4 ) ;\r\nreturn V_7 ;\r\n}
