{
  "DESIGN_NAME": "tt_um_precision_farming",
  "VERILOG_FILES": [
    "dir::project.v"
  ],
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "CLOCK_PERIOD": 20,
  "PL_TARGET_DENSITY": 0.65,
  "RUN_LINTER": 1,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 508.76 225.76",
  "RT_MAX_LAYER": "met4",
  "FP_PDN_MULTILAYER": 0,
  "FP_IO_VLAYER": "met4",
  "FP_IO_MODE": 0,
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "TOP_MARGIN_MULT": 2,
  "BOTTOM_MARGIN_MULT": 2
}
