// Seed: 2790104852
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    output supply1 id_6,
    output wire id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri1 id_17
);
  assign id_6 = id_1;
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    output tri id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6
    , id_23,
    input wire id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    output tri0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    inout tri0 id_15,
    output tri0 id_16,
    input tri1 id_17,
    input wire id_18
    , id_24,
    output supply1 id_19,
    output tri id_20,
    input tri id_21
);
  assign id_24 = id_10;
  module_0(
      id_2,
      id_18,
      id_13,
      id_13,
      id_12,
      id_16,
      id_20,
      id_24,
      id_23,
      id_9,
      id_23,
      id_9,
      id_23,
      id_8,
      id_1,
      id_18,
      id_18,
      id_7
  );
endmodule
