# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module adder --vpi --public-flat-rw --prefix Vtop -o adder -LDFLAGS -Wl,-rpath,/home/divya/.pyenv/versions/3.7.0/envs/py36/lib/python3.7/site-packages/cocotb/libs -L/home/divya/.pyenv/versions/3.7.0/envs/py36/lib/python3.7/site-packages/cocotb/libs -lcocotbvpi_verilator -lgpi -lcocotb -lgpilog -lcocotbutils /home/divya/Downloads/cocotb-master/examples/adder/tests/../hdl/adder.sv /home/divya/.pyenv/versions/3.7.0/envs/py36/lib/python3.7/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       458  3298010  1605081429   826210734  1605073148           0 "/home/divya/Downloads/cocotb-master/examples/adder/tests/../hdl/adder.sv"
S   8783056  2893524  1603107482   304014077  1603107482   304014077 "/usr/local/bin/verilator_bin"
T      4102  3434161  1605082318   769652624  1605082318   769652624 "sim_build/Vtop.cpp"
T      2763  3434159  1605082318   769652624  1605082318   769652624 "sim_build/Vtop.h"
T      2198  3434163  1605082318   769652624  1605082318   769652624 "sim_build/Vtop.mk"
T       669  3434158  1605082318   769652624  1605082318   769652624 "sim_build/Vtop__Dpi.cpp"
T       437  3434157  1605082318   769652624  1605082318   769652624 "sim_build/Vtop__Dpi.h"
T      2233  3434160  1605082318   769652624  1605082318   769652624 "sim_build/Vtop__Slow.cpp"
T      1572  3434155  1605082318   769652624  1605082318   769652624 "sim_build/Vtop__Syms.cpp"
T       979  3434156  1605082318   769652624  1605082318   769652624 "sim_build/Vtop__Syms.h"
T       356  3434164  1605082318   769652624  1605082318   769652624 "sim_build/Vtop__ver.d"
T         0        0  1605082318   769652624  1605082318   769652624 "sim_build/Vtop__verFiles.dat"
T      1585  3434162  1605082318   769652624  1605082318   769652624 "sim_build/Vtop_classes.mk"
