# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"DoublePortRAM_tb_time_synth.v" \
"../../../../../Project14-2-2.srcs/sources_1/new/Asy_DoublePortRAM.v" \
"../../../../../Project14-2-2.srcs/sim_1/new/DoublePortRAM_tb.v" \

# Do not sort compile order
nosort
