/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* RED */
#define RED__0__DR CYREG_GPIO_PRT3_DR
#define RED__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define RED__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define RED__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define RED__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define RED__0__HSIOM_MASK 0x0F000000u
#define RED__0__HSIOM_SHIFT 24u
#define RED__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define RED__0__INTR CYREG_GPIO_PRT3_INTR
#define RED__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define RED__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define RED__0__MASK 0x40u
#define RED__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RED__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RED__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RED__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RED__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RED__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RED__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RED__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RED__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RED__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RED__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RED__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RED__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RED__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RED__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RED__0__PC CYREG_GPIO_PRT3_PC
#define RED__0__PC2 CYREG_GPIO_PRT3_PC2
#define RED__0__PORT 3u
#define RED__0__PS CYREG_GPIO_PRT3_PS
#define RED__0__SHIFT 6u
#define RED__DR CYREG_GPIO_PRT3_DR
#define RED__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define RED__DR_INV CYREG_GPIO_PRT3_DR_INV
#define RED__DR_SET CYREG_GPIO_PRT3_DR_SET
#define RED__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define RED__INTR CYREG_GPIO_PRT3_INTR
#define RED__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define RED__INTSTAT CYREG_GPIO_PRT3_INTR
#define RED__MASK 0x40u
#define RED__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RED__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RED__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RED__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RED__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RED__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RED__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RED__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RED__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RED__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RED__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RED__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RED__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RED__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RED__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RED__PC CYREG_GPIO_PRT3_PC
#define RED__PC2 CYREG_GPIO_PRT3_PC2
#define RED__PORT 3u
#define RED__PS CYREG_GPIO_PRT3_PS
#define RED__SHIFT 6u

/* BLUE */
#define BLUE__0__DR CYREG_GPIO_PRT4_DR
#define BLUE__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define BLUE__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define BLUE__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define BLUE__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define BLUE__0__HSIOM_MASK 0x0000000Fu
#define BLUE__0__HSIOM_SHIFT 0u
#define BLUE__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define BLUE__0__INTR CYREG_GPIO_PRT4_INTR
#define BLUE__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define BLUE__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define BLUE__0__MASK 0x01u
#define BLUE__0__PC CYREG_GPIO_PRT4_PC
#define BLUE__0__PC2 CYREG_GPIO_PRT4_PC2
#define BLUE__0__PORT 4u
#define BLUE__0__PS CYREG_GPIO_PRT4_PS
#define BLUE__0__SHIFT 0u
#define BLUE__DR CYREG_GPIO_PRT4_DR
#define BLUE__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define BLUE__DR_INV CYREG_GPIO_PRT4_DR_INV
#define BLUE__DR_SET CYREG_GPIO_PRT4_DR_SET
#define BLUE__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define BLUE__INTR CYREG_GPIO_PRT4_INTR
#define BLUE__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define BLUE__INTSTAT CYREG_GPIO_PRT4_INTR
#define BLUE__MASK 0x01u
#define BLUE__PC CYREG_GPIO_PRT4_PC
#define BLUE__PC2 CYREG_GPIO_PRT4_PC2
#define BLUE__PORT 4u
#define BLUE__PS CYREG_GPIO_PRT4_PS
#define BLUE__SHIFT 0u

/* CEPIN */
#define CEPIN__0__DR CYREG_GPIO_PRT0_DR
#define CEPIN__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CEPIN__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CEPIN__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CEPIN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CEPIN__0__HSIOM_MASK 0x00F00000u
#define CEPIN__0__HSIOM_SHIFT 20u
#define CEPIN__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CEPIN__0__INTR CYREG_GPIO_PRT0_INTR
#define CEPIN__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CEPIN__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define CEPIN__0__MASK 0x20u
#define CEPIN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CEPIN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CEPIN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CEPIN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CEPIN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CEPIN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CEPIN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CEPIN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CEPIN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CEPIN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CEPIN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CEPIN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CEPIN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CEPIN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CEPIN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CEPIN__0__PC CYREG_GPIO_PRT0_PC
#define CEPIN__0__PC2 CYREG_GPIO_PRT0_PC2
#define CEPIN__0__PORT 0u
#define CEPIN__0__PS CYREG_GPIO_PRT0_PS
#define CEPIN__0__SHIFT 5u
#define CEPIN__DR CYREG_GPIO_PRT0_DR
#define CEPIN__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define CEPIN__DR_INV CYREG_GPIO_PRT0_DR_INV
#define CEPIN__DR_SET CYREG_GPIO_PRT0_DR_SET
#define CEPIN__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define CEPIN__INTR CYREG_GPIO_PRT0_INTR
#define CEPIN__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define CEPIN__INTSTAT CYREG_GPIO_PRT0_INTR
#define CEPIN__MASK 0x20u
#define CEPIN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CEPIN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CEPIN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CEPIN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CEPIN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CEPIN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CEPIN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CEPIN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CEPIN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CEPIN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CEPIN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CEPIN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CEPIN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CEPIN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CEPIN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CEPIN__PC CYREG_GPIO_PRT0_PC
#define CEPIN__PC2 CYREG_GPIO_PRT0_PC2
#define CEPIN__PORT 0u
#define CEPIN__PS CYREG_GPIO_PRT0_PS
#define CEPIN__SHIFT 5u

/* GREEN */
#define GREEN__0__DR CYREG_GPIO_PRT3_DR
#define GREEN__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GREEN__0__HSIOM_MASK 0xF0000000u
#define GREEN__0__HSIOM_SHIFT 28u
#define GREEN__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__0__INTR CYREG_GPIO_PRT3_INTR
#define GREEN__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN__0__MASK 0x80u
#define GREEN__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN__0__PC CYREG_GPIO_PRT3_PC
#define GREEN__0__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN__0__PORT 3u
#define GREEN__0__PS CYREG_GPIO_PRT3_PS
#define GREEN__0__SHIFT 7u
#define GREEN__DR CYREG_GPIO_PRT3_DR
#define GREEN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define GREEN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define GREEN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define GREEN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__INTR CYREG_GPIO_PRT3_INTR
#define GREEN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define GREEN__INTSTAT CYREG_GPIO_PRT3_INTR
#define GREEN__MASK 0x80u
#define GREEN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GREEN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GREEN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GREEN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GREEN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GREEN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GREEN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GREEN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GREEN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GREEN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GREEN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GREEN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GREEN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GREEN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GREEN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GREEN__PC CYREG_GPIO_PRT3_PC
#define GREEN__PC2 CYREG_GPIO_PRT3_PC2
#define GREEN__PORT 3u
#define GREEN__PS CYREG_GPIO_PRT3_PS
#define GREEN__SHIFT 7u

/* I2C_1 */
#define I2C_1_SCB__CTRL CYREG_SCB1_CTRL
#define I2C_1_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define I2C_1_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define I2C_1_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define I2C_1_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define I2C_1_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define I2C_1_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define I2C_1_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define I2C_1_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define I2C_1_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define I2C_1_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define I2C_1_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define I2C_1_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define I2C_1_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define I2C_1_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define I2C_1_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define I2C_1_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define I2C_1_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define I2C_1_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define I2C_1_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define I2C_1_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define I2C_1_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define I2C_1_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define I2C_1_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define I2C_1_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define I2C_1_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define I2C_1_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define I2C_1_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define I2C_1_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define I2C_1_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define I2C_1_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define I2C_1_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define I2C_1_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define I2C_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define I2C_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define I2C_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define I2C_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define I2C_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define I2C_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define I2C_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define I2C_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define I2C_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define I2C_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define I2C_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define I2C_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define I2C_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define I2C_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define I2C_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define I2C_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define I2C_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define I2C_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define I2C_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define I2C_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define I2C_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define I2C_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define I2C_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define I2C_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define I2C_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define I2C_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define I2C_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define I2C_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define I2C_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define I2C_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define I2C_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define I2C_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define I2C_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define I2C_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define I2C_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define I2C_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define I2C_1_SCB__SS0_POSISTION 0u
#define I2C_1_SCB__SS1_POSISTION 1u
#define I2C_1_SCB__SS2_POSISTION 2u
#define I2C_1_SCB__SS3_POSISTION 3u
#define I2C_1_SCB__STATUS CYREG_SCB1_STATUS
#define I2C_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define I2C_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define I2C_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define I2C_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define I2C_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define I2C_1_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define I2C_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define I2C_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define I2C_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define I2C_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_1_SCB_IRQ__INTC_MASK 0x400u
#define I2C_1_SCB_IRQ__INTC_NUMBER 10u
#define I2C_1_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_1_SCBCLK__DIV_ID 0x00000040u
#define I2C_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define I2C_1_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_1_scl__0__DR CYREG_GPIO_PRT5_DR
#define I2C_1_scl__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define I2C_1_scl__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define I2C_1_scl__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define I2C_1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define I2C_1_scl__0__HSIOM_GPIO 0u
#define I2C_1_scl__0__HSIOM_I2C 14u
#define I2C_1_scl__0__HSIOM_I2C_SCL 14u
#define I2C_1_scl__0__HSIOM_MASK 0x000000F0u
#define I2C_1_scl__0__HSIOM_SHIFT 4u
#define I2C_1_scl__0__HSIOM_SPI 15u
#define I2C_1_scl__0__HSIOM_SPI_CLK 15u
#define I2C_1_scl__0__HSIOM_UART 9u
#define I2C_1_scl__0__HSIOM_UART_TX 9u
#define I2C_1_scl__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_1_scl__0__INTR CYREG_GPIO_PRT5_INTR
#define I2C_1_scl__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_1_scl__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define I2C_1_scl__0__MASK 0x02u
#define I2C_1_scl__0__PC CYREG_GPIO_PRT5_PC
#define I2C_1_scl__0__PC2 CYREG_GPIO_PRT5_PC2
#define I2C_1_scl__0__PORT 5u
#define I2C_1_scl__0__PS CYREG_GPIO_PRT5_PS
#define I2C_1_scl__0__SHIFT 1u
#define I2C_1_scl__DR CYREG_GPIO_PRT5_DR
#define I2C_1_scl__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define I2C_1_scl__DR_INV CYREG_GPIO_PRT5_DR_INV
#define I2C_1_scl__DR_SET CYREG_GPIO_PRT5_DR_SET
#define I2C_1_scl__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_1_scl__INTR CYREG_GPIO_PRT5_INTR
#define I2C_1_scl__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_1_scl__INTSTAT CYREG_GPIO_PRT5_INTR
#define I2C_1_scl__MASK 0x02u
#define I2C_1_scl__PC CYREG_GPIO_PRT5_PC
#define I2C_1_scl__PC2 CYREG_GPIO_PRT5_PC2
#define I2C_1_scl__PORT 5u
#define I2C_1_scl__PS CYREG_GPIO_PRT5_PS
#define I2C_1_scl__SHIFT 1u
#define I2C_1_sda__0__DR CYREG_GPIO_PRT5_DR
#define I2C_1_sda__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define I2C_1_sda__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define I2C_1_sda__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define I2C_1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define I2C_1_sda__0__HSIOM_GPIO 0u
#define I2C_1_sda__0__HSIOM_I2C 14u
#define I2C_1_sda__0__HSIOM_I2C_SDA 14u
#define I2C_1_sda__0__HSIOM_MASK 0x0000000Fu
#define I2C_1_sda__0__HSIOM_SHIFT 0u
#define I2C_1_sda__0__HSIOM_SPI 15u
#define I2C_1_sda__0__HSIOM_SPI_SELECT0 15u
#define I2C_1_sda__0__HSIOM_UART 9u
#define I2C_1_sda__0__HSIOM_UART_RX 9u
#define I2C_1_sda__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_1_sda__0__INTR CYREG_GPIO_PRT5_INTR
#define I2C_1_sda__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_1_sda__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define I2C_1_sda__0__MASK 0x01u
#define I2C_1_sda__0__PC CYREG_GPIO_PRT5_PC
#define I2C_1_sda__0__PC2 CYREG_GPIO_PRT5_PC2
#define I2C_1_sda__0__PORT 5u
#define I2C_1_sda__0__PS CYREG_GPIO_PRT5_PS
#define I2C_1_sda__0__SHIFT 0u
#define I2C_1_sda__DR CYREG_GPIO_PRT5_DR
#define I2C_1_sda__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define I2C_1_sda__DR_INV CYREG_GPIO_PRT5_DR_INV
#define I2C_1_sda__DR_SET CYREG_GPIO_PRT5_DR_SET
#define I2C_1_sda__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_1_sda__INTR CYREG_GPIO_PRT5_INTR
#define I2C_1_sda__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_1_sda__INTSTAT CYREG_GPIO_PRT5_INTR
#define I2C_1_sda__MASK 0x01u
#define I2C_1_sda__PC CYREG_GPIO_PRT5_PC
#define I2C_1_sda__PC2 CYREG_GPIO_PRT5_PC2
#define I2C_1_sda__PORT 5u
#define I2C_1_sda__PS CYREG_GPIO_PRT5_PS
#define I2C_1_sda__SHIFT 0u

/* MyUART */
#define MyUART_tx__0__DR CYREG_GPIO_PRT1_DR
#define MyUART_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MyUART_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MyUART_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MyUART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MyUART_tx__0__HSIOM_MASK 0x0000000Fu
#define MyUART_tx__0__HSIOM_SHIFT 0u
#define MyUART_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MyUART_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define MyUART_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MyUART_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define MyUART_tx__0__MASK 0x01u
#define MyUART_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MyUART_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MyUART_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MyUART_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MyUART_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MyUART_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MyUART_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MyUART_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MyUART_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MyUART_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MyUART_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MyUART_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MyUART_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MyUART_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MyUART_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MyUART_tx__0__PC CYREG_GPIO_PRT1_PC
#define MyUART_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define MyUART_tx__0__PORT 1u
#define MyUART_tx__0__PS CYREG_GPIO_PRT1_PS
#define MyUART_tx__0__SHIFT 0u
#define MyUART_tx__DR CYREG_GPIO_PRT1_DR
#define MyUART_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define MyUART_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define MyUART_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define MyUART_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define MyUART_tx__INTR CYREG_GPIO_PRT1_INTR
#define MyUART_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define MyUART_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define MyUART_tx__MASK 0x01u
#define MyUART_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MyUART_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MyUART_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MyUART_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MyUART_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MyUART_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MyUART_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MyUART_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MyUART_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MyUART_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MyUART_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MyUART_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MyUART_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MyUART_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MyUART_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MyUART_tx__PC CYREG_GPIO_PRT1_PC
#define MyUART_tx__PC2 CYREG_GPIO_PRT1_PC2
#define MyUART_tx__PORT 1u
#define MyUART_tx__PS CYREG_GPIO_PRT1_PS
#define MyUART_tx__SHIFT 0u

/* Comp_out */
#define Comp_out__0__DR CYREG_GPIO_PRT2_DR
#define Comp_out__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Comp_out__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Comp_out__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Comp_out__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Comp_out__0__HSIOM_MASK 0x0F000000u
#define Comp_out__0__HSIOM_SHIFT 24u
#define Comp_out__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_out__0__INTR CYREG_GPIO_PRT2_INTR
#define Comp_out__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_out__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Comp_out__0__MASK 0x40u
#define Comp_out__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Comp_out__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Comp_out__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Comp_out__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Comp_out__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Comp_out__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Comp_out__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Comp_out__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Comp_out__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Comp_out__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Comp_out__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Comp_out__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Comp_out__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Comp_out__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Comp_out__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Comp_out__0__PC CYREG_GPIO_PRT2_PC
#define Comp_out__0__PC2 CYREG_GPIO_PRT2_PC2
#define Comp_out__0__PORT 2u
#define Comp_out__0__PS CYREG_GPIO_PRT2_PS
#define Comp_out__0__SHIFT 6u
#define Comp_out__DR CYREG_GPIO_PRT2_DR
#define Comp_out__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Comp_out__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Comp_out__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Comp_out__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_out__INTR CYREG_GPIO_PRT2_INTR
#define Comp_out__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Comp_out__INTSTAT CYREG_GPIO_PRT2_INTR
#define Comp_out__MASK 0x40u
#define Comp_out__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Comp_out__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Comp_out__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Comp_out__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Comp_out__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Comp_out__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Comp_out__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Comp_out__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Comp_out__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Comp_out__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Comp_out__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Comp_out__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Comp_out__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Comp_out__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Comp_out__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Comp_out__PC CYREG_GPIO_PRT2_PC
#define Comp_out__PC2 CYREG_GPIO_PRT2_PC2
#define Comp_out__PORT 2u
#define Comp_out__PS CYREG_GPIO_PRT2_PS
#define Comp_out__SHIFT 6u

/* LowF_out */
#define LowF_out__0__DR CYREG_GPIO_PRT2_DR
#define LowF_out__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LowF_out__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LowF_out__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LowF_out__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LowF_out__0__HSIOM_MASK 0x00000F00u
#define LowF_out__0__HSIOM_SHIFT 8u
#define LowF_out__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LowF_out__0__INTR CYREG_GPIO_PRT2_INTR
#define LowF_out__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LowF_out__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define LowF_out__0__MASK 0x04u
#define LowF_out__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LowF_out__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LowF_out__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LowF_out__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LowF_out__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LowF_out__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LowF_out__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LowF_out__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LowF_out__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LowF_out__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LowF_out__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LowF_out__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LowF_out__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LowF_out__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LowF_out__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LowF_out__0__PC CYREG_GPIO_PRT2_PC
#define LowF_out__0__PC2 CYREG_GPIO_PRT2_PC2
#define LowF_out__0__PORT 2u
#define LowF_out__0__PS CYREG_GPIO_PRT2_PS
#define LowF_out__0__SHIFT 2u
#define LowF_out__DR CYREG_GPIO_PRT2_DR
#define LowF_out__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define LowF_out__DR_INV CYREG_GPIO_PRT2_DR_INV
#define LowF_out__DR_SET CYREG_GPIO_PRT2_DR_SET
#define LowF_out__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define LowF_out__INTR CYREG_GPIO_PRT2_INTR
#define LowF_out__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define LowF_out__INTSTAT CYREG_GPIO_PRT2_INTR
#define LowF_out__MASK 0x04u
#define LowF_out__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LowF_out__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LowF_out__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LowF_out__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LowF_out__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LowF_out__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LowF_out__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LowF_out__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LowF_out__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LowF_out__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LowF_out__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LowF_out__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LowF_out__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LowF_out__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LowF_out__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LowF_out__PC CYREG_GPIO_PRT2_PC
#define LowF_out__PC2 CYREG_GPIO_PRT2_PC2
#define LowF_out__PORT 2u
#define LowF_out__PS CYREG_GPIO_PRT2_PS
#define LowF_out__SHIFT 2u

/* RelayC_3 */
#define RelayC_3__0__DR CYREG_GPIO_PRT3_DR
#define RelayC_3__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define RelayC_3__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define RelayC_3__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define RelayC_3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define RelayC_3__0__HSIOM_MASK 0x00F00000u
#define RelayC_3__0__HSIOM_SHIFT 20u
#define RelayC_3__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayC_3__0__INTR CYREG_GPIO_PRT3_INTR
#define RelayC_3__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayC_3__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define RelayC_3__0__MASK 0x20u
#define RelayC_3__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RelayC_3__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RelayC_3__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RelayC_3__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RelayC_3__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RelayC_3__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RelayC_3__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RelayC_3__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RelayC_3__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RelayC_3__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RelayC_3__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RelayC_3__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RelayC_3__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RelayC_3__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RelayC_3__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RelayC_3__0__PC CYREG_GPIO_PRT3_PC
#define RelayC_3__0__PC2 CYREG_GPIO_PRT3_PC2
#define RelayC_3__0__PORT 3u
#define RelayC_3__0__PS CYREG_GPIO_PRT3_PS
#define RelayC_3__0__SHIFT 5u
#define RelayC_3__DR CYREG_GPIO_PRT3_DR
#define RelayC_3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define RelayC_3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define RelayC_3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define RelayC_3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayC_3__INTR CYREG_GPIO_PRT3_INTR
#define RelayC_3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayC_3__INTSTAT CYREG_GPIO_PRT3_INTR
#define RelayC_3__MASK 0x20u
#define RelayC_3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RelayC_3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RelayC_3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RelayC_3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RelayC_3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RelayC_3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RelayC_3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RelayC_3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RelayC_3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RelayC_3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RelayC_3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RelayC_3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RelayC_3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RelayC_3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RelayC_3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RelayC_3__PC CYREG_GPIO_PRT3_PC
#define RelayC_3__PC2 CYREG_GPIO_PRT3_PC2
#define RelayC_3__PORT 3u
#define RelayC_3__PS CYREG_GPIO_PRT3_PS
#define RelayC_3__SHIFT 5u

/* HighF_out */
#define HighF_out__0__DR CYREG_GPIO_PRT2_DR
#define HighF_out__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define HighF_out__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define HighF_out__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define HighF_out__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define HighF_out__0__HSIOM_MASK 0x0000F000u
#define HighF_out__0__HSIOM_SHIFT 12u
#define HighF_out__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define HighF_out__0__INTR CYREG_GPIO_PRT2_INTR
#define HighF_out__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define HighF_out__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define HighF_out__0__MASK 0x08u
#define HighF_out__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define HighF_out__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define HighF_out__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define HighF_out__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define HighF_out__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define HighF_out__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define HighF_out__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define HighF_out__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define HighF_out__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define HighF_out__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define HighF_out__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define HighF_out__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define HighF_out__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define HighF_out__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define HighF_out__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define HighF_out__0__PC CYREG_GPIO_PRT2_PC
#define HighF_out__0__PC2 CYREG_GPIO_PRT2_PC2
#define HighF_out__0__PORT 2u
#define HighF_out__0__PS CYREG_GPIO_PRT2_PS
#define HighF_out__0__SHIFT 3u
#define HighF_out__DR CYREG_GPIO_PRT2_DR
#define HighF_out__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define HighF_out__DR_INV CYREG_GPIO_PRT2_DR_INV
#define HighF_out__DR_SET CYREG_GPIO_PRT2_DR_SET
#define HighF_out__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define HighF_out__INTR CYREG_GPIO_PRT2_INTR
#define HighF_out__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define HighF_out__INTSTAT CYREG_GPIO_PRT2_INTR
#define HighF_out__MASK 0x08u
#define HighF_out__PA__CFG0 CYREG_UDB_PA2_CFG0
#define HighF_out__PA__CFG1 CYREG_UDB_PA2_CFG1
#define HighF_out__PA__CFG10 CYREG_UDB_PA2_CFG10
#define HighF_out__PA__CFG11 CYREG_UDB_PA2_CFG11
#define HighF_out__PA__CFG12 CYREG_UDB_PA2_CFG12
#define HighF_out__PA__CFG13 CYREG_UDB_PA2_CFG13
#define HighF_out__PA__CFG14 CYREG_UDB_PA2_CFG14
#define HighF_out__PA__CFG2 CYREG_UDB_PA2_CFG2
#define HighF_out__PA__CFG3 CYREG_UDB_PA2_CFG3
#define HighF_out__PA__CFG4 CYREG_UDB_PA2_CFG4
#define HighF_out__PA__CFG5 CYREG_UDB_PA2_CFG5
#define HighF_out__PA__CFG6 CYREG_UDB_PA2_CFG6
#define HighF_out__PA__CFG7 CYREG_UDB_PA2_CFG7
#define HighF_out__PA__CFG8 CYREG_UDB_PA2_CFG8
#define HighF_out__PA__CFG9 CYREG_UDB_PA2_CFG9
#define HighF_out__PC CYREG_GPIO_PRT2_PC
#define HighF_out__PC2 CYREG_GPIO_PRT2_PC2
#define HighF_out__PORT 2u
#define HighF_out__PS CYREG_GPIO_PRT2_PS
#define HighF_out__SHIFT 3u

/* RelayHF_2 */
#define RelayHF_2__0__DR CYREG_GPIO_PRT3_DR
#define RelayHF_2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define RelayHF_2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define RelayHF_2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define RelayHF_2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define RelayHF_2__0__HSIOM_MASK 0x0000F000u
#define RelayHF_2__0__HSIOM_SHIFT 12u
#define RelayHF_2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayHF_2__0__INTR CYREG_GPIO_PRT3_INTR
#define RelayHF_2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayHF_2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define RelayHF_2__0__MASK 0x08u
#define RelayHF_2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RelayHF_2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RelayHF_2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RelayHF_2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RelayHF_2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RelayHF_2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RelayHF_2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RelayHF_2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RelayHF_2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RelayHF_2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RelayHF_2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RelayHF_2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RelayHF_2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RelayHF_2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RelayHF_2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RelayHF_2__0__PC CYREG_GPIO_PRT3_PC
#define RelayHF_2__0__PC2 CYREG_GPIO_PRT3_PC2
#define RelayHF_2__0__PORT 3u
#define RelayHF_2__0__PS CYREG_GPIO_PRT3_PS
#define RelayHF_2__0__SHIFT 3u
#define RelayHF_2__DR CYREG_GPIO_PRT3_DR
#define RelayHF_2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define RelayHF_2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define RelayHF_2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define RelayHF_2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayHF_2__INTR CYREG_GPIO_PRT3_INTR
#define RelayHF_2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayHF_2__INTSTAT CYREG_GPIO_PRT3_INTR
#define RelayHF_2__MASK 0x08u
#define RelayHF_2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RelayHF_2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RelayHF_2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RelayHF_2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RelayHF_2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RelayHF_2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RelayHF_2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RelayHF_2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RelayHF_2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RelayHF_2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RelayHF_2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RelayHF_2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RelayHF_2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RelayHF_2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RelayHF_2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RelayHF_2__PC CYREG_GPIO_PRT3_PC
#define RelayHF_2__PC2 CYREG_GPIO_PRT3_PC2
#define RelayHF_2__PORT 3u
#define RelayHF_2__PS CYREG_GPIO_PRT3_PS
#define RelayHF_2__SHIFT 3u

/* RelayLF_1 */
#define RelayLF_1__0__DR CYREG_GPIO_PRT3_DR
#define RelayLF_1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define RelayLF_1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define RelayLF_1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define RelayLF_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define RelayLF_1__0__HSIOM_MASK 0x000F0000u
#define RelayLF_1__0__HSIOM_SHIFT 16u
#define RelayLF_1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayLF_1__0__INTR CYREG_GPIO_PRT3_INTR
#define RelayLF_1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayLF_1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define RelayLF_1__0__MASK 0x10u
#define RelayLF_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RelayLF_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RelayLF_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RelayLF_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RelayLF_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RelayLF_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RelayLF_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RelayLF_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RelayLF_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RelayLF_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RelayLF_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RelayLF_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RelayLF_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RelayLF_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RelayLF_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RelayLF_1__0__PC CYREG_GPIO_PRT3_PC
#define RelayLF_1__0__PC2 CYREG_GPIO_PRT3_PC2
#define RelayLF_1__0__PORT 3u
#define RelayLF_1__0__PS CYREG_GPIO_PRT3_PS
#define RelayLF_1__0__SHIFT 4u
#define RelayLF_1__DR CYREG_GPIO_PRT3_DR
#define RelayLF_1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define RelayLF_1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define RelayLF_1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define RelayLF_1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayLF_1__INTR CYREG_GPIO_PRT3_INTR
#define RelayLF_1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define RelayLF_1__INTSTAT CYREG_GPIO_PRT3_INTR
#define RelayLF_1__MASK 0x10u
#define RelayLF_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RelayLF_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RelayLF_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RelayLF_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RelayLF_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RelayLF_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RelayLF_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RelayLF_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RelayLF_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RelayLF_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RelayLF_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RelayLF_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RelayLF_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RelayLF_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RelayLF_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RelayLF_1__PC CYREG_GPIO_PRT3_PC
#define RelayLF_1__PC2 CYREG_GPIO_PRT3_PC2
#define RelayLF_1__PORT 3u
#define RelayLF_1__PS CYREG_GPIO_PRT3_PS
#define RelayLF_1__SHIFT 4u

/* Miscellaneous */
#define CY_PROJECT_NAME "test"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 21u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E51119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 21u
#define CYDEV_CHIP_MEMBER_4D 16u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 22u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 20u
#define CYDEV_CHIP_MEMBER_4I 26u
#define CYDEV_CHIP_MEMBER_4J 17u
#define CYDEV_CHIP_MEMBER_4K 18u
#define CYDEV_CHIP_MEMBER_4L 25u
#define CYDEV_CHIP_MEMBER_4M 24u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 23u
#define CYDEV_CHIP_MEMBER_4Q 14u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 19u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 15u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 27u
#define CYDEV_CHIP_MEMBER_FM3 31u
#define CYDEV_CHIP_MEMBER_FM4 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 28u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 30u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDD 3.3
#define CYDEV_VDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
