{
  "name": "L2 Cache",
  "type": "INANIMATE_OBJECT",
  "id": {
    "group": 22,
    "item": 1005
  },
  "claims": [
    {
      "predicate": "IS_A",
      "object": "CPU Cache",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 1.0,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "HAS_PART",
      "object": "Fetched block",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "WEB"
      }
    }
  ],
  "surface_layer": {
    "definition": "Level 2 cache, a secondary cache memory in a CPU, larger and slower than L1 cache.",
    "common_uses": [
      "Storing less frequently accessed data than L1 cache"
    ]
  },
  "deep_layer": {
    "mechanism": "Provides a larger capacity than L1, reducing the number of main memory accesses.",
    "origin": "Designed to bridge the performance gap between L1 and main memory."
  },
  "facets": {
    "STRUCTURAL": {
      "visual_features": [
        "Electronic",
        "Integrated circuit"
      ],
      "shape": [
        "Planar",
        "Rectangular"
      ],
      "composition": [
        "Semiconductors",
        "Metals"
      ]
    }
  },
  "instance_layer": [],
  "epistemic_metadata": {
    "source": "Understanding CPU Cache Organization and Structure",
    "citations": [
      "https://dev.to/sachin_tolay_052a7e539e57/understanding-cpu-cache-organization-and-structure-4o1o"
    ]
  }
}