Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sat Nov 25 21:19:55 2017
| Host         : A205-07 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 50 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.500        0.000                      0                   99        0.039        0.000                      0                   99        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.500        0.000                      0                   99        0.247        0.000                      0                   99        4.196        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.502        0.000                      0                   99        0.247        0.000                      0                   99        4.196        0.000                       0                    52  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.500        0.000                      0                   99        0.039        0.000                      0                   99  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.500        0.000                      0                   99        0.039        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 4.329ns (49.513%)  route 4.414ns (50.487%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.465     7.300    display/CO[0]
    SLICE_X88Y142        LUT3 (Prop_lut3_I0_O)        0.329     7.629 r  display/R_pix_r[3]_i_2/O
                         net (fo=1, routed)           0.162     7.791    draw_mod/curr_x_reg[10]
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.124     7.915 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.915    display/D[3]
    SLICE_X88Y142        FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X88Y142        FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)        0.081     8.415    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 4.205ns (49.945%)  route 4.214ns (50.055%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.427     7.262    draw_mod/CO[0]
    SLICE_X89Y141        LUT4 (Prop_lut4_I2_O)        0.329     7.591 r  draw_mod/R_pix_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.591    display/D[0]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.031     8.365    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 4.205ns (49.951%)  route 4.213ns (50.049%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.426     7.261    draw_mod/CO[0]
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.329     7.590 r  draw_mod/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.590    display/D[2]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.032     8.366    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 4.452ns (53.199%)  route 3.917ns (46.801%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.482     6.633    display/curr_y_reg[8]_1[0]
    SLICE_X87Y135        LUT3 (Prop_lut3_I0_O)        0.373     7.006 r  display/R_pix_b[3]_i_2/O
                         net (fo=1, routed)           0.407     7.413    draw_mod/curr_y_reg[9]_1
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.537 r  draw_mod/R_pix_b[3]_i_1/O
                         net (fo=1, routed)           0.000     7.537    display/curr_y_reg[9]_0[3]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[3]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.031     8.345    display/R_pix_b_reg[3]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 4.201ns (49.921%)  route 4.214ns (50.079%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.427     7.262    draw_mod/CO[0]
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.325     7.587 r  draw_mod/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.587    display/D[1]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.075     8.409    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 4.328ns (54.396%)  route 3.628ns (45.604%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.601     6.752    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.373     7.125 r  draw_mod/R_pix_b[2]_i_1/O
                         net (fo=1, routed)           0.000     7.125    display/curr_y_reg[9]_0[2]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[2]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.029     8.343    display/R_pix_b_reg[2]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 4.328ns (55.214%)  route 3.511ns (44.786%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.483     6.634    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT4 (Prop_lut4_I2_O)        0.373     7.007 r  draw_mod/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000     7.007    display/curr_y_reg[9]_0[0]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.031     8.345    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 4.324ns (55.191%)  route 3.511ns (44.809%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.483     6.634    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.369     7.003 r  draw_mod/R_pix_b[1]_i_1/O
                         net (fo=1, routed)           0.000     7.003    display/curr_y_reg[9]_0[1]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.075     8.389    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.828ns (14.457%)  route 4.899ns (85.543%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X86Y137        FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           1.757     1.385    display/hcount_reg_n_0_[0]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.124     1.509 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.679     2.188    display/hcount[10]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124     2.312 r  display/hcount[10]_i_1/O
                         net (fo=20, routed)          1.896     4.207    display/vcount
    SLICE_X86Y136        LUT2 (Prop_lut2_I0_O)        0.124     4.331 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.568     4.899    display/vcount[0]_i_1_n_0
    SLICE_X87Y136        FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y136        FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.576     8.538    
                         clock uncertainty           -0.208     8.330    
    SLICE_X87Y136        FDRE (Setup_fdre_C_D)       -0.067     8.263    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.890ns (17.873%)  route 4.090ns (82.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  display/vcount_reg[4]/Q
                         net (fo=12, routed)          1.828     1.515    display/vcount_reg_n_0_[4]
    SLICE_X84Y137        LUT6 (Prop_lut6_I5_O)        0.124     1.639 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.162     1.800    display/curr_x[10]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I5_O)        0.124     1.924 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.619     2.544    display/curr_x[10]_i_4_n_0
    SLICE_X85Y137        LUT6 (Prop_lut6_I4_O)        0.124     2.668 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.481     4.148    display/pix_r1
    SLICE_X88Y138        FDRE                                         r  display/curr_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.593     7.965    display/clk_out1
    SLICE_X88Y138        FDRE                                         r  display/curr_x_reg[1]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X88Y138        FDRE (Setup_fdre_C_CE)      -0.169     8.147    display/curr_x_reg[1]
  -------------------------------------------------------------------
                         required time                          8.147    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.521%)  route 0.174ns (45.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[1]/Q
                         net (fo=12, routed)          0.174    -0.230    display/vcount_reg_n_0_[1]
    SLICE_X84Y137        LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display/vcount[8]_i_1_n_0
    SLICE_X84Y137        FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.805    display/clk_out1
    SLICE_X84Y137        FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.120    -0.432    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.736%)  route 0.159ns (43.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[3]/Q
                         net (fo=13, routed)          0.159    -0.245    display/vcount_reg_n_0_[3]
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/curr_y0[5]
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.806    display/clk_out1
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X85Y136        FDRE (Hold_fdre_C_D)         0.092    -0.463    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           0.175    -0.227    display/hcount_reg_n_0_[6]
    SLICE_X88Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.182 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    display/data0[6]
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.804    display/clk_out1
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.120    -0.446    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.600    -0.564    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.197    -0.226    display/hcount_reg_n_0_[8]
    SLICE_X86Y142        LUT5 (Prop_lut5_I1_O)        0.042    -0.184 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    display/data0[9]
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.801    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.107    -0.457    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.700%)  route 0.210ns (50.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.210    -0.193    display/vcount_reg_n_0_[7]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.043    -0.150 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    display/vcount[7]_i_1_n_0
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X84Y138        FDRE (Hold_fdre_C_D)         0.133    -0.433    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.816%)  route 0.208ns (53.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.599    -0.565    display/clk_out1
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.208    -0.216    display/hcount_reg_n_0_[4]
    SLICE_X86Y138        LUT5 (Prop_lut5_I4_O)        0.042    -0.174 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    display/hcount[4]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.802    display/clk_out1
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.105    -0.460    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.600    -0.564    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.197    -0.226    display/hcount_reg_n_0_[8]
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.045    -0.181 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    display/data0[8]
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.801    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.091    -0.473    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.682%)  route 0.188ns (47.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.188    -0.214    display/vcount_reg_n_0_[7]
    SLICE_X85Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  display/curr_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    display/curr_y[7]_i_1_n_0
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.806    display/clk_out1
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[7]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X85Y136        FDRE (Hold_fdre_C_D)         0.091    -0.462    display/curr_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.840%)  route 0.210ns (50.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[9]/Q
                         net (fo=5, routed)           0.210    -0.192    display/vcount_reg_n_0_[9]
    SLICE_X85Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.147 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    display/curr_y[9]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.805    display/clk_out1
    SLICE_X85Y137        FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X85Y137        FDRE (Hold_fdre_C_D)         0.107    -0.445    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.208%)  route 0.226ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X85Y139        FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.226    -0.213    display/hcount_reg_n_0_[3]
    SLICE_X87Y137        FDRE                                         r  display/curr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.804    display/clk_out1
    SLICE_X87Y137        FDRE                                         r  display/curr_x_reg[3]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.018    -0.511    display/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y135    display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y135    display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y135    display/R_pix_b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y135    display/R_pix_b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X89Y138    display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X88Y139    display/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X88Y138    display/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X89Y138    display/curr_x_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y142    display/hcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y142    display/hcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y142    display/hcount_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y142    display/hcount_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y141    display/R_pix_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y141    display/R_pix_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y141    display/R_pix_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X88Y142    display/R_pix_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y135    display/R_pix_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y135    display/R_pix_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y138    display/curr_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X88Y139    display/curr_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X88Y138    display/curr_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y138    display/curr_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X88Y138    display/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X85Y139    display/hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X85Y139    display/hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X85Y139    display/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y138    display/hcount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X85Y139    display/hcount_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 4.329ns (49.513%)  route 4.414ns (50.487%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.465     7.300    display/CO[0]
    SLICE_X88Y142        LUT3 (Prop_lut3_I0_O)        0.329     7.629 r  display/R_pix_r[3]_i_2/O
                         net (fo=1, routed)           0.162     7.791    draw_mod/curr_x_reg[10]
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.124     7.915 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.915    display/D[3]
    SLICE_X88Y142        FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X88Y142        FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.206     8.336    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)        0.081     8.417    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 4.205ns (49.945%)  route 4.214ns (50.055%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.427     7.262    draw_mod/CO[0]
    SLICE_X89Y141        LUT4 (Prop_lut4_I2_O)        0.329     7.591 r  draw_mod/R_pix_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.591    display/D[0]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.206     8.336    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.031     8.367    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 4.205ns (49.951%)  route 4.213ns (50.049%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.426     7.261    draw_mod/CO[0]
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.329     7.590 r  draw_mod/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.590    display/D[2]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.206     8.336    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.032     8.368    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 4.452ns (53.199%)  route 3.917ns (46.801%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.482     6.633    display/curr_y_reg[8]_1[0]
    SLICE_X87Y135        LUT3 (Prop_lut3_I0_O)        0.373     7.006 r  display/R_pix_b[3]_i_2/O
                         net (fo=1, routed)           0.407     7.413    draw_mod/curr_y_reg[9]_1
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.537 r  draw_mod/R_pix_b[3]_i_1/O
                         net (fo=1, routed)           0.000     7.537    display/curr_y_reg[9]_0[3]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[3]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.206     8.316    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.031     8.347    display/R_pix_b_reg[3]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 4.201ns (49.921%)  route 4.214ns (50.079%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.427     7.262    draw_mod/CO[0]
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.325     7.587 r  draw_mod/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.587    display/D[1]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.206     8.336    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.075     8.411    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 4.328ns (54.396%)  route 3.628ns (45.604%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.601     6.752    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.373     7.125 r  draw_mod/R_pix_b[2]_i_1/O
                         net (fo=1, routed)           0.000     7.125    display/curr_y_reg[9]_0[2]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[2]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.206     8.316    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.029     8.345    display/R_pix_b_reg[2]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 4.328ns (55.214%)  route 3.511ns (44.786%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.483     6.634    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT4 (Prop_lut4_I2_O)        0.373     7.007 r  draw_mod/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000     7.007    display/curr_y_reg[9]_0[0]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.206     8.316    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.031     8.347    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 4.324ns (55.191%)  route 3.511ns (44.809%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.483     6.634    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.369     7.003 r  draw_mod/R_pix_b[1]_i_1/O
                         net (fo=1, routed)           0.000     7.003    display/curr_y_reg[9]_0[1]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.206     8.316    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.075     8.391    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.828ns (14.457%)  route 4.899ns (85.543%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X86Y137        FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           1.757     1.385    display/hcount_reg_n_0_[0]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.124     1.509 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.679     2.188    display/hcount[10]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124     2.312 r  display/hcount[10]_i_1/O
                         net (fo=20, routed)          1.896     4.207    display/vcount
    SLICE_X86Y136        LUT2 (Prop_lut2_I0_O)        0.124     4.331 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.568     4.899    display/vcount[0]_i_1_n_0
    SLICE_X87Y136        FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y136        FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.576     8.538    
                         clock uncertainty           -0.206     8.332    
    SLICE_X87Y136        FDRE (Setup_fdre_C_D)       -0.067     8.265    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.890ns (17.873%)  route 4.090ns (82.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  display/vcount_reg[4]/Q
                         net (fo=12, routed)          1.828     1.515    display/vcount_reg_n_0_[4]
    SLICE_X84Y137        LUT6 (Prop_lut6_I5_O)        0.124     1.639 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.162     1.800    display/curr_x[10]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I5_O)        0.124     1.924 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.619     2.544    display/curr_x[10]_i_4_n_0
    SLICE_X85Y137        LUT6 (Prop_lut6_I4_O)        0.124     2.668 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.481     4.148    display/pix_r1
    SLICE_X88Y138        FDRE                                         r  display/curr_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.593     7.965    display/clk_out1
    SLICE_X88Y138        FDRE                                         r  display/curr_x_reg[1]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.206     8.318    
    SLICE_X88Y138        FDRE (Setup_fdre_C_CE)      -0.169     8.149    display/curr_x_reg[1]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  4.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.521%)  route 0.174ns (45.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[1]/Q
                         net (fo=12, routed)          0.174    -0.230    display/vcount_reg_n_0_[1]
    SLICE_X84Y137        LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display/vcount[8]_i_1_n_0
    SLICE_X84Y137        FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.805    display/clk_out1
    SLICE_X84Y137        FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.120    -0.432    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.736%)  route 0.159ns (43.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[3]/Q
                         net (fo=13, routed)          0.159    -0.245    display/vcount_reg_n_0_[3]
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/curr_y0[5]
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.806    display/clk_out1
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X85Y136        FDRE (Hold_fdre_C_D)         0.092    -0.463    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           0.175    -0.227    display/hcount_reg_n_0_[6]
    SLICE_X88Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.182 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    display/data0[6]
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.804    display/clk_out1
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.120    -0.446    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.600    -0.564    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.197    -0.226    display/hcount_reg_n_0_[8]
    SLICE_X86Y142        LUT5 (Prop_lut5_I1_O)        0.042    -0.184 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    display/data0[9]
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.801    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.107    -0.457    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.700%)  route 0.210ns (50.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.210    -0.193    display/vcount_reg_n_0_[7]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.043    -0.150 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    display/vcount[7]_i_1_n_0
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X84Y138        FDRE (Hold_fdre_C_D)         0.133    -0.433    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.816%)  route 0.208ns (53.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.599    -0.565    display/clk_out1
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.208    -0.216    display/hcount_reg_n_0_[4]
    SLICE_X86Y138        LUT5 (Prop_lut5_I4_O)        0.042    -0.174 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    display/hcount[4]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.802    display/clk_out1
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.105    -0.460    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.600    -0.564    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.197    -0.226    display/hcount_reg_n_0_[8]
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.045    -0.181 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    display/data0[8]
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.801    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.091    -0.473    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.682%)  route 0.188ns (47.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.188    -0.214    display/vcount_reg_n_0_[7]
    SLICE_X85Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  display/curr_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    display/curr_y[7]_i_1_n_0
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.806    display/clk_out1
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[7]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X85Y136        FDRE (Hold_fdre_C_D)         0.091    -0.462    display/curr_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.840%)  route 0.210ns (50.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[9]/Q
                         net (fo=5, routed)           0.210    -0.192    display/vcount_reg_n_0_[9]
    SLICE_X85Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.147 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    display/curr_y[9]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.805    display/clk_out1
    SLICE_X85Y137        FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X85Y137        FDRE (Hold_fdre_C_D)         0.107    -0.445    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.208%)  route 0.226ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X85Y139        FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.226    -0.213    display/hcount_reg_n_0_[3]
    SLICE_X87Y137        FDRE                                         r  display/curr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.804    display/clk_out1
    SLICE_X87Y137        FDRE                                         r  display/curr_x_reg[3]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.018    -0.511    display/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y135    display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y135    display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y135    display/R_pix_b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X87Y135    display/R_pix_b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X89Y138    display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X88Y139    display/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X88Y138    display/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X89Y138    display/curr_x_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y142    display/hcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y142    display/hcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y142    display/hcount_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y142    display/hcount_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y141    display/R_pix_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y141    display/R_pix_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y141    display/R_pix_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X88Y142    display/R_pix_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y135    display/R_pix_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X87Y135    display/R_pix_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y138    display/curr_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X88Y139    display/curr_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X88Y138    display/curr_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X89Y138    display/curr_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X88Y138    display/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X85Y139    display/hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X85Y139    display/hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X85Y139    display/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X86Y138    display/hcount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X85Y139    display/hcount_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 4.329ns (49.513%)  route 4.414ns (50.487%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.465     7.300    display/CO[0]
    SLICE_X88Y142        LUT3 (Prop_lut3_I0_O)        0.329     7.629 r  display/R_pix_r[3]_i_2/O
                         net (fo=1, routed)           0.162     7.791    draw_mod/curr_x_reg[10]
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.124     7.915 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.915    display/D[3]
    SLICE_X88Y142        FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X88Y142        FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)        0.081     8.415    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 4.205ns (49.945%)  route 4.214ns (50.055%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.427     7.262    draw_mod/CO[0]
    SLICE_X89Y141        LUT4 (Prop_lut4_I2_O)        0.329     7.591 r  draw_mod/R_pix_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.591    display/D[0]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.031     8.365    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 4.205ns (49.951%)  route 4.213ns (50.049%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.426     7.261    draw_mod/CO[0]
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.329     7.590 r  draw_mod/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.590    display/D[2]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.032     8.366    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 4.452ns (53.199%)  route 3.917ns (46.801%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.482     6.633    display/curr_y_reg[8]_1[0]
    SLICE_X87Y135        LUT3 (Prop_lut3_I0_O)        0.373     7.006 r  display/R_pix_b[3]_i_2/O
                         net (fo=1, routed)           0.407     7.413    draw_mod/curr_y_reg[9]_1
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.537 r  draw_mod/R_pix_b[3]_i_1/O
                         net (fo=1, routed)           0.000     7.537    display/curr_y_reg[9]_0[3]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[3]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.031     8.345    display/R_pix_b_reg[3]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 4.201ns (49.921%)  route 4.214ns (50.079%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.427     7.262    draw_mod/CO[0]
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.325     7.587 r  draw_mod/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.587    display/D[1]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.075     8.409    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 4.328ns (54.396%)  route 3.628ns (45.604%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.601     6.752    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.373     7.125 r  draw_mod/R_pix_b[2]_i_1/O
                         net (fo=1, routed)           0.000     7.125    display/curr_y_reg[9]_0[2]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[2]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.029     8.343    display/R_pix_b_reg[2]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 4.328ns (55.214%)  route 3.511ns (44.786%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.483     6.634    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT4 (Prop_lut4_I2_O)        0.373     7.007 r  draw_mod/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000     7.007    display/curr_y_reg[9]_0[0]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.031     8.345    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 4.324ns (55.191%)  route 3.511ns (44.809%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.483     6.634    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.369     7.003 r  draw_mod/R_pix_b[1]_i_1/O
                         net (fo=1, routed)           0.000     7.003    display/curr_y_reg[9]_0[1]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.075     8.389    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.828ns (14.457%)  route 4.899ns (85.543%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X86Y137        FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           1.757     1.385    display/hcount_reg_n_0_[0]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.124     1.509 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.679     2.188    display/hcount[10]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124     2.312 r  display/hcount[10]_i_1/O
                         net (fo=20, routed)          1.896     4.207    display/vcount
    SLICE_X86Y136        LUT2 (Prop_lut2_I0_O)        0.124     4.331 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.568     4.899    display/vcount[0]_i_1_n_0
    SLICE_X87Y136        FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y136        FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.576     8.538    
                         clock uncertainty           -0.208     8.330    
    SLICE_X87Y136        FDRE (Setup_fdre_C_D)       -0.067     8.263    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.890ns (17.873%)  route 4.090ns (82.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  display/vcount_reg[4]/Q
                         net (fo=12, routed)          1.828     1.515    display/vcount_reg_n_0_[4]
    SLICE_X84Y137        LUT6 (Prop_lut6_I5_O)        0.124     1.639 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.162     1.800    display/curr_x[10]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I5_O)        0.124     1.924 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.619     2.544    display/curr_x[10]_i_4_n_0
    SLICE_X85Y137        LUT6 (Prop_lut6_I4_O)        0.124     2.668 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.481     4.148    display/pix_r1
    SLICE_X88Y138        FDRE                                         r  display/curr_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.593     7.965    display/clk_out1
    SLICE_X88Y138        FDRE                                         r  display/curr_x_reg[1]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X88Y138        FDRE (Setup_fdre_C_CE)      -0.169     8.147    display/curr_x_reg[1]
  -------------------------------------------------------------------
                         required time                          8.147    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.521%)  route 0.174ns (45.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[1]/Q
                         net (fo=12, routed)          0.174    -0.230    display/vcount_reg_n_0_[1]
    SLICE_X84Y137        LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display/vcount[8]_i_1_n_0
    SLICE_X84Y137        FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.805    display/clk_out1
    SLICE_X84Y137        FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.120    -0.224    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.736%)  route 0.159ns (43.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[3]/Q
                         net (fo=13, routed)          0.159    -0.245    display/vcount_reg_n_0_[3]
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/curr_y0[5]
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.806    display/clk_out1
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.208    -0.347    
    SLICE_X85Y136        FDRE (Hold_fdre_C_D)         0.092    -0.255    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           0.175    -0.227    display/hcount_reg_n_0_[6]
    SLICE_X88Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.182 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    display/data0[6]
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.804    display/clk_out1
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.208    -0.358    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.120    -0.238    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.600    -0.564    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.197    -0.226    display/hcount_reg_n_0_[8]
    SLICE_X86Y142        LUT5 (Prop_lut5_I1_O)        0.042    -0.184 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    display/data0[9]
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.801    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.208    -0.356    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.107    -0.249    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.700%)  route 0.210ns (50.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.210    -0.193    display/vcount_reg_n_0_[7]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.043    -0.150 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    display/vcount[7]_i_1_n_0
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.237    -0.566    
                         clock uncertainty            0.208    -0.358    
    SLICE_X84Y138        FDRE (Hold_fdre_C_D)         0.133    -0.225    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.816%)  route 0.208ns (53.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.599    -0.565    display/clk_out1
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.208    -0.216    display/hcount_reg_n_0_[4]
    SLICE_X86Y138        LUT5 (Prop_lut5_I4_O)        0.042    -0.174 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    display/hcount[4]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.802    display/clk_out1
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.208    -0.357    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.105    -0.252    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.600    -0.564    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.197    -0.226    display/hcount_reg_n_0_[8]
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.045    -0.181 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    display/data0[8]
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.801    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.208    -0.356    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.091    -0.265    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.682%)  route 0.188ns (47.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.188    -0.214    display/vcount_reg_n_0_[7]
    SLICE_X85Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  display/curr_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    display/curr_y[7]_i_1_n_0
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.806    display/clk_out1
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[7]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.208    -0.345    
    SLICE_X85Y136        FDRE (Hold_fdre_C_D)         0.091    -0.254    display/curr_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.840%)  route 0.210ns (50.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[9]/Q
                         net (fo=5, routed)           0.210    -0.192    display/vcount_reg_n_0_[9]
    SLICE_X85Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.147 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    display/curr_y[9]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.805    display/clk_out1
    SLICE_X85Y137        FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X85Y137        FDRE (Hold_fdre_C_D)         0.107    -0.237    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.208%)  route 0.226ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X85Y139        FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.226    -0.213    display/hcount_reg_n_0_[3]
    SLICE_X87Y137        FDRE                                         r  display/curr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.804    display/clk_out1
    SLICE_X87Y137        FDRE                                         r  display/curr_x_reg[3]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.208    -0.321    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.018    -0.303    display/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 4.329ns (49.513%)  route 4.414ns (50.487%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.465     7.300    display/CO[0]
    SLICE_X88Y142        LUT3 (Prop_lut3_I0_O)        0.329     7.629 r  display/R_pix_r[3]_i_2/O
                         net (fo=1, routed)           0.162     7.791    draw_mod/curr_x_reg[10]
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.124     7.915 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.915    display/D[3]
    SLICE_X88Y142        FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X88Y142        FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)        0.081     8.415    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 4.205ns (49.945%)  route 4.214ns (50.055%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.427     7.262    draw_mod/CO[0]
    SLICE_X89Y141        LUT4 (Prop_lut4_I2_O)        0.329     7.591 r  draw_mod/R_pix_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.591    display/D[0]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.031     8.365    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 4.205ns (49.951%)  route 4.213ns (50.049%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.426     7.261    draw_mod/CO[0]
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.329     7.590 r  draw_mod/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.590    display/D[2]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.032     8.366    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 4.452ns (53.199%)  route 3.917ns (46.801%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.482     6.633    display/curr_y_reg[8]_1[0]
    SLICE_X87Y135        LUT3 (Prop_lut3_I0_O)        0.373     7.006 r  display/R_pix_b[3]_i_2/O
                         net (fo=1, routed)           0.407     7.413    draw_mod/curr_y_reg[9]_1
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.124     7.537 r  draw_mod/R_pix_b[3]_i_1/O
                         net (fo=1, routed)           0.000     7.537    display/curr_y_reg[9]_0[3]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[3]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.031     8.345    display/R_pix_b_reg[3]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 4.201ns (49.921%)  route 4.214ns (50.079%))
  Logic Levels:           11  (CARRY4=5 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.967 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X89Y137        FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  display/curr_x_reg[4]/Q
                         net (fo=10, routed)          1.119     0.746    draw_mod/Q[3]
    SLICE_X87Y138        LUT3 (Prop_lut3_I0_O)        0.154     0.900 r  draw_mod/R_pix_r[3]_i_19/O
                         net (fo=2, routed)           0.415     1.316    draw_mod/R_pix_r[3]_i_19_n_0
    SLICE_X87Y138        LUT4 (Prop_lut4_I3_O)        0.327     1.643 r  draw_mod/R_pix_r[3]_i_23/O
                         net (fo=1, routed)           0.000     1.643    draw_mod/R_pix_r[3]_i_23_n_0
    SLICE_X87Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.044 r  draw_mod/R_pix_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.044    draw_mod/R_pix_r_reg[3]_i_5_n_0
    SLICE_X87Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.158 r  draw_mod/R_pix_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.158    draw_mod/R_pix_r_reg[3]_i_3_n_0
    SLICE_X87Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.492 f  draw_mod/R_pix_r_reg[3]_i_4/O[1]
                         net (fo=10, routed)          0.892     3.384    draw_mod/R_pix_r_reg[3]_i_4_n_6
    SLICE_X88Y140        LUT3 (Prop_lut3_I1_O)        0.329     3.713 r  draw_mod/R_pix_r[2]_i_12/O
                         net (fo=2, routed)           0.756     4.468    draw_mod/R_pix_r[2]_i_12_n_0
    SLICE_X88Y141        LUT4 (Prop_lut4_I0_O)        0.355     4.823 r  draw_mod/R_pix_r[2]_i_16/O
                         net (fo=1, routed)           0.000     4.823    draw_mod/R_pix_r[2]_i_16_n_0
    SLICE_X88Y141        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.431 r  draw_mod/R_pix_r_reg[2]_i_3/O[3]
                         net (fo=5, routed)           0.606     6.037    display/curr_x_reg[9]_1[3]
    SLICE_X89Y140        LUT4 (Prop_lut4_I2_O)        0.307     6.344 r  display/R_pix_r[2]_i_7/O
                         net (fo=1, routed)           0.000     6.344    draw_mod/curr_x_reg[9][1]
    SLICE_X89Y140        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.835 r  draw_mod/R_pix_r_reg[2]_i_2/CO[1]
                         net (fo=4, routed)           0.427     7.262    draw_mod/CO[0]
    SLICE_X89Y141        LUT5 (Prop_lut5_I0_O)        0.325     7.587 r  draw_mod/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.587    display/D[1]
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.595     7.967    display/clk_out1
    SLICE_X89Y141        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.576     8.542    
                         clock uncertainty           -0.208     8.334    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)        0.075     8.409    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 4.328ns (54.396%)  route 3.628ns (45.604%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.601     6.752    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT6 (Prop_lut6_I0_O)        0.373     7.125 r  draw_mod/R_pix_b[2]_i_1/O
                         net (fo=1, routed)           0.000     7.125    display/curr_y_reg[9]_0[2]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[2]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.029     8.343    display/R_pix_b_reg[2]
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 4.328ns (55.214%)  route 3.511ns (44.786%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.483     6.634    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT4 (Prop_lut4_I2_O)        0.373     7.007 r  draw_mod/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000     7.007    display/curr_y_reg[9]_0[0]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.031     8.345    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 4.324ns (55.191%)  route 3.511ns (44.809%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X85Y135        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/curr_y_reg[0]/Q
                         net (fo=8, routed)           1.000     0.625    draw_mod/curr_y_reg[0][0]
    SLICE_X84Y134        LUT3 (Prop_lut3_I1_O)        0.148     0.773 r  draw_mod/R_pix_b[3]_i_19/O
                         net (fo=2, routed)           0.490     1.263    draw_mod/R_pix_b[3]_i_19_n_0
    SLICE_X84Y134        LUT4 (Prop_lut4_I3_O)        0.328     1.591 r  draw_mod/R_pix_b[3]_i_23/O
                         net (fo=1, routed)           0.000     1.591    draw_mod/R_pix_b[3]_i_23_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.124 r  draw_mod/R_pix_b_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.124    draw_mod/R_pix_b_reg[3]_i_5_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.241 r  draw_mod/R_pix_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    draw_mod/R_pix_b_reg[3]_i_3_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.460 r  draw_mod/R_pix_b_reg[3]_i_4/O[0]
                         net (fo=14, routed)          0.940     3.400    draw_mod/R_pix_b_reg[3]_0[0]
    SLICE_X85Y133        LUT4 (Prop_lut4_I1_O)        0.295     3.695 r  draw_mod/R_pix_b[2]_i_27/O
                         net (fo=1, routed)           0.000     3.695    draw_mod/R_pix_b[2]_i_27_n_0
    SLICE_X85Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.245 r  draw_mod/R_pix_b_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.245    draw_mod/R_pix_b_reg[2]_i_7_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.579 r  draw_mod/R_pix_b_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.598     5.177    display/curr_y_reg[8]_2[1]
    SLICE_X86Y134        LUT4 (Prop_lut4_I2_O)        0.303     5.480 r  display/R_pix_b[2]_i_18/O
                         net (fo=1, routed)           0.000     5.480    draw_mod/curr_y_reg[7][2]
    SLICE_X86Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.881 r  draw_mod/R_pix_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.881    draw_mod/R_pix_b_reg[2]_i_4_n_0
    SLICE_X86Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.152 r  draw_mod/R_pix_b_reg[2]_i_2/CO[0]
                         net (fo=4, routed)           0.483     6.634    draw_mod/R_pix_b_reg[0]_1[0]
    SLICE_X87Y135        LUT5 (Prop_lut5_I0_O)        0.369     7.003 r  draw_mod/R_pix_b[1]_i_1/O
                         net (fo=1, routed)           0.000     7.003    display/curr_y_reg[9]_0[1]
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y135        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.560     8.522    
                         clock uncertainty           -0.208     8.314    
    SLICE_X87Y135        FDRE (Setup_fdre_C_D)        0.075     8.389    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.828ns (14.457%)  route 4.899ns (85.543%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.963 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.712    -0.828    display/clk_out1
    SLICE_X86Y137        FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           1.757     1.385    display/hcount_reg_n_0_[0]
    SLICE_X86Y139        LUT6 (Prop_lut6_I2_O)        0.124     1.509 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.679     2.188    display/hcount[10]_i_3_n_0
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.124     2.312 r  display/hcount[10]_i_1/O
                         net (fo=20, routed)          1.896     4.207    display/vcount
    SLICE_X86Y136        LUT2 (Prop_lut2_I0_O)        0.124     4.331 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.568     4.899    display/vcount[0]_i_1_n_0
    SLICE_X87Y136        FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.591     7.963    display/clk_out1
    SLICE_X87Y136        FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.576     8.538    
                         clock uncertainty           -0.208     8.330    
    SLICE_X87Y136        FDRE (Setup_fdre_C_D)       -0.067     8.263    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.890ns (17.873%)  route 4.090ns (82.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.965 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.709    -0.831    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.313 f  display/vcount_reg[4]/Q
                         net (fo=12, routed)          1.828     1.515    display/vcount_reg_n_0_[4]
    SLICE_X84Y137        LUT6 (Prop_lut6_I5_O)        0.124     1.639 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.162     1.800    display/curr_x[10]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I5_O)        0.124     1.924 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.619     2.544    display/curr_x[10]_i_4_n_0
    SLICE_X85Y137        LUT6 (Prop_lut6_I4_O)        0.124     2.668 r  display/curr_x[10]_i_1/O
                         net (fo=29, routed)          1.481     4.148    display/pix_r1
    SLICE_X88Y138        FDRE                                         r  display/curr_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          1.593     7.965    display/clk_out1
    SLICE_X88Y138        FDRE                                         r  display/curr_x_reg[1]/C
                         clock pessimism              0.560     8.524    
                         clock uncertainty           -0.208     8.316    
    SLICE_X88Y138        FDRE (Setup_fdre_C_CE)      -0.169     8.147    display/curr_x_reg[1]
  -------------------------------------------------------------------
                         required time                          8.147    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  3.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.521%)  route 0.174ns (45.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[1]/Q
                         net (fo=12, routed)          0.174    -0.230    display/vcount_reg_n_0_[1]
    SLICE_X84Y137        LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display/vcount[8]_i_1_n_0
    SLICE_X84Y137        FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.805    display/clk_out1
    SLICE_X84Y137        FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.120    -0.224    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.736%)  route 0.159ns (43.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.568    display/clk_out1
    SLICE_X84Y136        FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[3]/Q
                         net (fo=13, routed)          0.159    -0.245    display/vcount_reg_n_0_[3]
    SLICE_X85Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/curr_y0[5]
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.806    display/clk_out1
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.208    -0.347    
    SLICE_X85Y136        FDRE (Hold_fdre_C_D)         0.092    -0.255    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           0.175    -0.227    display/hcount_reg_n_0_[6]
    SLICE_X88Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.182 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    display/data0[6]
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.804    display/clk_out1
    SLICE_X88Y137        FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.208    -0.358    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.120    -0.238    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.600    -0.564    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.197    -0.226    display/hcount_reg_n_0_[8]
    SLICE_X86Y142        LUT5 (Prop_lut5_I1_O)        0.042    -0.184 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    display/data0[9]
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.801    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.208    -0.356    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.107    -0.249    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.700%)  route 0.210ns (50.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.210    -0.193    display/vcount_reg_n_0_[7]
    SLICE_X84Y138        LUT5 (Prop_lut5_I4_O)        0.043    -0.150 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    display/vcount[7]_i_1_n_0
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.870    -0.803    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.237    -0.566    
                         clock uncertainty            0.208    -0.358    
    SLICE_X84Y138        FDRE (Hold_fdre_C_D)         0.133    -0.225    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.816%)  route 0.208ns (53.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.599    -0.565    display/clk_out1
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.208    -0.216    display/hcount_reg_n_0_[4]
    SLICE_X86Y138        LUT5 (Prop_lut5_I4_O)        0.042    -0.174 r  display/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    display/hcount[4]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.802    display/clk_out1
    SLICE_X86Y138        FDRE                                         r  display/hcount_reg[4]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.208    -0.357    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.105    -0.252    display/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.600    -0.564    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.197    -0.226    display/hcount_reg_n_0_[8]
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.045    -0.181 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    display/data0[8]
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.871    -0.801    display/clk_out1
    SLICE_X86Y142        FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.208    -0.356    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.091    -0.265    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.682%)  route 0.188ns (47.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.188    -0.214    display/vcount_reg_n_0_[7]
    SLICE_X85Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  display/curr_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    display/curr_y[7]_i_1_n_0
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.866    -0.806    display/clk_out1
    SLICE_X85Y136        FDRE                                         r  display/curr_y_reg[7]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.208    -0.345    
    SLICE_X85Y136        FDRE (Hold_fdre_C_D)         0.091    -0.254    display/curr_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.840%)  route 0.210ns (50.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X84Y138        FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/vcount_reg[9]/Q
                         net (fo=5, routed)           0.210    -0.192    display/vcount_reg_n_0_[9]
    SLICE_X85Y137        LUT4 (Prop_lut4_I3_O)        0.045    -0.147 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    display/curr_y[9]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.805    display/clk_out1
    SLICE_X85Y137        FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X85Y137        FDRE (Hold_fdre_C_D)         0.107    -0.237    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.208%)  route 0.226ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.598    -0.566    display/clk_out1
    SLICE_X85Y139        FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.226    -0.213    display/hcount_reg_n_0_[3]
    SLICE_X87Y137        FDRE                                         r  display/curr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=50, routed)          0.868    -0.804    display/clk_out1
    SLICE_X87Y137        FDRE                                         r  display/curr_x_reg[3]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.208    -0.321    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.018    -0.303    display/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.090    





