==20450== Cachegrind, a cache and branch-prediction profiler
==20450== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20450== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20450== Command: ./srr-large
==20450== 
--20450-- warning: L3 cache found, using its data for the LL simulation.
--20450-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20450-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20450== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20450== (see section Limitations in user manual)
==20450== NOTE: further instances of this message will not be shown
==20450== 
==20450== I   refs:      919,217,731,571
==20450== I1  misses:              2,814
==20450== LLi misses:              1,784
==20450== I1  miss rate:            0.00%
==20450== LLi miss rate:            0.00%
==20450== 
==20450== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20450== D1  misses:     19,103,781,187  ( 18,772,805,321 rd   +     330,975,866 wr)
==20450== LLd misses:            799,507  (        247,373 rd   +         552,134 wr)
==20450== D1  miss rate:             5.4% (            7.8%     +             0.3%  )
==20450== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20450== 
==20450== LL refs:        19,103,784,001  ( 18,772,808,135 rd   +     330,975,866 wr)
==20450== LL misses:             801,291  (        249,157 rd   +         552,134 wr)
==20450== LL miss rate:              0.0% (            0.0%     +             0.0%  )
