<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register execution_state="AArch64" is_register="False" is_internal="True" is_banked="False" is_stub_entry="False">
      <reg_short_name>TLBI PAALLOS</reg_short_name>
        
        <reg_long_name>TLB Invalidate GPT Information by PA, All Entries, Outer Shareable</reg_long_name>



      
        <reg_condition otherwise="UNDEFINED">when FEAT_RME is implemented</reg_condition>
      



          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Invalidates cached copies of GPT entries from TLBs. Details:</para>

      </purpose_text>
      <purpose_text>
        <list type="unordered">
<listitem><content>
<para>The invalidation applies to TLB entries containing GPT information that relates to a physical address.</para>
</content>
</listitem><listitem><content>
<para>The invalidation applies to all TLB entries containing GPT information.</para>
</content>
</listitem><listitem><content>
<para>The invalidation affects all TLBs in the Outer Shareable domain.</para>
</content>
</listitem></list>

      </purpose_text>
      <purpose_text>
        <para>The full set of TLB maintenance instructions that invalidate cached GPT entries is: <register_link id="AArch64-tlbi-paall.xml" state="AArch64">TLBI PAALL</register_link>, <register_link id="AArch64-tlbi-paallos.xml" state="AArch64">TLBI PAALLOS</register_link>, <register_link id="AArch64-tlbi-rpalos.xml" state="AArch64">TLBI RPALOS</register_link>, and <register_link id="AArch64-tlbi-rpaos.xml" state="AArch64">TLBI RPAOS</register_link>.</para>

      </purpose_text>
      <purpose_text>
        <para>These instructions have the same ordering, observability, and completion behavior as all other TLBI instructions.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
            <reg_group>TLB maintenance instructions</reg_group>
      </reg_groups>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>TLBI PAALLOS is a 64-bit System instruction.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        







      </reg_fieldsets>

      <access_mechanisms>
          






        
        <access_mechanism accessor="TLBI PAALLOS" type="SystemAccessor">
            <encoding>
            <access_instruction>TLBI PAALLOS{, &lt;Xt&gt;}</access_instruction>
                
                <enc n="op0" v="0b01"/>
                
                <enc n="op1" v="0b110"/>
                
                <enc n="CRn" v="0b1000"/>
                
                <enc n="CRm" v="0b0001"/>
                
                <enc n="op2" v="0b100"/>
            </encoding>
            <access_permission>
                <ps name="TLBI" sections="1" secttype="access_permission">
                <pstext>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    AArch64.TLBI_PAALL(Shareability_OSH);
                </pstext>
                </ps>
            </access_permission>
        </access_mechanism>

      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>