m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dH:/Documents/icp2/uvm
T_opt
!s11d tb_pkg H:/Documents/icp2/uvm/work 21 alu_data_if 1 H:/Documents/icp2/uvm/work clock_if 1 H:/Documents/icp2/uvm/work control_in_if 1 H:/Documents/icp2/uvm/work control_out_if 1 H:/Documents/icp2/uvm/work data1_if 1 H:/Documents/icp2/uvm/work data2_if 1 H:/Documents/icp2/uvm/work ex_mem_rd_if 1 H:/Documents/icp2/uvm/work ex_mem_RegWrite_if 1 H:/Documents/icp2/uvm/work forward_ex_mem_if 1 H:/Documents/icp2/uvm/work forward_mem_wb_if 1 H:/Documents/icp2/uvm/work immediate_data_if 1 H:/Documents/icp2/uvm/work mem_wb_rd_if 1 H:/Documents/icp2/uvm/work mem_wb_RegWrite_if 1 H:/Documents/icp2/uvm/work memory_data_if 1 H:/Documents/icp2/uvm/work pc_out_if 1 H:/Documents/icp2/uvm/work pc_if 1 H:/Documents/icp2/uvm/work rd_in_if 1 H:/Documents/icp2/uvm/work rd_out_if 1 H:/Documents/icp2/uvm/work rs1_if 1 H:/Documents/icp2/uvm/work rs2_if 1 H:/Documents/icp2/uvm/work ZeroFlag_if 1 H:/Documents/icp2/uvm/work 
!s110 1731944603
VAX=>zN@WUUII]4JY;l<FU0
Z2 04 6 4 work tb_top fast 0
=1-6c2b59f02f49-673b6099-309-798
R0
Z3 !s124 OEM100
Z4 o-quiet -auto_acc_if_foreign -work work
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2022.1;75
R1
T_opt1
Z7 !s11d tb_pkg //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work 21 alu_data_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work clock_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work control_in_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work control_out_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work data1_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work data2_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work ex_mem_rd_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work ex_mem_RegWrite_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work forward_ex_mem_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work forward_mem_wb_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work immediate_data_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work mem_wb_rd_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work mem_wb_RegWrite_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work memory_data_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work pc_out_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work pc_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work rd_in_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work rd_out_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work rs1_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work rs2_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work ZeroFlag_if 1 //stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm/work 
!s110 1732699918
V4T:8W_AejYZBWF3=]?`ic1
R2
=1-6c2b59f02d95-6746e70b-3cb-2a04
R0
R3
R4
R5
n@_opt1
R6
R1
T_opt2
R7
!s110 1732703253
V8?RlI:K0UZzcF6mECSf]S0
R2
=1-6c2b59f02d95-6746f412-2a2-2600
R0
R3
R4
R5
n@_opt2
R6
valu
Z8 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z9 DXx4 work 6 common 0 22 DLaB<5[HILHcj1Zj9220_0
DXx4 work 11 alu_sv_unit 0 22 K4E:QIYN>^^YD?az<>LLa3
Z10 !s110 1732703246
Z11 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 gQZ6QGhYM3ZT?Gog2[MUR1
IT:KLaIdVRTFDzO50f438e1
!s105 alu_sv_unit
S1
Z12 d//stu.net.lth.se/sa1410lu-s/Desktop/icp2/uvm
Z13 w1732695130
Z14 8execute_stage/dut/alu.sv
Z15 Fexecute_stage/dut/alu.sv
!i122 44
L0 3 53
Z16 OL;L;2022.1;75
31
Z17 !s108 1732703246.000000
Z18 !s107 execute_stage/tb/basic_test.svh|execute_stage/tb/base_test.svh|execute_stage/tb/tb_env.svh|execute_stage/tb/top_config.svh|execute_stage/tb/scoreboard.svh|uvc/ZeroFlag_uvc/ZeroFlag_agent.svh|uvc/ZeroFlag_uvc/ZeroFlag_monitor.svh|uvc/ZeroFlag_uvc/ZeroFlag_config.svh|uvc/ZeroFlag_uvc/ZeroFlag_seq_item.svh|uvc/rs2_uvc/rs2_agent.svh|uvc/rs2_uvc/rs2_monitor.svh|uvc/rs2_uvc/rs2_driver.svh|uvc/rs2_uvc/rs2_config.svh|uvc/rs2_uvc/rs2_seq.svh|uvc/rs2_uvc/rs2_seq_item.svh|uvc/rs1_uvc/rs1_agent.svh|uvc/rs1_uvc/rs1_monitor.svh|uvc/rs1_uvc/rs1_driver.svh|uvc/rs1_uvc/rs1_config.svh|uvc/rs1_uvc/rs1_seq.svh|uvc/rs1_uvc/rs1_seq_item.svh|uvc/rd_out_uvc/rd_out_agent.svh|uvc/rd_out_uvc/rd_out_monitor.svh|uvc/rd_out_uvc/rd_out_config.svh|uvc/rd_out_uvc/rd_out_seq_item.svh|uvc/rd_in_uvc/rd_in_agent.svh|uvc/rd_in_uvc/rd_in_monitor.svh|uvc/rd_in_uvc/rd_in_driver.svh|uvc/rd_in_uvc/rd_in_config.svh|uvc/rd_in_uvc/rd_in_seq.svh|uvc/rd_in_uvc/rd_in_seq_item.svh|uvc/pc_uvc/pc_agent.svh|uvc/pc_uvc/pc_monitor.svh|uvc/pc_uvc/pc_driver.svh|uvc/pc_uvc/pc_config.svh|uvc/pc_uvc/pc_seq.svh|uvc/pc_uvc/pc_seq_item.svh|uvc/pc_out_uvc/pc_out_agent.svh|uvc/pc_out_uvc/pc_out_monitor.svh|uvc/pc_out_uvc/pc_out_config.svh|uvc/pc_out_uvc/pc_out_seq_item.svh|uvc/memory_data_uvc/memory_data_agent.svh|uvc/memory_data_uvc/memory_data_monitor.svh|uvc/memory_data_uvc/memory_data_config.svh|uvc/memory_data_uvc/memory_data_seq_item.svh|uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_agent.svh|uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_monitor.svh|uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_driver.svh|uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_config.svh|uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_seq.svh|uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_seq_item.svh|uvc/mem_wb_rd_uvc/mem_wb_rd_agent.svh|uvc/mem_wb_rd_uvc/mem_wb_rd_monitor.svh|uvc/mem_wb_rd_uvc/mem_wb_rd_driver.svh|uvc/mem_wb_rd_uvc/mem_wb_rd_config.svh|uvc/mem_wb_rd_uvc/mem_wb_rd_seq.svh|uvc/mem_wb_rd_uvc/mem_wb_rd_seq_item.svh|uvc/immediate_data_uvc/immediate_data_agent.svh|uvc/immediate_data_uvc/immediate_data_monitor.svh|uvc/immediate_data_uvc/immediate_data_driver.svh|uvc/immediate_data_uvc/immediate_data_config.svh|uvc/immediate_data_uvc/immediate_data_seq.svh|uvc/immediate_data_uvc/immediate_data_seq_item.svh|uvc/forward_mem_wb_uvc/forward_mem_wb_agent.svh|uvc/forward_mem_wb_uvc/forward_mem_wb_monitor.svh|uvc/forward_mem_wb_uvc/forward_mem_wb_driver.svh|uvc/forward_mem_wb_uvc/forward_mem_wb_config.svh|uvc/forward_mem_wb_uvc/forward_mem_wb_seq.svh|uvc/forward_mem_wb_uvc/forward_mem_wb_seq_item.svh|uvc/forward_ex_mem_uvc/forward_ex_mem_agent.svh|uvc/forward_ex_mem_uvc/forward_ex_mem_monitor.svh|uvc/forward_ex_mem_uvc/forward_ex_mem_driver.svh|uvc/forward_ex_mem_uvc/forward_ex_mem_config.svh|uvc/forward_ex_mem_uvc/forward_ex_mem_seq.svh|uvc/forward_ex_mem_uvc/forward_ex_mem_seq_item.svh|uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_agent.svh|uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_monitor.svh|uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_driver.svh|uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_config.svh|uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_seq.svh|uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_seq_item.svh|uvc/ex_mem_rd_uvc/ex_mem_rd_agent.svh|uvc/ex_mem_rd_uvc/ex_mem_rd_monitor.svh|uvc/ex_mem_rd_uvc/ex_mem_rd_driver.svh|uvc/ex_mem_rd_uvc/ex_mem_rd_config.svh|uvc/ex_mem_rd_uvc/ex_mem_rd_seq.svh|uvc/ex_mem_rd_uvc/ex_mem_rd_seq_item.svh|uvc/data2_uvc/data2_agent.svh|uvc/data2_uvc/data2_monitor.svh|uvc/data2_uvc/data2_driver.svh|uvc/data2_uvc/data2_config.svh|uvc/data2_uvc/data2_seq.svh|uvc/data2_uvc/data2_seq_item.svh|uvc/data1_uvc/data1_agent.svh|uvc/data1_uvc/data1_monitor.svh|uvc/data1_uvc/data1_driver.svh|uvc/data1_uvc/data1_config.svh|uvc/data1_uvc/data1_seq.svh|uvc/data1_uvc/data1_seq_item.svh|uvc/control_out_uvc/control_out_agent.svh|uvc/control_out_uvc/control_out_monitor.svh|uvc/control_out_uvc/control_out_config.svh|uvc/control_out_uvc/control_out_seq_item.svh|uvc/control_in_uvc/control_in_agent.svh|uvc/control_in_uvc/control_in_monitor.svh|uvc/control_in_uvc/control_in_driver.svh|uvc/control_in_uvc/control_in_config.svh|uvc/control_in_uvc/control_in_seq.svh|uvc/control_in_uvc/control_in_seq_item.svh|uvc/clock_uvc/clock_agent.svh|uvc/clock_uvc/clock_driver.svh|uvc/clock_uvc/clock_config.svh|uvc/alu_data_uvc/alu_data_agent.svh|uvc/alu_data_uvc/alu_data_monitor.svh|uvc/alu_data_uvc/alu_data_config.svh|uvc/alu_data_uvc/alu_data_seq_item.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|execute_stage/tb/tb_top.sv|execute_stage/tb/tb_pkg.sv|execute_stage/dut/execute_stage.sv|execute_stage/dut/forwarding_unit.sv|execute_stage/dut/alu.sv|execute_stage/dut/common.sv|uvc/ZeroFlag_uvc/ZeroFlag_if.sv|uvc/rs2_uvc/rs2_if.sv|uvc/rs1_uvc/rs1_if.sv|uvc/rd_out_uvc/rd_out_if.sv|uvc/rd_in_uvc/rd_in_if.sv|uvc/pc_uvc/pc_if.sv|uvc/pc_out_uvc/pc_out_if.sv|uvc/memory_data_uvc/memory_data_if.sv|uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_if.sv|uvc/mem_wb_rd_uvc/mem_wb_rd_if.sv|uvc/immediate_data_uvc/immediate_data_if.sv|uvc/forward_mem_wb_uvc/forward_mem_wb_if.sv|uvc/forward_ex_mem_uvc/forward_ex_mem_if.sv|uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_if.sv|uvc/ex_mem_rd_uvc/ex_mem_rd_if.sv|uvc/data2_uvc/data2_if.sv|uvc/data1_uvc/data1_if.sv|uvc/control_out_uvc/control_out_if.sv|uvc/control_in_uvc/control_in_if.sv|uvc/alu_data_uvc/alu_data_if.sv|uvc/clock_uvc/clock_if.sv|
Z19 !s90 -reportprogress|300|-sv|-timescale|1ns/1ns|+acc=pr|+incdir+uvc/clock_uvc+uvc/alu_data_uvc+uvc/control_in_uvc+uvc/control_out_uvc+uvc/data1_uvc+uvc/data2_uvc+uvc/ex_mem_rd_uvc+uvc/ex_mem_RegWrite_uvc+uvc/forward_ex_mem_uvc+uvc/forward_mem_wb_uvc+uvc/immediate_data_uvc+uvc/mem_wb_rd_uvc+uvc/mem_wb_RegWrite_uvc+uvc/memory_data_uvc+uvc/pc_out_uvc+uvc/pc_uvc+uvc/rd_in_uvc+uvc/rd_out_uvc+uvc/rs1_uvc+uvc/rs2_uvc+uvc/ZeroFlag_uvc+execute_stage/tb|uvc/clock_uvc/clock_if.sv|uvc/alu_data_uvc/alu_data_if.sv|uvc/control_in_uvc/control_in_if.sv|uvc/control_out_uvc/control_out_if.sv|uvc/data1_uvc/data1_if.sv|uvc/data2_uvc/data2_if.sv|uvc/ex_mem_rd_uvc/ex_mem_rd_if.sv|uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_if.sv|uvc/forward_ex_mem_uvc/forward_ex_mem_if.sv|uvc/forward_mem_wb_uvc/forward_mem_wb_if.sv|uvc/immediate_data_uvc/immediate_data_if.sv|uvc/mem_wb_rd_uvc/mem_wb_rd_if.sv|uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_if.sv|uvc/memory_data_uvc/memory_data_if.sv|uvc/pc_out_uvc/pc_out_if.sv|uvc/pc_uvc/pc_if.sv|uvc/rd_in_uvc/rd_in_if.sv|uvc/rd_out_uvc/rd_out_if.sv|uvc/rs1_uvc/rs1_if.sv|uvc/rs2_uvc/rs2_if.sv|uvc/ZeroFlag_uvc/ZeroFlag_if.sv|execute_stage/dut/common.sv|execute_stage/dut/alu.sv|execute_stage/dut/forwarding_unit.sv|execute_stage/dut/execute_stage.sv|execute_stage/tb/tb_pkg.sv|execute_stage/tb/tb_top.sv|
!i113 0
Z20 o-sv -timescale 1ns/1ns +acc=pr -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z21 !s92 -sv -timescale 1ns/1ns +acc=pr +incdir+uvc/clock_uvc+uvc/alu_data_uvc+uvc/control_in_uvc+uvc/control_out_uvc+uvc/data1_uvc+uvc/data2_uvc+uvc/ex_mem_rd_uvc+uvc/ex_mem_RegWrite_uvc+uvc/forward_ex_mem_uvc+uvc/forward_mem_wb_uvc+uvc/immediate_data_uvc+uvc/mem_wb_rd_uvc+uvc/mem_wb_RegWrite_uvc+uvc/memory_data_uvc+uvc/pc_out_uvc+uvc/pc_uvc+uvc/rd_in_uvc+uvc/rd_out_uvc+uvc/rs1_uvc+uvc/rs2_uvc+uvc/ZeroFlag_uvc+execute_stage/tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
Yalu_data_if
R8
R10
!i10b 1
!s100 a3MUh8M3fg^Z=:2SS2;BY3
IGUh3KL^<PE3]i1j@ZFE]l0
S1
R12
R13
8uvc/alu_data_uvc/alu_data_if.sv
Fuvc/alu_data_uvc/alu_data_if.sv
!i122 44
Z22 L0 7 0
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Xalu_sv_unit
R8
R9
R10
VK4E:QIYN>^^YD?az<>LLa3
r1
!s85 0
!i10b 1
!s100 ]zg?z0LJ;Q:L^MVU=1QJ01
IK4E:QIYN>^^YD?az<>LLa3
!i103 1
S1
R12
R13
R14
R15
!i122 44
Z23 L0 1 0
R16
31
R17
R18
R19
!i113 0
R20
R21
R5
Yclock_if
R8
R10
!i10b 1
!s100 >n;Cfi95_[dd9=Yaak6D71
I?`dO9jMEj4>:SJ]gZXX=f3
S1
R12
R13
8uvc/clock_uvc/clock_if.sv
Fuvc/clock_uvc/clock_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Xcommon
R8
R10
!i10b 1
!s100 Z>@;Ko>1]mSV9zgbEC?LO3
IDLaB<5[HILHcj1Zj9220_0
S1
R12
R13
8execute_stage/dut/common.sv
Fexecute_stage/dut/common.sv
!i122 44
R23
VDLaB<5[HILHcj1Zj9220_0
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Ycontrol_in_if
R8
R10
!i10b 1
!s100 N7E0HL84_6of0cgBS?FjH0
IAMO?A[z_CVVC8bmEeS[O<0
S1
R12
R13
8uvc/control_in_uvc/control_in_if.sv
Fuvc/control_in_uvc/control_in_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Ycontrol_out_if
R8
R10
!i10b 1
!s100 f^KFRDZDc9@hD8lhf`35:1
Io=`]oH;Z[[V24XJm1>Pi00
S1
R12
R13
8uvc/control_out_uvc/control_out_if.sv
Fuvc/control_out_uvc/control_out_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Ydata1_if
R8
R10
!i10b 1
!s100 B8RTk::8:gD2FL6XmlC[S1
Ig<F<e[g4HWk9Sk[f_jE753
S1
R12
Z24 w1732695131
8uvc/data1_uvc/data1_if.sv
Fuvc/data1_uvc/data1_if.sv
!i122 44
Z25 L0 4 0
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Ydata2_if
R8
R10
!i10b 1
!s100 KVVANzVkjzGMKC8_^^LGN2
I8gSDzB:Nc_hHXWiUElSHb2
S1
R12
R24
8uvc/data2_uvc/data2_if.sv
Fuvc/data2_uvc/data2_if.sv
!i122 44
R25
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Yex_mem_rd_if
R8
R10
!i10b 1
!s100 PX01hcFOdZZQVh<D@IM_B0
I[TfB6F3=2Fa`fZ=aNoOPH0
S1
R12
R24
8uvc/ex_mem_rd_uvc/ex_mem_rd_if.sv
Fuvc/ex_mem_rd_uvc/ex_mem_rd_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Yex_mem_RegWrite_if
R8
R10
!i10b 1
!s100 gG:55gL^V;I3kmdj<3cYP1
Ic4KA?HN5GP<7[nXCQfH4Z2
S1
R12
R24
8uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_if.sv
Fuvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_if.sv
!i122 44
R25
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
nex_mem_@reg@write_if
vexecute_stage
R8
R9
DXx4 work 21 execute_stage_sv_unit 0 22 e52fDRVH^@U_mzm=FXbF]2
R10
R11
r1
!s85 0
!i10b 1
!s100 g]H8f4O^PKKC;m9HK>[e21
I;lBjo@lQk21IzoYZ4i@7d3
!s105 execute_stage_sv_unit
S1
R12
R13
Z26 8execute_stage/dut/execute_stage.sv
Z27 Fexecute_stage/dut/execute_stage.sv
!i122 44
L0 7 89
R16
31
R17
R18
R19
!i113 0
R20
R21
R5
Xexecute_stage_sv_unit
R8
R9
R10
Ve52fDRVH^@U_mzm=FXbF]2
r1
!s85 0
!i10b 1
!s100 oP><2Q2g0@3CX7L1mBcAU0
Ie52fDRVH^@U_mzm=FXbF]2
!i103 1
S1
R12
R13
R26
R27
!i122 44
L0 5 0
R16
31
R17
R18
R19
!i113 0
R20
R21
R5
Yforward_ex_mem_if
R8
R10
!i10b 1
!s100 Bh62<OMWS?hKY^UJJk@Pa1
IVgPheV8bHfiY0=SVK=Q8@1
S1
R12
R24
8uvc/forward_ex_mem_uvc/forward_ex_mem_if.sv
Fuvc/forward_ex_mem_uvc/forward_ex_mem_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Yforward_mem_wb_if
R8
R10
!i10b 1
!s100 P[UV;kI[Cn1Mk8f?_9Y>A0
IHHP<6SWLCjTWU]aSB23?U3
S1
R12
R24
8uvc/forward_mem_wb_uvc/forward_mem_wb_if.sv
Fuvc/forward_mem_wb_uvc/forward_mem_wb_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
vforwarding_unit
R8
R9
DXx4 work 23 forwarding_unit_sv_unit 0 22 nQ@D`QlMN9fX@V1g<gQm73
R10
R11
r1
!s85 0
!i10b 1
!s100 9k9]]71WB@]I3B:@O[X9a1
INF`mzZLWGDfYHOie;Jf7I0
!s105 forwarding_unit_sv_unit
S1
R12
R13
Z28 8execute_stage/dut/forwarding_unit.sv
Z29 Fexecute_stage/dut/forwarding_unit.sv
!i122 44
L0 4 58
R16
31
R17
R18
R19
!i113 0
R20
R21
R5
Xforwarding_unit_sv_unit
R8
R9
R10
VnQ@D`QlMN9fX@V1g<gQm73
r1
!s85 0
!i10b 1
!s100 ^2iD35oh:i`Hn[M34PD<D2
InQ@D`QlMN9fX@V1g<gQm73
!i103 1
S1
R12
R13
R28
R29
!i122 44
L0 2 0
R16
31
R17
R18
R19
!i113 0
R20
R21
R5
Yimmediate_data_if
R8
R10
!i10b 1
!s100 X6h1cb@kmbM^CF37kM^SW0
In?mDM=3@F:>KE0PM4_eXa1
S1
R12
R24
8uvc/immediate_data_uvc/immediate_data_if.sv
Fuvc/immediate_data_uvc/immediate_data_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Ymem_wb_rd_if
R8
R10
!i10b 1
!s100 ]B<9`@B20AD?4Uj?`z7i:2
I6@IG0jh<LnYlDz;X0MMXF0
S1
R12
Z30 w1732695132
8uvc/mem_wb_rd_uvc/mem_wb_rd_if.sv
Fuvc/mem_wb_rd_uvc/mem_wb_rd_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Ymem_wb_RegWrite_if
R8
R10
!i10b 1
!s100 Y@@>z0hPLdT[<:zK`Q]S51
ISKP69W4lX75<O=WN2[M;b1
S1
R12
R30
8uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_if.sv
Fuvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_if.sv
!i122 44
R25
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
nmem_wb_@reg@write_if
Ymemory_data_if
R8
R10
!i10b 1
!s100 V1Q8]A;3@1O^^lWoGZTJ?0
IjHN9?_h1=PBeIDnKba28z3
S1
R12
R30
8uvc/memory_data_uvc/memory_data_if.sv
Fuvc/memory_data_uvc/memory_data_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Ypc_if
R8
R10
!i10b 1
!s100 QdfJEAIT6YiX?2N?hh]>d0
IW;`U2l68<TEA>`^zXPl]N2
S1
R12
R30
8uvc/pc_uvc/pc_if.sv
Fuvc/pc_uvc/pc_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Ypc_out_if
R8
R10
!i10b 1
!s100 OjSg?@gMPGAAW9KS^jgoI3
IZg[k_?_zl?@Oke>ZoJacC0
S1
R12
R30
8uvc/pc_out_uvc/pc_out_if.sv
Fuvc/pc_out_uvc/pc_out_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Yrd_in_if
R8
R10
!i10b 1
!s100 84eYSY9:]85az^kXN9EY^2
IPGMIjOhUlWAUZ=Rd]EgHi1
S1
R12
R30
8uvc/rd_in_uvc/rd_in_if.sv
Fuvc/rd_in_uvc/rd_in_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Yrd_out_if
R8
R10
!i10b 1
!s100 1i>GB?3fK@cbR0m73^hz53
Ij84K8i_Izz;k47Ukc`K?T3
S1
R12
Z31 w1732695133
8uvc/rd_out_uvc/rd_out_if.sv
Fuvc/rd_out_uvc/rd_out_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Yrs1_if
R8
R10
!i10b 1
!s100 2]_5k[d31TQ8Zh[zZjKG]2
IC7I6^<Yc:jV5Ig3P9b4O]3
S1
R12
R31
8uvc/rs1_uvc/rs1_if.sv
Fuvc/rs1_uvc/rs1_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Yrs2_if
R8
R10
!i10b 1
!s100 1h<oJX;z1ZAMZ@Bmj5jXh2
IX`M2;h<=ao=gjg?]YOI1P3
S1
R12
R31
8uvc/rs2_uvc/rs2_if.sv
Fuvc/rs2_uvc/rs2_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
Xtb_pkg
!s115 ZeroFlag_if
!s115 rs2_if
!s115 rs1_if
!s115 rd_out_if
!s115 rd_in_if
!s115 pc_if
!s115 pc_out_if
!s115 memory_data_if
!s115 mem_wb_RegWrite_if
!s115 mem_wb_rd_if
!s115 immediate_data_if
!s115 forward_mem_wb_if
!s115 forward_ex_mem_if
!s115 ex_mem_RegWrite_if
!s115 ex_mem_rd_if
!s115 data2_if
!s115 data1_if
!s115 control_out_if
!s115 control_in_if
!s115 clock_if
!s115 alu_data_if
R8
Z32 DXx6 mtiUvm 7 uvm_pkg 0 22 8V[`8]Q0W57le7Z>zYaAj1
Z33 !s110 1732703249
!i10b 1
!s100 N?Bn9bFoY_QcBGX2EHai@3
IY3ZCF=e<mIOIcc=QZAO[_3
S1
R12
w1732703238
8execute_stage/tb/tb_pkg.sv
Fexecute_stage/tb/tb_pkg.sv
Z34 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z35 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z36 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z37 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z38 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z39 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z40 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z41 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z42 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z43 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z44 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
Z45 FC:/Program Files/questasim64_2022.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
Fuvc/alu_data_uvc/alu_data_seq_item.svh
Fuvc/alu_data_uvc/alu_data_config.svh
Fuvc/alu_data_uvc/alu_data_monitor.svh
Fuvc/alu_data_uvc/alu_data_agent.svh
Fuvc/clock_uvc/clock_config.svh
Fuvc/clock_uvc/clock_driver.svh
Fuvc/clock_uvc/clock_agent.svh
Fuvc/control_in_uvc/control_in_seq_item.svh
Fuvc/control_in_uvc/control_in_seq.svh
Fuvc/control_in_uvc/control_in_config.svh
Fuvc/control_in_uvc/control_in_driver.svh
Fuvc/control_in_uvc/control_in_monitor.svh
Fuvc/control_in_uvc/control_in_agent.svh
Fuvc/control_out_uvc/control_out_seq_item.svh
Fuvc/control_out_uvc/control_out_config.svh
Fuvc/control_out_uvc/control_out_monitor.svh
Fuvc/control_out_uvc/control_out_agent.svh
Fuvc/data1_uvc/data1_seq_item.svh
Fuvc/data1_uvc/data1_seq.svh
Fuvc/data1_uvc/data1_config.svh
Fuvc/data1_uvc/data1_driver.svh
Fuvc/data1_uvc/data1_monitor.svh
Fuvc/data1_uvc/data1_agent.svh
Fuvc/data2_uvc/data2_seq_item.svh
Fuvc/data2_uvc/data2_seq.svh
Fuvc/data2_uvc/data2_config.svh
Fuvc/data2_uvc/data2_driver.svh
Fuvc/data2_uvc/data2_monitor.svh
Fuvc/data2_uvc/data2_agent.svh
Fuvc/ex_mem_rd_uvc/ex_mem_rd_seq_item.svh
Fuvc/ex_mem_rd_uvc/ex_mem_rd_seq.svh
Fuvc/ex_mem_rd_uvc/ex_mem_rd_config.svh
Fuvc/ex_mem_rd_uvc/ex_mem_rd_driver.svh
Fuvc/ex_mem_rd_uvc/ex_mem_rd_monitor.svh
Fuvc/ex_mem_rd_uvc/ex_mem_rd_agent.svh
Fuvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_seq_item.svh
Fuvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_seq.svh
Fuvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_config.svh
Fuvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_driver.svh
Fuvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_monitor.svh
Fuvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_agent.svh
Fuvc/forward_ex_mem_uvc/forward_ex_mem_seq_item.svh
Fuvc/forward_ex_mem_uvc/forward_ex_mem_seq.svh
Fuvc/forward_ex_mem_uvc/forward_ex_mem_config.svh
Fuvc/forward_ex_mem_uvc/forward_ex_mem_driver.svh
Fuvc/forward_ex_mem_uvc/forward_ex_mem_monitor.svh
Fuvc/forward_ex_mem_uvc/forward_ex_mem_agent.svh
Fuvc/forward_mem_wb_uvc/forward_mem_wb_seq_item.svh
Fuvc/forward_mem_wb_uvc/forward_mem_wb_seq.svh
Fuvc/forward_mem_wb_uvc/forward_mem_wb_config.svh
Fuvc/forward_mem_wb_uvc/forward_mem_wb_driver.svh
Fuvc/forward_mem_wb_uvc/forward_mem_wb_monitor.svh
Fuvc/forward_mem_wb_uvc/forward_mem_wb_agent.svh
Fuvc/immediate_data_uvc/immediate_data_seq_item.svh
Fuvc/immediate_data_uvc/immediate_data_seq.svh
Fuvc/immediate_data_uvc/immediate_data_config.svh
Fuvc/immediate_data_uvc/immediate_data_driver.svh
Fuvc/immediate_data_uvc/immediate_data_monitor.svh
Fuvc/immediate_data_uvc/immediate_data_agent.svh
Fuvc/mem_wb_rd_uvc/mem_wb_rd_seq_item.svh
Fuvc/mem_wb_rd_uvc/mem_wb_rd_seq.svh
Fuvc/mem_wb_rd_uvc/mem_wb_rd_config.svh
Fuvc/mem_wb_rd_uvc/mem_wb_rd_driver.svh
Fuvc/mem_wb_rd_uvc/mem_wb_rd_monitor.svh
Fuvc/mem_wb_rd_uvc/mem_wb_rd_agent.svh
Fuvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_seq_item.svh
Fuvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_seq.svh
Fuvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_config.svh
Fuvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_driver.svh
Fuvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_monitor.svh
Fuvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_agent.svh
Fuvc/memory_data_uvc/memory_data_seq_item.svh
Fuvc/memory_data_uvc/memory_data_config.svh
Fuvc/memory_data_uvc/memory_data_monitor.svh
Fuvc/memory_data_uvc/memory_data_agent.svh
Fuvc/pc_out_uvc/pc_out_seq_item.svh
Fuvc/pc_out_uvc/pc_out_config.svh
Fuvc/pc_out_uvc/pc_out_monitor.svh
Fuvc/pc_out_uvc/pc_out_agent.svh
Fuvc/pc_uvc/pc_seq_item.svh
Fuvc/pc_uvc/pc_seq.svh
Fuvc/pc_uvc/pc_config.svh
Fuvc/pc_uvc/pc_driver.svh
Fuvc/pc_uvc/pc_monitor.svh
Fuvc/pc_uvc/pc_agent.svh
Fuvc/rd_in_uvc/rd_in_seq_item.svh
Fuvc/rd_in_uvc/rd_in_seq.svh
Fuvc/rd_in_uvc/rd_in_config.svh
Fuvc/rd_in_uvc/rd_in_driver.svh
Fuvc/rd_in_uvc/rd_in_monitor.svh
Fuvc/rd_in_uvc/rd_in_agent.svh
Fuvc/rd_out_uvc/rd_out_seq_item.svh
Fuvc/rd_out_uvc/rd_out_config.svh
Fuvc/rd_out_uvc/rd_out_monitor.svh
Fuvc/rd_out_uvc/rd_out_agent.svh
Fuvc/rs1_uvc/rs1_seq_item.svh
Fuvc/rs1_uvc/rs1_seq.svh
Fuvc/rs1_uvc/rs1_config.svh
Fuvc/rs1_uvc/rs1_driver.svh
Fuvc/rs1_uvc/rs1_monitor.svh
Fuvc/rs1_uvc/rs1_agent.svh
Fuvc/rs2_uvc/rs2_seq_item.svh
Fuvc/rs2_uvc/rs2_seq.svh
Fuvc/rs2_uvc/rs2_config.svh
Fuvc/rs2_uvc/rs2_driver.svh
Fuvc/rs2_uvc/rs2_monitor.svh
Fuvc/rs2_uvc/rs2_agent.svh
Fuvc/ZeroFlag_uvc/ZeroFlag_seq_item.svh
Fuvc/ZeroFlag_uvc/ZeroFlag_config.svh
Fuvc/ZeroFlag_uvc/ZeroFlag_monitor.svh
Fuvc/ZeroFlag_uvc/ZeroFlag_agent.svh
Fexecute_stage/tb/scoreboard.svh
Fexecute_stage/tb/top_config.svh
Fexecute_stage/tb/tb_env.svh
Fexecute_stage/tb/base_test.svh
Fexecute_stage/tb/basic_test.svh
!i122 44
L0 12 0
VY3ZCF=e<mIOIcc=QZAO[_3
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
vtb_top
R8
R32
DXx4 work 6 tb_pkg 0 22 Y3ZCF=e<mIOIcc=QZAO[_3
R33
!i10b 1
!s100 5OJHzaFcYTB0MPBTL?UAa1
I26YDQX48Z;]aERc?g1@dm0
S1
R12
w1732696737
8execute_stage/tb/tb_top.sv
Fexecute_stage/tb/tb_top.sv
R34
R35
R36
R37
R38
R39
R40
R41
R42
R43
R44
R45
!i122 44
L0 16 6651
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
YZeroFlag_if
R8
R10
!i10b 1
!s100 AkECEJdhM8>d67]oC[_dD3
Ih>46_fY:D6N35Jg<8OD;U3
S1
R12
R13
8uvc/ZeroFlag_uvc/ZeroFlag_if.sv
Fuvc/ZeroFlag_uvc/ZeroFlag_if.sv
!i122 44
R22
R11
R16
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R21
R5
n@zero@flag_if
