// Seed: 3476166893
module module_0;
  assign id_1 = 1'h0 ^ (1);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1
    , id_4, id_5,
    input tri1  id_2
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
  initial id_5 = 1'd0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  xnor primCall (id_2, id_3, id_5, id_6);
  always @(~id_3 or posedge 1 or posedge 1) force id_4 = 1'b0;
  wire id_6 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  uwire id_7 = id_3;
  wire  id_8;
endmodule
