Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jan 21 12:26:47 2022
| Host         : DESKTOP-MSA6LQG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           11 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |              80 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |             Enable Signal             |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|  inst_fsmsw/led_reg[0]_i_1_n_0 |                                       |                                    |                1 |              1 |         1.00 |
|  inst_fsmsw/led_reg[3]_i_1_n_0 |                                       |                                    |                1 |              1 |         1.00 |
|  inst_fsmsw/led_reg[2]_i_1_n_0 |                                       |                                    |                1 |              1 |         1.00 |
|  inst_fsmsw/led_reg[1]_i_1_n_0 |                                       |                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                 | inst_edgedtctr3/sreg_reg[1]_0         | inst_sumador/suma[4]_i_3_n_0       |                2 |              5 |         2.50 |
|  inst_sumador/E[0]             |                                       |                                    |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                 |                                       |                                    |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                 |                                       | inst_display1/clear                |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG                 | inst_debouncer1/sel                   | inst_sincronizador1/sync_out_reg_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                 | inst_debouncer2/counter[0]_i_2__0_n_0 | inst_sincronizador2/sync_out_reg_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                 | inst_debouncer3/counter[0]_i_2__1_n_0 | inst_sincronizador3/sync_out_reg_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                 | inst_debouncer4/counter[0]_i_2__2_n_0 | inst_sincronizador4/sync_out_reg_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                 |                                       | inst_edgedtctr4/reset              |                7 |             24 |         3.43 |
+--------------------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+


