(set-info :smt-lib-version 2.6)
(set-logic AUFBVDTLIA)
(set-info :source |
Generated by: Andrew Reynolds
Generated on: 2017-04-28
Generator: Nunchaku, Leon, CVC4, converted to v2.6 by CVC4
Application: Counterexample generation for higher-order theorem provers
Target solver: CVC4, Z3
Publications: "Model Finding for Recursive Functions in SMT" by Andrew Reynolds, Jasmin Christian Blanchette, Simon Cruanes, and Cesare Tinelli, IJCAR 2016.
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status unknown)


(declare-fun safeMean!244 ((_ BitVec 32) (_ BitVec 32)) (_ BitVec 32))
(assert (forall ((x!242 (_ BitVec 32)) (y!243 (_ BitVec 32))) (= (safeMean!244 x!242 y!243) (ite (or (or (and (and (bvsge x!242 (_ bv0 32)) (bvsge x!242 (_ bv0 32))) (bvsle y!243 (_ bv0 32))) (and (and (bvsge x!242 (_ bv0 32)) (bvsge x!242 (_ bv0 32))) (bvsle y!243 (_ bv0 32)))) (and (and (bvsle x!242 (_ bv0 32)) (bvsle x!242 (_ bv0 32))) (bvsge y!243 (_ bv0 32)))) (bvsdiv (bvadd x!242 y!243) (_ bv2 32)) (ite (and (and (bvsge x!242 (_ bv0 32)) (bvsge x!242 (_ bv0 32))) (bvsle x!242 y!243)) (bvadd x!242 (bvsdiv (bvsub y!243 x!242) (_ bv2 32))) (ite (and (and (bvsge x!242 (_ bv0 32)) (bvsge x!242 (_ bv0 32))) (bvsle y!243 x!242)) (bvadd y!243 (bvsdiv (bvsub x!242 y!243) (_ bv2 32))) (ite (and (and (bvsle x!242 (_ bv0 32)) (bvsle x!242 (_ bv0 32))) (bvsle x!242 y!243)) (bvadd y!243 (bvsdiv (bvsub x!242 y!243) (_ bv2 32))) (bvadd x!242 (bvsdiv (bvsub y!243 x!242) (_ bv2 32)))))))) ))
(assert (not (forall ((x!245 (_ BitVec 32)) (y!246 (_ BitVec 32))) (= (safeMean!244 (bvadd (bvand x!245 y!246) (bvadd (concat ((_ extract 31 31) (bvxor x!245 y!246)) ((_ extract 31 1) (bvxor x!245 y!246))) (bvand (bvxor x!245 y!246) (concat (_ bv0 31) ((_ extract 31 31) (bvadd (bvand x!245 y!246) (concat ((_ extract 31 31) (bvxor x!245 y!246)) ((_ extract 31 1) (bvxor x!245 y!246))))))))) y!246) x!245) )))
(check-sat)
(exit)

