$date
	Mon Sep 08 14:40:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_jk_ff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$scope module jk1 $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z%
x$
x#
0"
x!
$end
#5000
1"
#10000
0"
0$
0#
#15000
1"
#20000
0"
1$
#25000
0!
1"
#30000
0"
0$
1#
#35000
1!
1"
#40000
0"
1$
#45000
0!
1"
#50000
0"
#55000
1!
1"
#60000
0"
0#
#65000
0!
1"
#70000
0"
0$
1#
#75000
1!
1"
#80000
0"
#85000
1"
#90000
0"
