vhdl-sources += ip_top.vhd
deps += nsl_jtag.axi4lite_transactor
deps += nsl_axi.packer
deps += nsl_logic.bool

