// Seed: 4000312660
module module_0 ();
  bit id_1;
  always_comb @(posedge -1 == id_1);
  always @(posedge (id_1)) id_1 <= -1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  assign module_1.id_0 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd97,
    parameter id_2 = 32'd7
) (
    input tri0 _id_0,
    output supply0 id_1,
    input wire _id_2
);
  logic [id_2 : id_0] id_4;
  assign id_4 = ($realtime);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd25
) (
    output tri0 id_0,
    input  tri0 _id_1,
    output wor  id_2,
    input  tri  id_3
);
  wire [id_1 : 1] id_5;
  wire id_6;
  ;
  module_0 modCall_1 ();
endmodule
