$date
	Sun Oct 23 03:35:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#28443
b11100 !
1"
#28446
b11100 &
b11100 %
1$
#28447
0"
#28450
b1110 &
b1110 %
#28454
b111 &
b111 %
#28458
b10110 &
b10110 %
#28462
b1011 &
b1011 %
#28466
b100010 &
b100010 %
#28470
b10001 &
b10001 %
#28474
b110100 &
b110100 %
#28478
b11010 &
b11010 %
#28482
b1101 &
b1101 %
#28486
b101000 &
b101000 %
#28490
b10100 &
b10100 %
#28494
b1010 &
b1010 %
#28498
b101 &
b101 %
#28502
b10000 &
b10000 %
#28506
b1000 &
b1000 %
#28510
b100 &
b100 %
#28514
b10 &
b10 %
#28518
b1 &
1#
b1 %
#28522
b0 &
b0 %
0#
0$
#1032745
b1 !
1"
#1032746
b1 &
b1 %
1$
#1032747
0"
#1032750
1#
#1032754
b0 &
b0 %
0#
0$
#2093212
b11 !
1"
#2093214
b11 &
b11 %
1$
#2093215
0"
#2093218
b1010 &
b1010 %
#2093222
b101 &
b101 %
#2093226
b10000 &
b10000 %
#2093230
b1000 &
b1000 %
#2093234
b100 &
b100 %
#2093238
b10 &
b10 %
#2093242
b1 &
b1 %
1#
#2093246
b0 &
0#
b0 %
0$
#4500012
