Please act as a professional verilog designer.

Implement the design of unsigned 8bit multiplier based on pipelining processing. 
Module name:  
    multi_pipe_8bit               
Input ports：
    input clk;           
    input rst_n; 
    input mul_en_in;      
    input [size-1:0] mul_a;       
    input [size-1:0] mul_b;  	
Output ports：
    output reg mul_en_out;  
    output reg [size*2-1:0] mul_out;