<reference anchor="IEEE.P1500/D1.3, May 2021" target="https://ieeexplore.ieee.org/document/9446734">
  <front>
    <title>IEEE Draft Standard Testability Method for Embedded Core-based Integrated Circuits</title>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>New York</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2021" month="June" day="3"/>
    <keyword>IEEE Standards</keyword>
    <keyword>Embedded systems</keyword>
    <keyword>Integrated circuits</keyword>
    <keyword>Testing</keyword>
    <keyword>System-on-chip</keyword>
    <keyword>core test</keyword>
    <keyword>embedded core test</keyword>
    <keyword>IP test</keyword>
    <keyword>test reuse</keyword>
    <abstract>This standard defines a mechanism for the test of core designs within a system on chip (SoC). This mechanism constitutes a hardware architecture and leverages the core test language (CTL) to facilitate communication between core designers and core integrators.</abstract>
  </front>
</reference>