// Seed: 1596633996
module module_0 ();
  timeprecision 1ps;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_6;
  id_7(
      id_7
  );
  wire id_8;
  module_0();
  always id_3 <= id_6;
endmodule
module module_2 (
    output tri id_0,
    input  tri id_1
);
  logic [7:0][1] id_3 (0);
  wire  id_4;
  uwire id_5;
  assign id_5 = 1'b0;
  wire id_6;
endmodule
module module_3 (
    output wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wire id_6
);
  wire id_8, id_9, id_10, id_11, id_12;
  module_2(
      id_0, id_3
  );
  assign id_9 = 1;
endmodule
