<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIMachineFunctionInfo.h source code [llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUBufferPseudoSourceValue,llvm::AMDGPUGWSResourcePseudoSourceValue,llvm::AMDGPUImagePseudoSourceValue,llvm::AMDGPUPseudoSourceValue,llvm::SIMachineFunctionInfo,llvm::yaml::MappingTraits,llvm::yaml::SIArgument,llvm::yaml::SIArgumentInfo,llvm::yaml::SIMachineFunctionInfo,llvm::yaml::SIMode "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIMachineFunctionInfo.h.html'>SIMachineFunctionInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- SIMachineFunctionInfo.h - SIMachineFunctionInfo interface --*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H">LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H">LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUArgumentUsageInfo.h.html">"AMDGPUArgumentUsageInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUMachineFunction.h.html">"AMDGPUMachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html">"llvm/CodeGen/MIRYamlMapping.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo" id="llvm::MachineFrameInfo">MachineFrameInfo</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo" id="llvm::SIRegisterInfo">SIRegisterInfo</a>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUPseudoSourceValue" title='llvm::AMDGPUPseudoSourceValue' data-ref="llvm::AMDGPUPseudoSourceValue" data-ref-filename="llvm..AMDGPUPseudoSourceValue">AMDGPUPseudoSourceValue</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a> {</td></tr>
<tr><th id="33">33</th><td><b>public</b>:</td></tr>
<tr><th id="34">34</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AMDGPUPseudoSourceValue::AMDGPUPSVKind" title='llvm::AMDGPUPseudoSourceValue::AMDGPUPSVKind' data-ref="llvm::AMDGPUPseudoSourceValue::AMDGPUPSVKind" data-ref-filename="llvm..AMDGPUPseudoSourceValue..AMDGPUPSVKind">AMDGPUPSVKind</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="35">35</th><td>    <dfn class="enum" id="llvm::AMDGPUPseudoSourceValue::PSVBuffer" title='llvm::AMDGPUPseudoSourceValue::PSVBuffer' data-ref="llvm::AMDGPUPseudoSourceValue::PSVBuffer" data-ref-filename="llvm..AMDGPUPseudoSourceValue..PSVBuffer">PSVBuffer</dfn> = <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::TargetCustom" title='llvm::PseudoSourceValue::TargetCustom' data-ref="llvm::PseudoSourceValue::TargetCustom" data-ref-filename="llvm..PseudoSourceValue..TargetCustom">TargetCustom</a>,</td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="llvm::AMDGPUPseudoSourceValue::PSVImage" title='llvm::AMDGPUPseudoSourceValue::PSVImage' data-ref="llvm::AMDGPUPseudoSourceValue::PSVImage" data-ref-filename="llvm..AMDGPUPseudoSourceValue..PSVImage">PSVImage</dfn>,</td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="llvm::AMDGPUPseudoSourceValue::GWSResource" title='llvm::AMDGPUPseudoSourceValue::GWSResource' data-ref="llvm::AMDGPUPseudoSourceValue::GWSResource" data-ref-filename="llvm..AMDGPUPseudoSourceValue..GWSResource">GWSResource</dfn></td></tr>
<tr><th id="38">38</th><td>  };</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>protected</b>:</td></tr>
<tr><th id="41">41</th><td>  <dfn class="decl def fn" id="_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE" title='llvm::AMDGPUPseudoSourceValue::AMDGPUPseudoSourceValue' data-ref="_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE">AMDGPUPseudoSourceValue</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="745Kind" title='Kind' data-type='unsigned int' data-ref="745Kind" data-ref-filename="745Kind">Kind</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col6 decl" id="746TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="746TII" data-ref-filename="746TII">TII</dfn>)</td></tr>
<tr><th id="42">42</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a><a class="ref fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZN4llvm17PseudoSourceValueC1EjRKNS_15TargetInstrInfoE" title='llvm::PseudoSourceValue::PseudoSourceValue' data-ref="_ZN4llvm17PseudoSourceValueC1EjRKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm17PseudoSourceValueC1EjRKNS_15TargetInstrInfoE">(</a><a class="local col5 ref" href="#745Kind" title='Kind' data-ref="745Kind" data-ref-filename="745Kind">Kind</a>, <a class="local col6 ref" href="#746TII" title='TII' data-ref="746TII" data-ref-filename="746TII">TII</a>) {}</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>public</b>:</td></tr>
<tr><th id="45">45</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm23AMDGPUPseudoSourceValue10isConstantEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUPseudoSourceValue::isConstant' data-ref="_ZNK4llvm23AMDGPUPseudoSourceValue10isConstantEPKNS_16MachineFrameInfoE" data-ref-filename="_ZNK4llvm23AMDGPUPseudoSourceValue10isConstantEPKNS_16MachineFrameInfoE">isConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="46">46</th><td>    <i>// This should probably be true for most images, but we will start by being</i></td></tr>
<tr><th id="47">47</th><td><i>    // conservative.</i></td></tr>
<tr><th id="48">48</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="49">49</th><td>  }</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm23AMDGPUPseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUPseudoSourceValue::isAliased' data-ref="_ZNK4llvm23AMDGPUPseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE" data-ref-filename="_ZNK4llvm23AMDGPUPseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE">isAliased</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="52">52</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="53">53</th><td>  }</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm23AMDGPUPseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUPseudoSourceValue::mayAlias' data-ref="_ZNK4llvm23AMDGPUPseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE" data-ref-filename="_ZNK4llvm23AMDGPUPseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE">mayAlias</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="56">56</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td>};</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUBufferPseudoSourceValue" title='llvm::AMDGPUBufferPseudoSourceValue' data-ref="llvm::AMDGPUBufferPseudoSourceValue" data-ref-filename="llvm..AMDGPUBufferPseudoSourceValue">AMDGPUBufferPseudoSourceValue</dfn> final : <b>public</b> <a class="type" href="#llvm::AMDGPUPseudoSourceValue" title='llvm::AMDGPUPseudoSourceValue' data-ref="llvm::AMDGPUPseudoSourceValue" data-ref-filename="llvm..AMDGPUPseudoSourceValue">AMDGPUPseudoSourceValue</a> {</td></tr>
<tr><th id="61">61</th><td><b>public</b>:</td></tr>
<tr><th id="62">62</th><td>  <b>explicit</b> <dfn class="decl def fn" id="_ZN4llvm29AMDGPUBufferPseudoSourceValueC1ERKNS_15TargetInstrInfoE" title='llvm::AMDGPUBufferPseudoSourceValue::AMDGPUBufferPseudoSourceValue' data-ref="_ZN4llvm29AMDGPUBufferPseudoSourceValueC1ERKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm29AMDGPUBufferPseudoSourceValueC1ERKNS_15TargetInstrInfoE">AMDGPUBufferPseudoSourceValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col7 decl" id="747TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="747TII" data-ref-filename="747TII">TII</dfn>)</td></tr>
<tr><th id="63">63</th><td>      : <a class="type" href="#llvm::AMDGPUPseudoSourceValue" title='llvm::AMDGPUPseudoSourceValue' data-ref="llvm::AMDGPUPseudoSourceValue" data-ref-filename="llvm..AMDGPUPseudoSourceValue">AMDGPUPseudoSourceValue</a><a class="ref fn" href="#_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE" title='llvm::AMDGPUPseudoSourceValue::AMDGPUPseudoSourceValue' data-ref="_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE">(</a><a class="enum" href="#llvm::AMDGPUPseudoSourceValue::PSVBuffer" title='llvm::AMDGPUPseudoSourceValue::PSVBuffer' data-ref="llvm::AMDGPUPseudoSourceValue::PSVBuffer" data-ref-filename="llvm..AMDGPUPseudoSourceValue..PSVBuffer">PSVBuffer</a>, <a class="local col7 ref" href="#747TII" title='TII' data-ref="747TII" data-ref-filename="747TII">TII</a>) {}</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm29AMDGPUBufferPseudoSourceValue7classofEPKNS_17PseudoSourceValueE" title='llvm::AMDGPUBufferPseudoSourceValue::classof' data-ref="_ZN4llvm29AMDGPUBufferPseudoSourceValue7classofEPKNS_17PseudoSourceValueE" data-ref-filename="_ZN4llvm29AMDGPUBufferPseudoSourceValue7classofEPKNS_17PseudoSourceValueE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col8 decl" id="748V" title='V' data-type='const llvm::PseudoSourceValue *' data-ref="748V" data-ref-filename="748V">V</dfn>) {</td></tr>
<tr><th id="66">66</th><td>    <b>return</b> <a class="local col8 ref" href="#748V" title='V' data-ref="748V" data-ref-filename="748V">V</a>-&gt;<a class="member fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue4kindEv" title='llvm::PseudoSourceValue::kind' data-ref="_ZNK4llvm17PseudoSourceValue4kindEv" data-ref-filename="_ZNK4llvm17PseudoSourceValue4kindEv">kind</a>() == <a class="enum" href="#llvm::AMDGPUPseudoSourceValue::PSVBuffer" title='llvm::AMDGPUPseudoSourceValue::PSVBuffer' data-ref="llvm::AMDGPUPseudoSourceValue::PSVBuffer" data-ref-filename="llvm..AMDGPUPseudoSourceValue..PSVBuffer">PSVBuffer</a>;</td></tr>
<tr><th id="67">67</th><td>  }</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>void</em> <dfn class="virtual decl def fn" id="_ZNK4llvm29AMDGPUBufferPseudoSourceValue11printCustomERNS_11raw_ostreamE" title='llvm::AMDGPUBufferPseudoSourceValue::printCustom' data-ref="_ZNK4llvm29AMDGPUBufferPseudoSourceValue11printCustomERNS_11raw_ostreamE" data-ref-filename="_ZNK4llvm29AMDGPUBufferPseudoSourceValue11printCustomERNS_11raw_ostreamE">printCustom</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="749OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="749OS" data-ref-filename="749OS">OS</dfn>) <em>const</em> override { <a class="local col9 ref" href="#749OS" title='OS' data-ref="749OS" data-ref-filename="749OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"BufferResource"</q>; }</td></tr>
<tr><th id="70">70</th><td>};</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUImagePseudoSourceValue" title='llvm::AMDGPUImagePseudoSourceValue' data-ref="llvm::AMDGPUImagePseudoSourceValue" data-ref-filename="llvm..AMDGPUImagePseudoSourceValue">AMDGPUImagePseudoSourceValue</dfn> final : <b>public</b> <a class="type" href="#llvm::AMDGPUPseudoSourceValue" title='llvm::AMDGPUPseudoSourceValue' data-ref="llvm::AMDGPUPseudoSourceValue" data-ref-filename="llvm..AMDGPUPseudoSourceValue">AMDGPUPseudoSourceValue</a> {</td></tr>
<tr><th id="73">73</th><td><b>public</b>:</td></tr>
<tr><th id="74">74</th><td>  <i>// TODO: Is the img rsrc useful?</i></td></tr>
<tr><th id="75">75</th><td>  <b>explicit</b> <dfn class="decl def fn" id="_ZN4llvm28AMDGPUImagePseudoSourceValueC1ERKNS_15TargetInstrInfoE" title='llvm::AMDGPUImagePseudoSourceValue::AMDGPUImagePseudoSourceValue' data-ref="_ZN4llvm28AMDGPUImagePseudoSourceValueC1ERKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm28AMDGPUImagePseudoSourceValueC1ERKNS_15TargetInstrInfoE">AMDGPUImagePseudoSourceValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col0 decl" id="750TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="750TII" data-ref-filename="750TII">TII</dfn>)</td></tr>
<tr><th id="76">76</th><td>      : <a class="type" href="#llvm::AMDGPUPseudoSourceValue" title='llvm::AMDGPUPseudoSourceValue' data-ref="llvm::AMDGPUPseudoSourceValue" data-ref-filename="llvm..AMDGPUPseudoSourceValue">AMDGPUPseudoSourceValue</a><a class="ref fn" href="#_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE" title='llvm::AMDGPUPseudoSourceValue::AMDGPUPseudoSourceValue' data-ref="_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE">(</a><a class="enum" href="#llvm::AMDGPUPseudoSourceValue::PSVImage" title='llvm::AMDGPUPseudoSourceValue::PSVImage' data-ref="llvm::AMDGPUPseudoSourceValue::PSVImage" data-ref-filename="llvm..AMDGPUPseudoSourceValue..PSVImage">PSVImage</a>, <a class="local col0 ref" href="#750TII" title='TII' data-ref="750TII" data-ref-filename="750TII">TII</a>) {}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm28AMDGPUImagePseudoSourceValue7classofEPKNS_17PseudoSourceValueE" title='llvm::AMDGPUImagePseudoSourceValue::classof' data-ref="_ZN4llvm28AMDGPUImagePseudoSourceValue7classofEPKNS_17PseudoSourceValueE" data-ref-filename="_ZN4llvm28AMDGPUImagePseudoSourceValue7classofEPKNS_17PseudoSourceValueE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col1 decl" id="751V" title='V' data-type='const llvm::PseudoSourceValue *' data-ref="751V" data-ref-filename="751V">V</dfn>) {</td></tr>
<tr><th id="79">79</th><td>    <b>return</b> <a class="local col1 ref" href="#751V" title='V' data-ref="751V" data-ref-filename="751V">V</a>-&gt;<a class="member fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue4kindEv" title='llvm::PseudoSourceValue::kind' data-ref="_ZNK4llvm17PseudoSourceValue4kindEv" data-ref-filename="_ZNK4llvm17PseudoSourceValue4kindEv">kind</a>() == <a class="enum" href="#llvm::AMDGPUPseudoSourceValue::PSVImage" title='llvm::AMDGPUPseudoSourceValue::PSVImage' data-ref="llvm::AMDGPUPseudoSourceValue::PSVImage" data-ref-filename="llvm..AMDGPUPseudoSourceValue..PSVImage">PSVImage</a>;</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>void</em> <dfn class="virtual decl def fn" id="_ZNK4llvm28AMDGPUImagePseudoSourceValue11printCustomERNS_11raw_ostreamE" title='llvm::AMDGPUImagePseudoSourceValue::printCustom' data-ref="_ZNK4llvm28AMDGPUImagePseudoSourceValue11printCustomERNS_11raw_ostreamE" data-ref-filename="_ZNK4llvm28AMDGPUImagePseudoSourceValue11printCustomERNS_11raw_ostreamE">printCustom</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="752OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="752OS" data-ref-filename="752OS">OS</dfn>) <em>const</em> override { <a class="local col2 ref" href="#752OS" title='OS' data-ref="752OS" data-ref-filename="752OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ImageResource"</q>; }</td></tr>
<tr><th id="83">83</th><td>};</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUGWSResourcePseudoSourceValue" title='llvm::AMDGPUGWSResourcePseudoSourceValue' data-ref="llvm::AMDGPUGWSResourcePseudoSourceValue" data-ref-filename="llvm..AMDGPUGWSResourcePseudoSourceValue">AMDGPUGWSResourcePseudoSourceValue</dfn> final : <b>public</b> <a class="type" href="#llvm::AMDGPUPseudoSourceValue" title='llvm::AMDGPUPseudoSourceValue' data-ref="llvm::AMDGPUPseudoSourceValue" data-ref-filename="llvm..AMDGPUPseudoSourceValue">AMDGPUPseudoSourceValue</a> {</td></tr>
<tr><th id="86">86</th><td><b>public</b>:</td></tr>
<tr><th id="87">87</th><td>  <b>explicit</b> <dfn class="decl def fn" id="_ZN4llvm34AMDGPUGWSResourcePseudoSourceValueC1ERKNS_15TargetInstrInfoE" title='llvm::AMDGPUGWSResourcePseudoSourceValue::AMDGPUGWSResourcePseudoSourceValue' data-ref="_ZN4llvm34AMDGPUGWSResourcePseudoSourceValueC1ERKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm34AMDGPUGWSResourcePseudoSourceValueC1ERKNS_15TargetInstrInfoE">AMDGPUGWSResourcePseudoSourceValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col3 decl" id="753TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="753TII" data-ref-filename="753TII">TII</dfn>)</td></tr>
<tr><th id="88">88</th><td>      : <a class="type" href="#llvm::AMDGPUPseudoSourceValue" title='llvm::AMDGPUPseudoSourceValue' data-ref="llvm::AMDGPUPseudoSourceValue" data-ref-filename="llvm..AMDGPUPseudoSourceValue">AMDGPUPseudoSourceValue</a><a class="ref fn" href="#_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE" title='llvm::AMDGPUPseudoSourceValue::AMDGPUPseudoSourceValue' data-ref="_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm23AMDGPUPseudoSourceValueC1EjRKNS_15TargetInstrInfoE">(</a><a class="enum" href="#llvm::AMDGPUPseudoSourceValue::GWSResource" title='llvm::AMDGPUPseudoSourceValue::GWSResource' data-ref="llvm::AMDGPUPseudoSourceValue::GWSResource" data-ref-filename="llvm..AMDGPUPseudoSourceValue..GWSResource">GWSResource</a>, <a class="local col3 ref" href="#753TII" title='TII' data-ref="753TII" data-ref-filename="753TII">TII</a>) {}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm34AMDGPUGWSResourcePseudoSourceValue7classofEPKNS_17PseudoSourceValueE" title='llvm::AMDGPUGWSResourcePseudoSourceValue::classof' data-ref="_ZN4llvm34AMDGPUGWSResourcePseudoSourceValue7classofEPKNS_17PseudoSourceValueE" data-ref-filename="_ZN4llvm34AMDGPUGWSResourcePseudoSourceValue7classofEPKNS_17PseudoSourceValueE">classof</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col4 decl" id="754V" title='V' data-type='const llvm::PseudoSourceValue *' data-ref="754V" data-ref-filename="754V">V</dfn>) {</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <a class="local col4 ref" href="#754V" title='V' data-ref="754V" data-ref-filename="754V">V</a>-&gt;<a class="member fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue4kindEv" title='llvm::PseudoSourceValue::kind' data-ref="_ZNK4llvm17PseudoSourceValue4kindEv" data-ref-filename="_ZNK4llvm17PseudoSourceValue4kindEv">kind</a>() == <a class="enum" href="#llvm::AMDGPUPseudoSourceValue::GWSResource" title='llvm::AMDGPUPseudoSourceValue::GWSResource' data-ref="llvm::AMDGPUPseudoSourceValue::GWSResource" data-ref-filename="llvm..AMDGPUPseudoSourceValue..GWSResource">GWSResource</a>;</td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i>// These are inaccessible memory from IR.</i></td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm34AMDGPUGWSResourcePseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUGWSResourcePseudoSourceValue::isAliased' data-ref="_ZNK4llvm34AMDGPUGWSResourcePseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE" data-ref-filename="_ZNK4llvm34AMDGPUGWSResourcePseudoSourceValue9isAliasedEPKNS_16MachineFrameInfoE">isAliased</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <i>// These are inaccessible memory from IR.</i></td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm34AMDGPUGWSResourcePseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE" title='llvm::AMDGPUGWSResourcePseudoSourceValue::mayAlias' data-ref="_ZNK4llvm34AMDGPUGWSResourcePseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE" data-ref-filename="_ZNK4llvm34AMDGPUGWSResourcePseudoSourceValue8mayAliasEPKNS_16MachineFrameInfoE">mayAlias</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> *) <em>const</em> override {</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <dfn class="virtual decl def fn" id="_ZNK4llvm34AMDGPUGWSResourcePseudoSourceValue11printCustomERNS_11raw_ostreamE" title='llvm::AMDGPUGWSResourcePseudoSourceValue::printCustom' data-ref="_ZNK4llvm34AMDGPUGWSResourcePseudoSourceValue11printCustomERNS_11raw_ostreamE" data-ref-filename="_ZNK4llvm34AMDGPUGWSResourcePseudoSourceValue11printCustomERNS_11raw_ostreamE">printCustom</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="755OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="755OS" data-ref-filename="755OS">OS</dfn>) <em>const</em> override {</td></tr>
<tr><th id="105">105</th><td>    <a class="local col5 ref" href="#755OS" title='OS' data-ref="755OS" data-ref-filename="755OS">OS</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"GWSResource"</q>;</td></tr>
<tr><th id="106">106</th><td>  }</td></tr>
<tr><th id="107">107</th><td>};</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><b>namespace</b> <span class="namespace">yaml</span> {</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><b>struct</b> <dfn class="type def" id="llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</dfn> {</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</dfn>;</td></tr>
<tr><th id="113">113</th><td>  <b>union</b> {</td></tr>
<tr><th id="114">114</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a> <dfn class="decl field" id="llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</dfn>;</td></tr>
<tr><th id="115">115</th><td>    <em>unsigned</em> <dfn class="decl field" id="llvm::yaml::SIArgument::(anonymous)::StackOffset" title='llvm::yaml::SIArgument::(anonymous union)::StackOffset' data-ref="llvm::yaml::SIArgument::(anonymous)::StackOffset" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..StackOffset">StackOffset</dfn>;</td></tr>
<tr><th id="116">116</th><td>  };</td></tr>
<tr><th id="117">117</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl field" id="llvm::yaml::SIArgument::Mask" title='llvm::yaml::SIArgument::Mask' data-ref="llvm::yaml::SIArgument::Mask" data-ref-filename="llvm..yaml..SIArgument..Mask">Mask</dfn>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i>// Default constructor, which creates a stack argument.</i></td></tr>
<tr><th id="120">120</th><td>  <dfn class="decl def fn" id="_ZN4llvm4yaml10SIArgumentC1Ev" title='llvm::yaml::SIArgument::SIArgument' data-ref="_ZN4llvm4yaml10SIArgumentC1Ev" data-ref-filename="_ZN4llvm4yaml10SIArgumentC1Ev">SIArgument</dfn>() : <a class="member field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a>(<b>false</b>), <a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::StackOffset" title='llvm::yaml::SIArgument::(anonymous union)::StackOffset' data-ref="llvm::yaml::SIArgument::(anonymous)::StackOffset" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..StackOffset">StackOffset</a>(<var>0</var>) {}</td></tr>
<tr><th id="121">121</th><td>  <dfn class="decl def fn" id="_ZN4llvm4yaml10SIArgumentC1ERKS1_" title='llvm::yaml::SIArgument::SIArgument' data-ref="_ZN4llvm4yaml10SIArgumentC1ERKS1_" data-ref-filename="_ZN4llvm4yaml10SIArgumentC1ERKS1_">SIArgument</dfn>(<em>const</em> <a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a> &amp;<dfn class="local col6 decl" id="756Other" title='Other' data-type='const llvm::yaml::SIArgument &amp;' data-ref="756Other" data-ref-filename="756Other">Other</dfn>) {</td></tr>
<tr><th id="122">122</th><td>    <a class="member field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a> = <a class="local col6 ref" href="#756Other" title='Other' data-ref="756Other" data-ref-filename="756Other">Other</a>.<a class="member field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a>;</td></tr>
<tr><th id="123">123</th><td>    <b>if</b> (<a class="member field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a>) {</td></tr>
<tr><th id="124">124</th><td>      ::<b>new</b> ((<em>void</em> *)<span class="namespace">std::</span><span class='ref fn' title='std::addressof' data-ref="_ZSt9addressofRT_" data-ref-filename="_ZSt9addressofRT_">addressof</span>(<span class='refarg'><a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</a></span>))</td></tr>
<tr><th id="125">125</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a><a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#34" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1ERKS1_" data-ref-filename="_ZN4llvm4yaml11StringValueC1ERKS1_">(</a><a class="local col6 ref" href="#756Other" title='Other' data-ref="756Other" data-ref-filename="756Other">Other</a>.<a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</a>);</td></tr>
<tr><th id="126">126</th><td>    } <b>else</b></td></tr>
<tr><th id="127">127</th><td>      <a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::StackOffset" title='llvm::yaml::SIArgument::(anonymous union)::StackOffset' data-ref="llvm::yaml::SIArgument::(anonymous)::StackOffset" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..StackOffset">StackOffset</a> = <a class="local col6 ref" href="#756Other" title='Other' data-ref="756Other" data-ref-filename="756Other">Other</a>.<a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::StackOffset" title='llvm::yaml::SIArgument::(anonymous union)::StackOffset' data-ref="llvm::yaml::SIArgument::(anonymous)::StackOffset" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..StackOffset">StackOffset</a>;</td></tr>
<tr><th id="128">128</th><td>    <a class="member field" href="#llvm::yaml::SIArgument::Mask" title='llvm::yaml::SIArgument::Mask' data-ref="llvm::yaml::SIArgument::Mask" data-ref-filename="llvm..yaml..SIArgument..Mask">Mask</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSERKNS_8OptionalIT_EE" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalaSERKNS_8OptionalIT_EE">=</a> <a class="local col6 ref" href="#756Other" title='Other' data-ref="756Other" data-ref-filename="756Other">Other</a>.<a class="member field" href="#llvm::yaml::SIArgument::Mask" title='llvm::yaml::SIArgument::Mask' data-ref="llvm::yaml::SIArgument::Mask" data-ref-filename="llvm..yaml..SIArgument..Mask">Mask</a>;</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a> &amp;<dfn class="decl def fn" id="_ZN4llvm4yaml10SIArgumentaSERKS1_" title='llvm::yaml::SIArgument::operator=' data-ref="_ZN4llvm4yaml10SIArgumentaSERKS1_" data-ref-filename="_ZN4llvm4yaml10SIArgumentaSERKS1_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a> &amp;<dfn class="local col7 decl" id="757Other" title='Other' data-type='const llvm::yaml::SIArgument &amp;' data-ref="757Other" data-ref-filename="757Other">Other</dfn>) {</td></tr>
<tr><th id="131">131</th><td>    <a class="member field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a> = <a class="local col7 ref" href="#757Other" title='Other' data-ref="757Other" data-ref-filename="757Other">Other</a>.<a class="member field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a>;</td></tr>
<tr><th id="132">132</th><td>    <b>if</b> (<a class="member field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a>) {</td></tr>
<tr><th id="133">133</th><td>      ::<b>new</b> ((<em>void</em> *)<span class="namespace">std::</span><span class='ref fn' title='std::addressof' data-ref="_ZSt9addressofRT_" data-ref-filename="_ZSt9addressofRT_">addressof</span>(<span class='refarg'><a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</a></span>))</td></tr>
<tr><th id="134">134</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a><a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#34" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1ERKS1_" data-ref-filename="_ZN4llvm4yaml11StringValueC1ERKS1_">(</a><a class="local col7 ref" href="#757Other" title='Other' data-ref="757Other" data-ref-filename="757Other">Other</a>.<a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</a>);</td></tr>
<tr><th id="135">135</th><td>    } <b>else</b></td></tr>
<tr><th id="136">136</th><td>      <a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::StackOffset" title='llvm::yaml::SIArgument::(anonymous union)::StackOffset' data-ref="llvm::yaml::SIArgument::(anonymous)::StackOffset" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..StackOffset">StackOffset</a> = <a class="local col7 ref" href="#757Other" title='Other' data-ref="757Other" data-ref-filename="757Other">Other</a>.<a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::StackOffset" title='llvm::yaml::SIArgument::(anonymous union)::StackOffset' data-ref="llvm::yaml::SIArgument::(anonymous)::StackOffset" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..StackOffset">StackOffset</a>;</td></tr>
<tr><th id="137">137</th><td>    <a class="member field" href="#llvm::yaml::SIArgument::Mask" title='llvm::yaml::SIArgument::Mask' data-ref="llvm::yaml::SIArgument::Mask" data-ref-filename="llvm..yaml..SIArgument..Mask">Mask</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSERKNS_8OptionalIT_EE" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalaSERKNS_8OptionalIT_EE">=</a> <a class="local col7 ref" href="#757Other" title='Other' data-ref="757Other" data-ref-filename="757Other">Other</a>.<a class="member field" href="#llvm::yaml::SIArgument::Mask" title='llvm::yaml::SIArgument::Mask' data-ref="llvm::yaml::SIArgument::Mask" data-ref-filename="llvm..yaml..SIArgument..Mask">Mask</a>;</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="139">139</th><td>  }</td></tr>
<tr><th id="140">140</th><td>  <dfn class="decl def fn" id="_ZN4llvm4yaml10SIArgumentD1Ev" title='llvm::yaml::SIArgument::~SIArgument' data-ref="_ZN4llvm4yaml10SIArgumentD1Ev" data-ref-filename="_ZN4llvm4yaml10SIArgumentD1Ev">~SIArgument</dfn>() {</td></tr>
<tr><th id="141">141</th><td>    <b>if</b> (<a class="member field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a>)</td></tr>
<tr><th id="142">142</th><td>      <a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#34" title='llvm::yaml::StringValue::~StringValue' data-ref="_ZN4llvm4yaml11StringValueD1Ev" data-ref-filename="_ZN4llvm4yaml11StringValueD1Ev">~StringValue</a>();</td></tr>
<tr><th id="143">143</th><td>  }</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i>// Helper to create a register or stack argument.</i></td></tr>
<tr><th id="146">146</th><td>  <em>static</em> <b>inline</b> <a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a> <dfn class="decl def fn" id="_ZN4llvm4yaml10SIArgument14createArgumentEb" title='llvm::yaml::SIArgument::createArgument' data-ref="_ZN4llvm4yaml10SIArgument14createArgumentEb" data-ref-filename="_ZN4llvm4yaml10SIArgument14createArgumentEb">createArgument</dfn>(<em>bool</em> <dfn class="local col8 decl" id="758IsReg" title='IsReg' data-type='bool' data-ref="758IsReg" data-ref-filename="758IsReg">IsReg</dfn>) {</td></tr>
<tr><th id="147">147</th><td>    <b>if</b> (<a class="local col8 ref" href="#758IsReg" title='IsReg' data-ref="758IsReg" data-ref-filename="758IsReg">IsReg</a>)</td></tr>
<tr><th id="148">148</th><td>      <b>return</b> <a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a><a class="ref fn" href="#_ZN4llvm4yaml10SIArgumentC1Eb" title='llvm::yaml::SIArgument::SIArgument' data-ref="_ZN4llvm4yaml10SIArgumentC1Eb" data-ref-filename="_ZN4llvm4yaml10SIArgumentC1Eb">(</a><a class="local col8 ref" href="#758IsReg" title='IsReg' data-ref="758IsReg" data-ref-filename="758IsReg">IsReg</a>);</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a><a class="ref fn" href="#_ZN4llvm4yaml10SIArgumentC1Ev" title='llvm::yaml::SIArgument::SIArgument' data-ref="_ZN4llvm4yaml10SIArgumentC1Ev" data-ref-filename="_ZN4llvm4yaml10SIArgumentC1Ev">(</a>);</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><b>private</b>:</td></tr>
<tr><th id="153">153</th><td>  <i>// Construct a register argument.</i></td></tr>
<tr><th id="154">154</th><td>  <dfn class="decl def fn" id="_ZN4llvm4yaml10SIArgumentC1Eb" title='llvm::yaml::SIArgument::SIArgument' data-ref="_ZN4llvm4yaml10SIArgumentC1Eb" data-ref-filename="_ZN4llvm4yaml10SIArgumentC1Eb">SIArgument</dfn>(<em>bool</em>) : <a class="member field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a>(<b>true</b>), <a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</a><a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1Ev" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1Ev" data-ref-filename="_ZN4llvm4yaml11StringValueC1Ev">(</a>) {}</td></tr>
<tr><th id="155">155</th><td>};</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><b>template</b> &lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits" data-ref-filename="llvm..yaml..MappingTraits"><a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits" data-ref-filename="llvm..yaml..MappingTraits">MappingTraits</a></dfn>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; {</td></tr>
<tr><th id="158">158</th><td>  <em>static</em> <em>void</em> <dfn class="decl def fn" id="_ZN4llvm4yaml13MappingTraitsINS0_10SIArgumentEE7mappingERNS0_2IOERS2_" title='llvm::yaml::MappingTraits&lt;llvm::yaml::SIArgument&gt;::mapping' data-ref="_ZN4llvm4yaml13MappingTraitsINS0_10SIArgumentEE7mappingERNS0_2IOERS2_" data-ref-filename="_ZN4llvm4yaml13MappingTraitsINS0_10SIArgumentEE7mappingERNS0_2IOERS2_">mapping</dfn>(<a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::IO" title='llvm::yaml::IO' data-ref="llvm::yaml::IO" data-ref-filename="llvm..yaml..IO">IO</a> &amp;<dfn class="local col9 decl" id="759YamlIO" title='YamlIO' data-type='llvm::yaml::IO &amp;' data-ref="759YamlIO" data-ref-filename="759YamlIO">YamlIO</dfn>, <a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a> &amp;<dfn class="local col0 decl" id="760A" title='A' data-type='llvm::yaml::SIArgument &amp;' data-ref="760A" data-ref-filename="760A">A</dfn>) {</td></tr>
<tr><th id="159">159</th><td>    <b>if</b> (<a class="local col9 ref" href="#759YamlIO" title='YamlIO' data-ref="759YamlIO" data-ref-filename="759YamlIO">YamlIO</a>.<a class="virtual ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZNK4llvm4yaml2IO10outputtingEv" title='llvm::yaml::IO::outputting' data-ref="_ZNK4llvm4yaml2IO10outputtingEv" data-ref-filename="_ZNK4llvm4yaml2IO10outputtingEv">outputting</a>()) {</td></tr>
<tr><th id="160">160</th><td>      <b>if</b> (<a class="local col0 ref" href="#760A" title='A' data-ref="760A" data-ref-filename="760A">A</a>.<a class="ref field" href="#llvm::yaml::SIArgument::IsRegister" title='llvm::yaml::SIArgument::IsRegister' data-ref="llvm::yaml::SIArgument::IsRegister" data-ref-filename="llvm..yaml..SIArgument..IsRegister">IsRegister</a>)</td></tr>
<tr><th id="161">161</th><td>        <a class="local col9 ref" href="#759YamlIO" title='YamlIO' data-ref="759YamlIO" data-ref-filename="759YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapRequiredEPKcRT_" title='llvm::yaml::IO::mapRequired' data-ref="_ZN4llvm4yaml2IO11mapRequiredEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapRequiredEPKcRT_">mapRequired</a>(<q>"reg"</q>, <span class='refarg'><a class="local col0 ref" href="#760A" title='A' data-ref="760A" data-ref-filename="760A">A</a>.<a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</a></span>);</td></tr>
<tr><th id="162">162</th><td>      <b>else</b></td></tr>
<tr><th id="163">163</th><td>        <a class="local col9 ref" href="#759YamlIO" title='YamlIO' data-ref="759YamlIO" data-ref-filename="759YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapRequiredEPKcRT_" title='llvm::yaml::IO::mapRequired' data-ref="_ZN4llvm4yaml2IO11mapRequiredEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapRequiredEPKcRT_">mapRequired</a>(<q>"offset"</q>, <span class='refarg'><a class="local col0 ref" href="#760A" title='A' data-ref="760A" data-ref-filename="760A">A</a>.<a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::StackOffset" title='llvm::yaml::SIArgument::(anonymous union)::StackOffset' data-ref="llvm::yaml::SIArgument::(anonymous)::StackOffset" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..StackOffset">StackOffset</a></span>);</td></tr>
<tr><th id="164">164</th><td>    } <b>else</b> {</td></tr>
<tr><th id="165">165</th><td>      <em>auto</em> <dfn class="local col1 decl" id="761Keys" title='Keys' data-type='std::vector&lt;llvm::StringRef, std::allocator&lt;llvm::StringRef&gt; &gt;' data-ref="761Keys" data-ref-filename="761Keys">Keys</dfn> = <a class="local col9 ref" href="#759YamlIO" title='YamlIO' data-ref="759YamlIO" data-ref-filename="759YamlIO">YamlIO</a>.<a class="virtual ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO4keysEv" title='llvm::yaml::IO::keys' data-ref="_ZN4llvm4yaml2IO4keysEv" data-ref-filename="_ZN4llvm4yaml2IO4keysEv">keys</a>();</td></tr>
<tr><th id="166">166</th><td>      <b>if</b> (<a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_" data-ref-filename="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col1 ref" href="#761Keys" title='Keys' data-ref="761Keys" data-ref-filename="761Keys">Keys</a></span>, <q>"reg"</q>)) {</td></tr>
<tr><th id="167">167</th><td>        <a class="local col0 ref" href="#760A" title='A' data-ref="760A" data-ref-filename="760A">A</a> <a class="ref fn" href="#_ZN4llvm4yaml10SIArgumentaSERKS1_" title='llvm::yaml::SIArgument::operator=' data-ref="_ZN4llvm4yaml10SIArgumentaSERKS1_" data-ref-filename="_ZN4llvm4yaml10SIArgumentaSERKS1_">=</a> <a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>::<a class="ref fn" href="#_ZN4llvm4yaml10SIArgument14createArgumentEb" title='llvm::yaml::SIArgument::createArgument' data-ref="_ZN4llvm4yaml10SIArgument14createArgumentEb" data-ref-filename="_ZN4llvm4yaml10SIArgument14createArgumentEb">createArgument</a>(<b>true</b>);</td></tr>
<tr><th id="168">168</th><td>        <a class="local col9 ref" href="#759YamlIO" title='YamlIO' data-ref="759YamlIO" data-ref-filename="759YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapRequiredEPKcRT_" title='llvm::yaml::IO::mapRequired' data-ref="_ZN4llvm4yaml2IO11mapRequiredEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapRequiredEPKcRT_">mapRequired</a>(<q>"reg"</q>, <span class='refarg'><a class="local col0 ref" href="#760A" title='A' data-ref="760A" data-ref-filename="760A">A</a>.<a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::RegisterName" title='llvm::yaml::SIArgument::(anonymous union)::RegisterName' data-ref="llvm::yaml::SIArgument::(anonymous)::RegisterName" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..RegisterName">RegisterName</a></span>);</td></tr>
<tr><th id="169">169</th><td>      } <b>else</b> <b>if</b> (<a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_" data-ref-filename="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col1 ref" href="#761Keys" title='Keys' data-ref="761Keys" data-ref-filename="761Keys">Keys</a></span>, <q>"offset"</q>))</td></tr>
<tr><th id="170">170</th><td>        <a class="local col9 ref" href="#759YamlIO" title='YamlIO' data-ref="759YamlIO" data-ref-filename="759YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapRequiredEPKcRT_" title='llvm::yaml::IO::mapRequired' data-ref="_ZN4llvm4yaml2IO11mapRequiredEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapRequiredEPKcRT_">mapRequired</a>(<q>"offset"</q>, <span class='refarg'><a class="local col0 ref" href="#760A" title='A' data-ref="760A" data-ref-filename="760A">A</a>.<a class="ref field" href="#llvm::yaml::SIArgument::(anonymous)::StackOffset" title='llvm::yaml::SIArgument::(anonymous union)::StackOffset' data-ref="llvm::yaml::SIArgument::(anonymous)::StackOffset" data-ref-filename="llvm..yaml..SIArgument..(anonymous)..StackOffset">StackOffset</a></span>);</td></tr>
<tr><th id="171">171</th><td>      <b>else</b></td></tr>
<tr><th id="172">172</th><td>        <a class="local col9 ref" href="#759YamlIO" title='YamlIO' data-ref="759YamlIO" data-ref-filename="759YamlIO">YamlIO</a>.<a class="virtual ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO8setErrorERKNS_5TwineE" title='llvm::yaml::IO::setError' data-ref="_ZN4llvm4yaml2IO8setErrorERKNS_5TwineE" data-ref-filename="_ZN4llvm4yaml2IO8setErrorERKNS_5TwineE">setError</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"missing required key 'reg' or 'offset'"</q>);</td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td>    <a class="local col9 ref" href="#759YamlIO" title='YamlIO' data-ref="759YamlIO" data-ref-filename="759YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"mask"</q>, <span class='refarg'><a class="local col0 ref" href="#760A" title='A' data-ref="760A" data-ref-filename="760A">A</a>.<a class="ref field" href="#llvm::yaml::SIArgument::Mask" title='llvm::yaml::SIArgument::Mask' data-ref="llvm::yaml::SIArgument::Mask" data-ref-filename="llvm..yaml..SIArgument..Mask">Mask</a></span>);</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td>  <em>static</em> <em>const</em> <em>bool</em> <dfn class="decl" id="llvm::yaml::MappingTraits{llvm::yaml::SIArgument}::flow" title='llvm::yaml::MappingTraits&lt;llvm::yaml::SIArgument&gt;::flow' data-ref="llvm::yaml::MappingTraits{llvm::yaml::SIArgument}::flow" data-ref-filename="llvm..yaml..MappingTraits{llvm..yaml..SIArgument}..flow">flow</dfn> = <b>true</b>;</td></tr>
<tr><th id="177">177</th><td>};</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><b>struct</b> <dfn class="type def" id="llvm::yaml::SIArgumentInfo" title='llvm::yaml::SIArgumentInfo' data-ref="llvm::yaml::SIArgumentInfo" data-ref-filename="llvm..yaml..SIArgumentInfo">SIArgumentInfo</dfn> {</td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer" title='llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer' data-ref="llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer" data-ref-filename="llvm..yaml..SIArgumentInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</dfn>;</td></tr>
<tr><th id="181">181</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::DispatchPtr" title='llvm::yaml::SIArgumentInfo::DispatchPtr' data-ref="llvm::yaml::SIArgumentInfo::DispatchPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..DispatchPtr">DispatchPtr</dfn>;</td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::QueuePtr" title='llvm::yaml::SIArgumentInfo::QueuePtr' data-ref="llvm::yaml::SIArgumentInfo::QueuePtr" data-ref-filename="llvm..yaml..SIArgumentInfo..QueuePtr">QueuePtr</dfn>;</td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::KernargSegmentPtr" title='llvm::yaml::SIArgumentInfo::KernargSegmentPtr' data-ref="llvm::yaml::SIArgumentInfo::KernargSegmentPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..KernargSegmentPtr">KernargSegmentPtr</dfn>;</td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::DispatchID" title='llvm::yaml::SIArgumentInfo::DispatchID' data-ref="llvm::yaml::SIArgumentInfo::DispatchID" data-ref-filename="llvm..yaml..SIArgumentInfo..DispatchID">DispatchID</dfn>;</td></tr>
<tr><th id="185">185</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::FlatScratchInit" title='llvm::yaml::SIArgumentInfo::FlatScratchInit' data-ref="llvm::yaml::SIArgumentInfo::FlatScratchInit" data-ref-filename="llvm..yaml..SIArgumentInfo..FlatScratchInit">FlatScratchInit</dfn>;</td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::PrivateSegmentSize" title='llvm::yaml::SIArgumentInfo::PrivateSegmentSize' data-ref="llvm::yaml::SIArgumentInfo::PrivateSegmentSize" data-ref-filename="llvm..yaml..SIArgumentInfo..PrivateSegmentSize">PrivateSegmentSize</dfn>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::WorkGroupIDX" title='llvm::yaml::SIArgumentInfo::WorkGroupIDX' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupIDX" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupIDX">WorkGroupIDX</dfn>;</td></tr>
<tr><th id="189">189</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::WorkGroupIDY" title='llvm::yaml::SIArgumentInfo::WorkGroupIDY' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupIDY" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupIDY">WorkGroupIDY</dfn>;</td></tr>
<tr><th id="190">190</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::WorkGroupIDZ" title='llvm::yaml::SIArgumentInfo::WorkGroupIDZ' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupIDZ" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupIDZ">WorkGroupIDZ</dfn>;</td></tr>
<tr><th id="191">191</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::WorkGroupInfo" title='llvm::yaml::SIArgumentInfo::WorkGroupInfo' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupInfo" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupInfo">WorkGroupInfo</dfn>;</td></tr>
<tr><th id="192">192</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset" title='llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..yaml..SIArgumentInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</dfn>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::ImplicitArgPtr" title='llvm::yaml::SIArgumentInfo::ImplicitArgPtr' data-ref="llvm::yaml::SIArgumentInfo::ImplicitArgPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..ImplicitArgPtr">ImplicitArgPtr</dfn>;</td></tr>
<tr><th id="195">195</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::ImplicitBufferPtr" title='llvm::yaml::SIArgumentInfo::ImplicitBufferPtr' data-ref="llvm::yaml::SIArgumentInfo::ImplicitBufferPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..ImplicitBufferPtr">ImplicitBufferPtr</dfn>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::WorkItemIDX" title='llvm::yaml::SIArgumentInfo::WorkItemIDX' data-ref="llvm::yaml::SIArgumentInfo::WorkItemIDX" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkItemIDX">WorkItemIDX</dfn>;</td></tr>
<tr><th id="198">198</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::WorkItemIDY" title='llvm::yaml::SIArgumentInfo::WorkItemIDY' data-ref="llvm::yaml::SIArgumentInfo::WorkItemIDY" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkItemIDY">WorkItemIDY</dfn>;</td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgument" title='llvm::yaml::SIArgument' data-ref="llvm::yaml::SIArgument" data-ref-filename="llvm..yaml..SIArgument">SIArgument</a>&gt; <dfn class="decl field" id="llvm::yaml::SIArgumentInfo::WorkItemIDZ" title='llvm::yaml::SIArgumentInfo::WorkItemIDZ' data-ref="llvm::yaml::SIArgumentInfo::WorkItemIDZ" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkItemIDZ">WorkItemIDZ</dfn>;</td></tr>
<tr><th id="200">200</th><td>};</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><b>template</b> &lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits" data-ref-filename="llvm..yaml..MappingTraits"><a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits" data-ref-filename="llvm..yaml..MappingTraits">MappingTraits</a></dfn>&lt;<a class="type" href="#llvm::yaml::SIArgumentInfo" title='llvm::yaml::SIArgumentInfo' data-ref="llvm::yaml::SIArgumentInfo" data-ref-filename="llvm..yaml..SIArgumentInfo">SIArgumentInfo</a>&gt; {</td></tr>
<tr><th id="203">203</th><td>  <em>static</em> <em>void</em> <dfn class="decl def fn" id="_ZN4llvm4yaml13MappingTraitsINS0_14SIArgumentInfoEE7mappingERNS0_2IOERS2_" title='llvm::yaml::MappingTraits&lt;llvm::yaml::SIArgumentInfo&gt;::mapping' data-ref="_ZN4llvm4yaml13MappingTraitsINS0_14SIArgumentInfoEE7mappingERNS0_2IOERS2_" data-ref-filename="_ZN4llvm4yaml13MappingTraitsINS0_14SIArgumentInfoEE7mappingERNS0_2IOERS2_">mapping</dfn>(<a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::IO" title='llvm::yaml::IO' data-ref="llvm::yaml::IO" data-ref-filename="llvm..yaml..IO">IO</a> &amp;<dfn class="local col2 decl" id="762YamlIO" title='YamlIO' data-type='llvm::yaml::IO &amp;' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</dfn>, <a class="type" href="#llvm::yaml::SIArgumentInfo" title='llvm::yaml::SIArgumentInfo' data-ref="llvm::yaml::SIArgumentInfo" data-ref-filename="llvm..yaml..SIArgumentInfo">SIArgumentInfo</a> &amp;<dfn class="local col3 decl" id="763AI" title='AI' data-type='llvm::yaml::SIArgumentInfo &amp;' data-ref="763AI" data-ref-filename="763AI">AI</dfn>) {</td></tr>
<tr><th id="204">204</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"privateSegmentBuffer"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer" title='llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer' data-ref="llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer" data-ref-filename="llvm..yaml..SIArgumentInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</a></span>);</td></tr>
<tr><th id="205">205</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"dispatchPtr"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::DispatchPtr" title='llvm::yaml::SIArgumentInfo::DispatchPtr' data-ref="llvm::yaml::SIArgumentInfo::DispatchPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..DispatchPtr">DispatchPtr</a></span>);</td></tr>
<tr><th id="206">206</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"queuePtr"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::QueuePtr" title='llvm::yaml::SIArgumentInfo::QueuePtr' data-ref="llvm::yaml::SIArgumentInfo::QueuePtr" data-ref-filename="llvm..yaml..SIArgumentInfo..QueuePtr">QueuePtr</a></span>);</td></tr>
<tr><th id="207">207</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"kernargSegmentPtr"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::KernargSegmentPtr" title='llvm::yaml::SIArgumentInfo::KernargSegmentPtr' data-ref="llvm::yaml::SIArgumentInfo::KernargSegmentPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..KernargSegmentPtr">KernargSegmentPtr</a></span>);</td></tr>
<tr><th id="208">208</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"dispatchID"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::DispatchID" title='llvm::yaml::SIArgumentInfo::DispatchID' data-ref="llvm::yaml::SIArgumentInfo::DispatchID" data-ref-filename="llvm..yaml..SIArgumentInfo..DispatchID">DispatchID</a></span>);</td></tr>
<tr><th id="209">209</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"flatScratchInit"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::FlatScratchInit" title='llvm::yaml::SIArgumentInfo::FlatScratchInit' data-ref="llvm::yaml::SIArgumentInfo::FlatScratchInit" data-ref-filename="llvm..yaml..SIArgumentInfo..FlatScratchInit">FlatScratchInit</a></span>);</td></tr>
<tr><th id="210">210</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"privateSegmentSize"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::PrivateSegmentSize" title='llvm::yaml::SIArgumentInfo::PrivateSegmentSize' data-ref="llvm::yaml::SIArgumentInfo::PrivateSegmentSize" data-ref-filename="llvm..yaml..SIArgumentInfo..PrivateSegmentSize">PrivateSegmentSize</a></span>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"workGroupIDX"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::WorkGroupIDX" title='llvm::yaml::SIArgumentInfo::WorkGroupIDX' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupIDX" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupIDX">WorkGroupIDX</a></span>);</td></tr>
<tr><th id="213">213</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"workGroupIDY"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::WorkGroupIDY" title='llvm::yaml::SIArgumentInfo::WorkGroupIDY' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupIDY" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupIDY">WorkGroupIDY</a></span>);</td></tr>
<tr><th id="214">214</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"workGroupIDZ"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::WorkGroupIDZ" title='llvm::yaml::SIArgumentInfo::WorkGroupIDZ' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupIDZ" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupIDZ">WorkGroupIDZ</a></span>);</td></tr>
<tr><th id="215">215</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"workGroupInfo"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::WorkGroupInfo" title='llvm::yaml::SIArgumentInfo::WorkGroupInfo' data-ref="llvm::yaml::SIArgumentInfo::WorkGroupInfo" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkGroupInfo">WorkGroupInfo</a></span>);</td></tr>
<tr><th id="216">216</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"privateSegmentWaveByteOffset"</q>,</td></tr>
<tr><th id="217">217</th><td>                       <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset" title='llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..yaml..SIArgumentInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a></span>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"implicitArgPtr"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::ImplicitArgPtr" title='llvm::yaml::SIArgumentInfo::ImplicitArgPtr' data-ref="llvm::yaml::SIArgumentInfo::ImplicitArgPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..ImplicitArgPtr">ImplicitArgPtr</a></span>);</td></tr>
<tr><th id="220">220</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"implicitBufferPtr"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::ImplicitBufferPtr" title='llvm::yaml::SIArgumentInfo::ImplicitBufferPtr' data-ref="llvm::yaml::SIArgumentInfo::ImplicitBufferPtr" data-ref-filename="llvm..yaml..SIArgumentInfo..ImplicitBufferPtr">ImplicitBufferPtr</a></span>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"workItemIDX"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::WorkItemIDX" title='llvm::yaml::SIArgumentInfo::WorkItemIDX' data-ref="llvm::yaml::SIArgumentInfo::WorkItemIDX" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkItemIDX">WorkItemIDX</a></span>);</td></tr>
<tr><th id="223">223</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"workItemIDY"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::WorkItemIDY" title='llvm::yaml::SIArgumentInfo::WorkItemIDY' data-ref="llvm::yaml::SIArgumentInfo::WorkItemIDY" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkItemIDY">WorkItemIDY</a></span>);</td></tr>
<tr><th id="224">224</th><td>    <a class="local col2 ref" href="#762YamlIO" title='YamlIO' data-ref="762YamlIO" data-ref-filename="762YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"workItemIDZ"</q>, <span class='refarg'><a class="local col3 ref" href="#763AI" title='AI' data-ref="763AI" data-ref-filename="763AI">AI</a>.<a class="ref field" href="#llvm::yaml::SIArgumentInfo::WorkItemIDZ" title='llvm::yaml::SIArgumentInfo::WorkItemIDZ' data-ref="llvm::yaml::SIArgumentInfo::WorkItemIDZ" data-ref-filename="llvm..yaml..SIArgumentInfo..WorkItemIDZ">WorkItemIDZ</a></span>);</td></tr>
<tr><th id="225">225</th><td>  }</td></tr>
<tr><th id="226">226</th><td>};</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>// Default to default mode for default calling convention.</i></td></tr>
<tr><th id="229">229</th><td><b>struct</b> <dfn class="type def" id="llvm::yaml::SIMode" title='llvm::yaml::SIMode' data-ref="llvm::yaml::SIMode" data-ref-filename="llvm..yaml..SIMode">SIMode</dfn> {</td></tr>
<tr><th id="230">230</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMode::IEEE" title='llvm::yaml::SIMode::IEEE' data-ref="llvm::yaml::SIMode::IEEE" data-ref-filename="llvm..yaml..SIMode..IEEE">IEEE</dfn> = <b>true</b>;</td></tr>
<tr><th id="231">231</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMode::DX10Clamp" title='llvm::yaml::SIMode::DX10Clamp' data-ref="llvm::yaml::SIMode::DX10Clamp" data-ref-filename="llvm..yaml..SIMode..DX10Clamp">DX10Clamp</dfn> = <b>true</b>;</td></tr>
<tr><th id="232">232</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMode::FP32InputDenormals" title='llvm::yaml::SIMode::FP32InputDenormals' data-ref="llvm::yaml::SIMode::FP32InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32InputDenormals">FP32InputDenormals</dfn> = <b>true</b>;</td></tr>
<tr><th id="233">233</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMode::FP32OutputDenormals" title='llvm::yaml::SIMode::FP32OutputDenormals' data-ref="llvm::yaml::SIMode::FP32OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32OutputDenormals">FP32OutputDenormals</dfn> = <b>true</b>;</td></tr>
<tr><th id="234">234</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMode::FP64FP16InputDenormals" title='llvm::yaml::SIMode::FP64FP16InputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16InputDenormals">FP64FP16InputDenormals</dfn> = <b>true</b>;</td></tr>
<tr><th id="235">235</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMode::FP64FP16OutputDenormals" title='llvm::yaml::SIMode::FP64FP16OutputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16OutputDenormals">FP64FP16OutputDenormals</dfn> = <b>true</b>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <dfn class="decl def fn" id="_ZN4llvm4yaml6SIModeC1Ev" title='llvm::yaml::SIMode::SIMode' data-ref="_ZN4llvm4yaml6SIModeC1Ev" data-ref-filename="_ZN4llvm4yaml6SIModeC1Ev">SIMode</dfn>() = <b>default</b>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <dfn class="decl def fn" id="_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE" title='llvm::yaml::SIMode::SIMode' data-ref="_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE" data-ref-filename="_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE">SIMode</dfn>(<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults">SIModeRegisterDefaults</a> &amp;<dfn class="local col4 decl" id="764Mode" title='Mode' data-type='const AMDGPU::SIModeRegisterDefaults &amp;' data-ref="764Mode" data-ref-filename="764Mode">Mode</dfn>) {</td></tr>
<tr><th id="240">240</th><td>    <a class="member field" href="#llvm::yaml::SIMode::IEEE" title='llvm::yaml::SIMode::IEEE' data-ref="llvm::yaml::SIMode::IEEE" data-ref-filename="llvm..yaml..SIMode..IEEE">IEEE</a> = <a class="local col4 ref" href="#764Mode" title='Mode' data-ref="764Mode" data-ref-filename="764Mode">Mode</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a>;</td></tr>
<tr><th id="241">241</th><td>    <a class="member field" href="#llvm::yaml::SIMode::DX10Clamp" title='llvm::yaml::SIMode::DX10Clamp' data-ref="llvm::yaml::SIMode::DX10Clamp" data-ref-filename="llvm..yaml..SIMode..DX10Clamp">DX10Clamp</a> = <a class="local col4 ref" href="#764Mode" title='Mode' data-ref="764Mode" data-ref-filename="764Mode">Mode</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..DX10Clamp">DX10Clamp</a>;</td></tr>
<tr><th id="242">242</th><td>    <a class="member field" href="#llvm::yaml::SIMode::FP32InputDenormals" title='llvm::yaml::SIMode::FP32InputDenormals' data-ref="llvm::yaml::SIMode::FP32InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32InputDenormals">FP32InputDenormals</a> = <a class="local col4 ref" href="#764Mode" title='Mode' data-ref="764Mode" data-ref-filename="764Mode">Mode</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32InputDenormals">FP32InputDenormals</a>;</td></tr>
<tr><th id="243">243</th><td>    <a class="member field" href="#llvm::yaml::SIMode::FP32OutputDenormals" title='llvm::yaml::SIMode::FP32OutputDenormals' data-ref="llvm::yaml::SIMode::FP32OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32OutputDenormals">FP32OutputDenormals</a> = <a class="local col4 ref" href="#764Mode" title='Mode' data-ref="764Mode" data-ref-filename="764Mode">Mode</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP32OutputDenormals">FP32OutputDenormals</a>;</td></tr>
<tr><th id="244">244</th><td>    <a class="member field" href="#llvm::yaml::SIMode::FP64FP16InputDenormals" title='llvm::yaml::SIMode::FP64FP16InputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16InputDenormals">FP64FP16InputDenormals</a> = <a class="local col4 ref" href="#764Mode" title='Mode' data-ref="764Mode" data-ref-filename="764Mode">Mode</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16InputDenormals">FP64FP16InputDenormals</a>;</td></tr>
<tr><th id="245">245</th><td>    <a class="member field" href="#llvm::yaml::SIMode::FP64FP16OutputDenormals" title='llvm::yaml::SIMode::FP64FP16OutputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a> = <a class="local col4 ref" href="#764Mode" title='Mode' data-ref="764Mode" data-ref-filename="764Mode">Mode</a>.<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" title='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a>;</td></tr>
<tr><th id="246">246</th><td>  }</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm4yaml6SIModeeqES1_" title='llvm::yaml::SIMode::operator==' data-ref="_ZNK4llvm4yaml6SIModeeqES1_" data-ref-filename="_ZNK4llvm4yaml6SIModeeqES1_"><b>operator</b> ==</dfn>(<em>const</em> <a class="type" href="#llvm::yaml::SIMode" title='llvm::yaml::SIMode' data-ref="llvm::yaml::SIMode" data-ref-filename="llvm..yaml..SIMode">SIMode</a> <dfn class="local col5 decl" id="765Other" title='Other' data-type='const llvm::yaml::SIMode' data-ref="765Other" data-ref-filename="765Other">Other</dfn>) <em>const</em> {</td></tr>
<tr><th id="249">249</th><td>    <b>return</b> <a class="member field" href="#llvm::yaml::SIMode::IEEE" title='llvm::yaml::SIMode::IEEE' data-ref="llvm::yaml::SIMode::IEEE" data-ref-filename="llvm..yaml..SIMode..IEEE">IEEE</a> == <a class="local col5 ref" href="#765Other" title='Other' data-ref="765Other" data-ref-filename="765Other">Other</a>.<a class="member field" href="#llvm::yaml::SIMode::IEEE" title='llvm::yaml::SIMode::IEEE' data-ref="llvm::yaml::SIMode::IEEE" data-ref-filename="llvm..yaml..SIMode..IEEE">IEEE</a> &amp;&amp;</td></tr>
<tr><th id="250">250</th><td>           <a class="member field" href="#llvm::yaml::SIMode::DX10Clamp" title='llvm::yaml::SIMode::DX10Clamp' data-ref="llvm::yaml::SIMode::DX10Clamp" data-ref-filename="llvm..yaml..SIMode..DX10Clamp">DX10Clamp</a> == <a class="local col5 ref" href="#765Other" title='Other' data-ref="765Other" data-ref-filename="765Other">Other</a>.<a class="member field" href="#llvm::yaml::SIMode::DX10Clamp" title='llvm::yaml::SIMode::DX10Clamp' data-ref="llvm::yaml::SIMode::DX10Clamp" data-ref-filename="llvm..yaml..SIMode..DX10Clamp">DX10Clamp</a> &amp;&amp;</td></tr>
<tr><th id="251">251</th><td>           <a class="member field" href="#llvm::yaml::SIMode::FP32InputDenormals" title='llvm::yaml::SIMode::FP32InputDenormals' data-ref="llvm::yaml::SIMode::FP32InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32InputDenormals">FP32InputDenormals</a> == <a class="local col5 ref" href="#765Other" title='Other' data-ref="765Other" data-ref-filename="765Other">Other</a>.<a class="member field" href="#llvm::yaml::SIMode::FP32InputDenormals" title='llvm::yaml::SIMode::FP32InputDenormals' data-ref="llvm::yaml::SIMode::FP32InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32InputDenormals">FP32InputDenormals</a> &amp;&amp;</td></tr>
<tr><th id="252">252</th><td>           <a class="member field" href="#llvm::yaml::SIMode::FP32OutputDenormals" title='llvm::yaml::SIMode::FP32OutputDenormals' data-ref="llvm::yaml::SIMode::FP32OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32OutputDenormals">FP32OutputDenormals</a> == <a class="local col5 ref" href="#765Other" title='Other' data-ref="765Other" data-ref-filename="765Other">Other</a>.<a class="member field" href="#llvm::yaml::SIMode::FP32OutputDenormals" title='llvm::yaml::SIMode::FP32OutputDenormals' data-ref="llvm::yaml::SIMode::FP32OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32OutputDenormals">FP32OutputDenormals</a> &amp;&amp;</td></tr>
<tr><th id="253">253</th><td>           <a class="member field" href="#llvm::yaml::SIMode::FP64FP16InputDenormals" title='llvm::yaml::SIMode::FP64FP16InputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16InputDenormals">FP64FP16InputDenormals</a> == <a class="local col5 ref" href="#765Other" title='Other' data-ref="765Other" data-ref-filename="765Other">Other</a>.<a class="member field" href="#llvm::yaml::SIMode::FP64FP16InputDenormals" title='llvm::yaml::SIMode::FP64FP16InputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16InputDenormals">FP64FP16InputDenormals</a> &amp;&amp;</td></tr>
<tr><th id="254">254</th><td>           <a class="member field" href="#llvm::yaml::SIMode::FP64FP16OutputDenormals" title='llvm::yaml::SIMode::FP64FP16OutputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a> == <a class="local col5 ref" href="#765Other" title='Other' data-ref="765Other" data-ref-filename="765Other">Other</a>.<a class="member field" href="#llvm::yaml::SIMode::FP64FP16OutputDenormals" title='llvm::yaml::SIMode::FP64FP16OutputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a>;</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td>};</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><b>template</b> &lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits" data-ref-filename="llvm..yaml..MappingTraits"><a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits" data-ref-filename="llvm..yaml..MappingTraits">MappingTraits</a></dfn>&lt;<a class="type" href="#llvm::yaml::SIMode" title='llvm::yaml::SIMode' data-ref="llvm::yaml::SIMode" data-ref-filename="llvm..yaml..SIMode">SIMode</a>&gt; {</td></tr>
<tr><th id="259">259</th><td>  <em>static</em> <em>void</em> <dfn class="decl def fn" id="_ZN4llvm4yaml13MappingTraitsINS0_6SIModeEE7mappingERNS0_2IOERS2_" title='llvm::yaml::MappingTraits&lt;llvm::yaml::SIMode&gt;::mapping' data-ref="_ZN4llvm4yaml13MappingTraitsINS0_6SIModeEE7mappingERNS0_2IOERS2_" data-ref-filename="_ZN4llvm4yaml13MappingTraitsINS0_6SIModeEE7mappingERNS0_2IOERS2_">mapping</dfn>(<a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::IO" title='llvm::yaml::IO' data-ref="llvm::yaml::IO" data-ref-filename="llvm..yaml..IO">IO</a> &amp;<dfn class="local col6 decl" id="766YamlIO" title='YamlIO' data-type='llvm::yaml::IO &amp;' data-ref="766YamlIO" data-ref-filename="766YamlIO">YamlIO</dfn>, <a class="type" href="#llvm::yaml::SIMode" title='llvm::yaml::SIMode' data-ref="llvm::yaml::SIMode" data-ref-filename="llvm..yaml..SIMode">SIMode</a> &amp;<dfn class="local col7 decl" id="767Mode" title='Mode' data-type='llvm::yaml::SIMode &amp;' data-ref="767Mode" data-ref-filename="767Mode">Mode</dfn>) {</td></tr>
<tr><th id="260">260</th><td>    <a class="local col6 ref" href="#766YamlIO" title='YamlIO' data-ref="766YamlIO" data-ref-filename="766YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"ieee"</q>, <span class='refarg'><a class="local col7 ref" href="#767Mode" title='Mode' data-ref="767Mode" data-ref-filename="767Mode">Mode</a>.<a class="ref field" href="#llvm::yaml::SIMode::IEEE" title='llvm::yaml::SIMode::IEEE' data-ref="llvm::yaml::SIMode::IEEE" data-ref-filename="llvm..yaml..SIMode..IEEE">IEEE</a></span>, <b>true</b>);</td></tr>
<tr><th id="261">261</th><td>    <a class="local col6 ref" href="#766YamlIO" title='YamlIO' data-ref="766YamlIO" data-ref-filename="766YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"dx10-clamp"</q>, <span class='refarg'><a class="local col7 ref" href="#767Mode" title='Mode' data-ref="767Mode" data-ref-filename="767Mode">Mode</a>.<a class="ref field" href="#llvm::yaml::SIMode::DX10Clamp" title='llvm::yaml::SIMode::DX10Clamp' data-ref="llvm::yaml::SIMode::DX10Clamp" data-ref-filename="llvm..yaml..SIMode..DX10Clamp">DX10Clamp</a></span>, <b>true</b>);</td></tr>
<tr><th id="262">262</th><td>    <a class="local col6 ref" href="#766YamlIO" title='YamlIO' data-ref="766YamlIO" data-ref-filename="766YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"fp32-input-denormals"</q>, <span class='refarg'><a class="local col7 ref" href="#767Mode" title='Mode' data-ref="767Mode" data-ref-filename="767Mode">Mode</a>.<a class="ref field" href="#llvm::yaml::SIMode::FP32InputDenormals" title='llvm::yaml::SIMode::FP32InputDenormals' data-ref="llvm::yaml::SIMode::FP32InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32InputDenormals">FP32InputDenormals</a></span>, <b>true</b>);</td></tr>
<tr><th id="263">263</th><td>    <a class="local col6 ref" href="#766YamlIO" title='YamlIO' data-ref="766YamlIO" data-ref-filename="766YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"fp32-output-denormals"</q>, <span class='refarg'><a class="local col7 ref" href="#767Mode" title='Mode' data-ref="767Mode" data-ref-filename="767Mode">Mode</a>.<a class="ref field" href="#llvm::yaml::SIMode::FP32OutputDenormals" title='llvm::yaml::SIMode::FP32OutputDenormals' data-ref="llvm::yaml::SIMode::FP32OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP32OutputDenormals">FP32OutputDenormals</a></span>, <b>true</b>);</td></tr>
<tr><th id="264">264</th><td>    <a class="local col6 ref" href="#766YamlIO" title='YamlIO' data-ref="766YamlIO" data-ref-filename="766YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"fp64-fp16-input-denormals"</q>, <span class='refarg'><a class="local col7 ref" href="#767Mode" title='Mode' data-ref="767Mode" data-ref-filename="767Mode">Mode</a>.<a class="ref field" href="#llvm::yaml::SIMode::FP64FP16InputDenormals" title='llvm::yaml::SIMode::FP64FP16InputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16InputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16InputDenormals">FP64FP16InputDenormals</a></span>, <b>true</b>);</td></tr>
<tr><th id="265">265</th><td>    <a class="local col6 ref" href="#766YamlIO" title='YamlIO' data-ref="766YamlIO" data-ref-filename="766YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"fp64-fp16-output-denormals"</q>, <span class='refarg'><a class="local col7 ref" href="#767Mode" title='Mode' data-ref="767Mode" data-ref-filename="767Mode">Mode</a>.<a class="ref field" href="#llvm::yaml::SIMode::FP64FP16OutputDenormals" title='llvm::yaml::SIMode::FP64FP16OutputDenormals' data-ref="llvm::yaml::SIMode::FP64FP16OutputDenormals" data-ref-filename="llvm..yaml..SIMode..FP64FP16OutputDenormals">FP64FP16OutputDenormals</a></span>, <b>true</b>);</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td>};</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><b>struct</b> <dfn class="type def" id="llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo">SIMachineFunctionInfo</dfn> final : <b>public</b> <span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::MachineFunctionInfo" title='llvm::yaml::MachineFunctionInfo' data-ref="llvm::yaml::MachineFunctionInfo" data-ref-filename="llvm..yaml..MachineFunctionInfo">MachineFunctionInfo</a> {</td></tr>
<tr><th id="270">270</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" title='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' data-ref="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ExplicitKernArgSize">ExplicitKernArgSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="271">271</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" title='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..MaxKernArgAlign">MaxKernArgAlign</dfn> = <var>0</var>;</td></tr>
<tr><th id="272">272</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::LDSSize" title='llvm::yaml::SIMachineFunctionInfo::LDSSize' data-ref="llvm::yaml::SIMachineFunctionInfo::LDSSize" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..LDSSize">LDSSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="273">273</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::DynLDSAlign" title='llvm::yaml::SIMachineFunctionInfo::DynLDSAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::DynLDSAlign" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..DynLDSAlign">DynLDSAlign</dfn>;</td></tr>
<tr><th id="274">274</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" title='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' data-ref="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..IsEntryFunction">IsEntryFunction</dfn> = <b>false</b>;</td></tr>
<tr><th id="275">275</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" title='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' data-ref="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..NoSignedZerosFPMath">NoSignedZerosFPMath</dfn> = <b>false</b>;</td></tr>
<tr><th id="276">276</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::MemoryBound" title='llvm::yaml::SIMachineFunctionInfo::MemoryBound' data-ref="llvm::yaml::SIMachineFunctionInfo::MemoryBound" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..MemoryBound">MemoryBound</dfn> = <b>false</b>;</td></tr>
<tr><th id="277">277</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::WaveLimiter" title='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' data-ref="llvm::yaml::SIMachineFunctionInfo::WaveLimiter" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..WaveLimiter">WaveLimiter</dfn> = <b>false</b>;</td></tr>
<tr><th id="278">278</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HasSpilledSGPRs">HasSpilledSGPRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="279">279</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HasSpilledVGPRs">HasSpilledVGPRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="280">280</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HighBitsOf32BitAddress">HighBitsOf32BitAddress</dfn> = <var>0</var>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i>// TODO: 10 may be a better default since it's the maximum.</i></td></tr>
<tr><th id="283">283</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::Occupancy" title='llvm::yaml::SIMachineFunctionInfo::Occupancy' data-ref="llvm::yaml::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..Occupancy">Occupancy</dfn> = <var>0</var>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ScratchRSrcReg">ScratchRSrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc" data-ref-filename="_ZN4llvm4yaml11StringValueC1EPKc"></a><q>"$private_rsrc_reg"</q>;</td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..FrameOffsetReg">FrameOffsetReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc" data-ref-filename="_ZN4llvm4yaml11StringValueC1EPKc"></a><q>"$fp_reg"</q>;</td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..StackPtrOffsetReg">StackPtrOffsetReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc" data-ref-filename="_ZN4llvm4yaml11StringValueC1EPKc"></a><q>"$sp_reg"</q>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::yaml::SIArgumentInfo" title='llvm::yaml::SIArgumentInfo' data-ref="llvm::yaml::SIArgumentInfo" data-ref-filename="llvm..yaml..SIArgumentInfo">SIArgumentInfo</a>&gt; <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::ArgInfo" title='llvm::yaml::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::yaml::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ArgInfo">ArgInfo</dfn>;</td></tr>
<tr><th id="290">290</th><td>  <a class="type" href="#llvm::yaml::SIMode" title='llvm::yaml::SIMode' data-ref="llvm::yaml::SIMode" data-ref-filename="llvm..yaml..SIMode">SIMode</a> <dfn class="decl field" id="llvm::yaml::SIMachineFunctionInfo::Mode" title='llvm::yaml::SIMachineFunctionInfo::Mode' data-ref="llvm::yaml::SIMachineFunctionInfo::Mode" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..Mode">Mode</dfn>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <dfn class="decl def fn" id="_ZN4llvm4yaml21SIMachineFunctionInfoC1Ev" title='llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoC1Ev" data-ref-filename="_ZN4llvm4yaml21SIMachineFunctionInfoC1Ev">SIMachineFunctionInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="293">293</th><td>  <dfn class="decl fn" id="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE" title='llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE">SIMachineFunctionInfo</dfn>(<em>const</em> <span class="namespace">llvm::</span><a class="type" href="#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;,</td></tr>
<tr><th id="294">294</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="768TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="768TRI" data-ref-filename="768TRI">TRI</dfn>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE" title='llvm::yaml::SIMachineFunctionInfo::mappingImpl' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE" data-ref-filename="_ZN4llvm4yaml21SIMachineFunctionInfo11mappingImplERNS0_2IOE">mappingImpl</dfn>(<span class="namespace">yaml::</span><a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::IO" title='llvm::yaml::IO' data-ref="llvm::yaml::IO" data-ref-filename="llvm..yaml..IO">IO</a> &amp;<dfn class="local col9 decl" id="769YamlIO" title='YamlIO' data-type='yaml::IO &amp;' data-ref="769YamlIO" data-ref-filename="769YamlIO">YamlIO</dfn>) override;</td></tr>
<tr><th id="297">297</th><td>  <dfn class="virtual decl def fn" id="_ZN4llvm4yaml21SIMachineFunctionInfoD1Ev" title='llvm::yaml::SIMachineFunctionInfo::~SIMachineFunctionInfo' data-ref="_ZN4llvm4yaml21SIMachineFunctionInfoD1Ev" data-ref-filename="_ZN4llvm4yaml21SIMachineFunctionInfoD1Ev">~SIMachineFunctionInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="298">298</th><td>};</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><b>template</b> &lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits" data-ref-filename="llvm..yaml..MappingTraits"><a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::MappingTraits" title='llvm::yaml::MappingTraits' data-ref="llvm::yaml::MappingTraits" data-ref-filename="llvm..yaml..MappingTraits">MappingTraits</a></dfn>&lt;<a class="type" href="#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt; {</td></tr>
<tr><th id="301">301</th><td>  <em>static</em> <em>void</em> <dfn class="decl def fn" id="_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_" title='llvm::yaml::MappingTraits&lt;llvm::yaml::SIMachineFunctionInfo&gt;::mapping' data-ref="_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_" data-ref-filename="_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_">mapping</dfn>(<a class="type" href="../../../include/llvm/Support/YAMLTraits.h.html#llvm::yaml::IO" title='llvm::yaml::IO' data-ref="llvm::yaml::IO" data-ref-filename="llvm..yaml..IO">IO</a> &amp;<dfn class="local col0 decl" id="770YamlIO" title='YamlIO' data-type='llvm::yaml::IO &amp;' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</dfn>, <a class="type" href="#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col1 decl" id="771MFI" title='MFI' data-type='llvm::yaml::SIMachineFunctionInfo &amp;' data-ref="771MFI" data-ref-filename="771MFI">MFI</dfn>) {</td></tr>
<tr><th id="302">302</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"explicitKernArgSize"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" title='llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize' data-ref="llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ExplicitKernArgSize">ExplicitKernArgSize</a></span>,</td></tr>
<tr><th id="303">303</th><td>                       <a class="macro" href="../../../../../include/stdint.h.html#262" title="0UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0</var>));</td></tr>
<tr><th id="304">304</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"maxKernArgAlign"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" title='llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..MaxKernArgAlign">MaxKernArgAlign</a></span>, <var>0u</var>);</td></tr>
<tr><th id="305">305</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"ldsSize"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::LDSSize" title='llvm::yaml::SIMachineFunctionInfo::LDSSize' data-ref="llvm::yaml::SIMachineFunctionInfo::LDSSize" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..LDSSize">LDSSize</a></span>, <var>0u</var>);</td></tr>
<tr><th id="306">306</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"dynLDSAlign"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::DynLDSAlign" title='llvm::yaml::SIMachineFunctionInfo::DynLDSAlign' data-ref="llvm::yaml::SIMachineFunctionInfo::DynLDSAlign" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..DynLDSAlign">DynLDSAlign</a></span>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Ev" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Ev" data-ref-filename="_ZN4llvm5AlignC1Ev">(</a>));</td></tr>
<tr><th id="307">307</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"isEntryFunction"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" title='llvm::yaml::SIMachineFunctionInfo::IsEntryFunction' data-ref="llvm::yaml::SIMachineFunctionInfo::IsEntryFunction" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..IsEntryFunction">IsEntryFunction</a></span>, <b>false</b>);</td></tr>
<tr><th id="308">308</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"noSignedZerosFPMath"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" title='llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath' data-ref="llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..NoSignedZerosFPMath">NoSignedZerosFPMath</a></span>, <b>false</b>);</td></tr>
<tr><th id="309">309</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"memoryBound"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::MemoryBound" title='llvm::yaml::SIMachineFunctionInfo::MemoryBound' data-ref="llvm::yaml::SIMachineFunctionInfo::MemoryBound" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..MemoryBound">MemoryBound</a></span>, <b>false</b>);</td></tr>
<tr><th id="310">310</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"waveLimiter"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::WaveLimiter" title='llvm::yaml::SIMachineFunctionInfo::WaveLimiter' data-ref="llvm::yaml::SIMachineFunctionInfo::WaveLimiter" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..WaveLimiter">WaveLimiter</a></span>, <b>false</b>);</td></tr>
<tr><th id="311">311</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"hasSpilledSGPRs"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HasSpilledSGPRs">HasSpilledSGPRs</a></span>, <b>false</b>);</td></tr>
<tr><th id="312">312</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"hasSpilledVGPRs"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HasSpilledVGPRs">HasSpilledVGPRs</a></span>, <b>false</b>);</td></tr>
<tr><th id="313">313</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"scratchRSrcReg"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ScratchRSrcReg">ScratchRSrcReg</a></span>,</td></tr>
<tr><th id="314">314</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a><a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc" data-ref-filename="_ZN4llvm4yaml11StringValueC1EPKc">(</a><q>"$private_rsrc_reg"</q>));</td></tr>
<tr><th id="315">315</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"frameOffsetReg"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..FrameOffsetReg">FrameOffsetReg</a></span>,</td></tr>
<tr><th id="316">316</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a><a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc" data-ref-filename="_ZN4llvm4yaml11StringValueC1EPKc">(</a><q>"$fp_reg"</q>));</td></tr>
<tr><th id="317">317</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"stackPtrOffsetReg"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..StackPtrOffsetReg">StackPtrOffsetReg</a></span>,</td></tr>
<tr><th id="318">318</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#llvm::yaml::StringValue" title='llvm::yaml::StringValue' data-ref="llvm::yaml::StringValue" data-ref-filename="llvm..yaml..StringValue">StringValue</a><a class="ref fn" href="../../../include/llvm/CodeGen/MIRYamlMapping.h.html#_ZN4llvm4yaml11StringValueC1EPKc" title='llvm::yaml::StringValue::StringValue' data-ref="_ZN4llvm4yaml11StringValueC1EPKc" data-ref-filename="_ZN4llvm4yaml11StringValueC1EPKc">(</a><q>"$sp_reg"</q>));</td></tr>
<tr><th id="319">319</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_">mapOptional</a>(<q>"argumentInfo"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::ArgInfo" title='llvm::yaml::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::yaml::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..ArgInfo">ArgInfo</a></span>);</td></tr>
<tr><th id="320">320</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"mode"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::Mode" title='llvm::yaml::SIMachineFunctionInfo::Mode' data-ref="llvm::yaml::SIMachineFunctionInfo::Mode" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..Mode">Mode</a></span>, <a class="type" href="#llvm::yaml::SIMode" title='llvm::yaml::SIMode' data-ref="llvm::yaml::SIMode" data-ref-filename="llvm..yaml..SIMode">SIMode</a><a class="ref fn" href="#_ZN4llvm4yaml6SIModeC1Ev" title='llvm::yaml::SIMode::SIMode' data-ref="_ZN4llvm4yaml6SIModeC1Ev" data-ref-filename="_ZN4llvm4yaml6SIModeC1Ev">(</a>));</td></tr>
<tr><th id="321">321</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"highBitsOf32BitAddress"</q>,</td></tr>
<tr><th id="322">322</th><td>                       <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..HighBitsOf32BitAddress">HighBitsOf32BitAddress</a></span>, <var>0u</var>);</td></tr>
<tr><th id="323">323</th><td>    <a class="local col0 ref" href="#770YamlIO" title='YamlIO' data-ref="770YamlIO" data-ref-filename="770YamlIO">YamlIO</a>.<a class="ref fn" href="../../../include/llvm/Support/YAMLTraits.h.html#_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" title='llvm::yaml::IO::mapOptional' data-ref="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_" data-ref-filename="_ZN4llvm4yaml2IO11mapOptionalEPKcRT_RKT0_">mapOptional</a>(<q>"occupancy"</q>, <span class='refarg'><a class="local col1 ref" href="#771MFI" title='MFI' data-ref="771MFI" data-ref-filename="771MFI">MFI</a>.<a class="ref field" href="#llvm::yaml::SIMachineFunctionInfo::Occupancy" title='llvm::yaml::SIMachineFunctionInfo::Occupancy' data-ref="llvm::yaml::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..yaml..SIMachineFunctionInfo..Occupancy">Occupancy</a></span>, <var>0</var>);</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>};</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>} <i>// end namespace yaml</i></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><i class="doc">/// This class keeps track of the SPI_SP_INPUT_ADDR config register, which</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">/// tells the hardware which interpolation parameters to load.</i></td></tr>
<tr><th id="331">331</th><td><b>class</b> <dfn class="type def" id="llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</dfn> final : <b>public</b> <a class="type" href="AMDGPUMachineFunction.h.html#llvm::AMDGPUMachineFunction" title='llvm::AMDGPUMachineFunction' data-ref="llvm::AMDGPUMachineFunction" data-ref-filename="llvm..AMDGPUMachineFunction">AMDGPUMachineFunction</a> {</td></tr>
<tr><th id="332">332</th><td>  <b>friend</b> <b>class</b> <a class="type" href="AMDGPU.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine" data-ref-filename="llvm..GCNTargetMachine">GCNTargetMachine</a>;</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::TIDReg" title='llvm::SIMachineFunctionInfo::TIDReg' data-ref="llvm::SIMachineFunctionInfo::TIDReg" data-ref-filename="llvm..SIMachineFunctionInfo..TIDReg">TIDReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <i>// Registers that may be reserved for spilling purposes. These may be the same</i></td></tr>
<tr><th id="337">337</th><td><i>  // as the input registers.</i></td></tr>
<tr><th id="338">338</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::SIMachineFunctionInfo::ScratchRSrcReg" data-ref-filename="llvm..SIMachineFunctionInfo..ScratchRSrcReg">ScratchRSrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::PRIVATE_RSRC_REG" title='llvm::AMDGPU::PRIVATE_RSRC_REG' data-ref="llvm::AMDGPU::PRIVATE_RSRC_REG" data-ref-filename="llvm..AMDGPU..PRIVATE_RSRC_REG">PRIVATE_RSRC_REG</a>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <i>// This is the the unswizzled offset from the current dispatch's scratch wave</i></td></tr>
<tr><th id="341">341</th><td><i>  // base to the beginning of the current function's frame.</i></td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::SIMachineFunctionInfo::FrameOffsetReg" data-ref-filename="llvm..SIMachineFunctionInfo..FrameOffsetReg">FrameOffsetReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::FP_REG" title='llvm::AMDGPU::FP_REG' data-ref="llvm::AMDGPU::FP_REG" data-ref-filename="llvm..AMDGPU..FP_REG">FP_REG</a>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <i>// This is an ABI register used in the non-entry calling convention to</i></td></tr>
<tr><th id="345">345</th><td><i>  // communicate the unswizzled offset from the current dispatch's scratch wave</i></td></tr>
<tr><th id="346">346</th><td><i>  // base to the beginning of the new function's frame.</i></td></tr>
<tr><th id="347">347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::SIMachineFunctionInfo::StackPtrOffsetReg" data-ref-filename="llvm..SIMachineFunctionInfo..StackPtrOffsetReg">StackPtrOffsetReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SP_REG" title='llvm::AMDGPU::SP_REG' data-ref="llvm::AMDGPU::SP_REG" data-ref-filename="llvm..AMDGPU..SP_REG">SP_REG</a>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</dfn>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i>// Graphics info.</i></td></tr>
<tr><th id="352">352</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr" data-ref-filename="llvm..SIMachineFunctionInfo..PSInputAddr">PSInputAddr</dfn> = <var>0</var>;</td></tr>
<tr><th id="353">353</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::PSInputEnable" title='llvm::SIMachineFunctionInfo::PSInputEnable' data-ref="llvm::SIMachineFunctionInfo::PSInputEnable" data-ref-filename="llvm..SIMachineFunctionInfo..PSInputEnable">PSInputEnable</dfn> = <var>0</var>;</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <i class="doc">/// Number of bytes of arguments this function has on the stack. If the callee</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">  /// is expected to restore the argument stack this should be a multiple of 16,</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">  /// all usable during a tail call.</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="359">359</th><td><i class="doc">  /// The alternative would forbid tail call optimisation in some cases: if we</i></td></tr>
<tr><th id="360">360</th><td><i class="doc">  /// want to transfer control from a function with 8-bytes of stack-argument</i></td></tr>
<tr><th id="361">361</th><td><i class="doc">  /// space to a function with 16-bytes then misalignment of this value would</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// make a stack adjustment necessary, which could not be undone by the</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">  /// callee.</i></td></tr>
<tr><th id="364">364</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::BytesInStackArgArea" title='llvm::SIMachineFunctionInfo::BytesInStackArgArea' data-ref="llvm::SIMachineFunctionInfo::BytesInStackArgArea" data-ref-filename="llvm..SIMachineFunctionInfo..BytesInStackArgArea">BytesInStackArgArea</dfn> = <var>0</var>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::ReturnsVoid" title='llvm::SIMachineFunctionInfo::ReturnsVoid' data-ref="llvm::SIMachineFunctionInfo::ReturnsVoid" data-ref-filename="llvm..SIMachineFunctionInfo..ReturnsVoid">ReturnsVoid</dfn> = <b>true</b>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <i>// A pair of default/requested minimum/maximum flat work group sizes.</i></td></tr>
<tr><th id="369">369</th><td><i>  // Minimum - first, maximum - second.</i></td></tr>
<tr><th id="370">370</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" title='llvm::SIMachineFunctionInfo::FlatWorkGroupSizes' data-ref="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" data-ref-filename="llvm..SIMachineFunctionInfo..FlatWorkGroupSizes">FlatWorkGroupSizes</dfn> = <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><var>0</var>, <var>0</var>};</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <i>// A pair of default/requested minimum/maximum number of waves per execution</i></td></tr>
<tr><th id="373">373</th><td><i>  // unit. Minimum - first, maximum - second.</i></td></tr>
<tr><th id="374">374</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::WavesPerEU" title='llvm::SIMachineFunctionInfo::WavesPerEU' data-ref="llvm::SIMachineFunctionInfo::WavesPerEU" data-ref-filename="llvm..SIMachineFunctionInfo..WavesPerEU">WavesPerEU</dfn> = <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><var>0</var>, <var>0</var>};</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<em>const</em> <a class="type" href="#llvm::AMDGPUBufferPseudoSourceValue" title='llvm::AMDGPUBufferPseudoSourceValue' data-ref="llvm::AMDGPUBufferPseudoSourceValue" data-ref-filename="llvm..AMDGPUBufferPseudoSourceValue">AMDGPUBufferPseudoSourceValue</a>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::BufferPSV" title='llvm::SIMachineFunctionInfo::BufferPSV' data-ref="llvm::SIMachineFunctionInfo::BufferPSV" data-ref-filename="llvm..SIMachineFunctionInfo..BufferPSV">BufferPSV</dfn>;</td></tr>
<tr><th id="377">377</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<em>const</em> <a class="type" href="#llvm::AMDGPUImagePseudoSourceValue" title='llvm::AMDGPUImagePseudoSourceValue' data-ref="llvm::AMDGPUImagePseudoSourceValue" data-ref-filename="llvm..AMDGPUImagePseudoSourceValue">AMDGPUImagePseudoSourceValue</a>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::ImagePSV" title='llvm::SIMachineFunctionInfo::ImagePSV' data-ref="llvm::SIMachineFunctionInfo::ImagePSV" data-ref-filename="llvm..SIMachineFunctionInfo..ImagePSV">ImagePSV</dfn>;</td></tr>
<tr><th id="378">378</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<em>const</em> <a class="type" href="#llvm::AMDGPUGWSResourcePseudoSourceValue" title='llvm::AMDGPUGWSResourcePseudoSourceValue' data-ref="llvm::AMDGPUGWSResourcePseudoSourceValue" data-ref-filename="llvm..AMDGPUGWSResourcePseudoSourceValue">AMDGPUGWSResourcePseudoSourceValue</a>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::GWSResourcePSV" title='llvm::SIMachineFunctionInfo::GWSResourcePSV' data-ref="llvm::SIMachineFunctionInfo::GWSResourcePSV" data-ref-filename="llvm..SIMachineFunctionInfo..GWSResourcePSV">GWSResourcePSV</dfn>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><b>private</b>:</td></tr>
<tr><th id="381">381</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::LDSWaveSpillSize" title='llvm::SIMachineFunctionInfo::LDSWaveSpillSize' data-ref="llvm::SIMachineFunctionInfo::LDSWaveSpillSize" data-ref-filename="llvm..SIMachineFunctionInfo..LDSWaveSpillSize">LDSWaveSpillSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="382">382</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="383">383</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSystemSGPRs">NumSystemSGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..HasSpilledSGPRs">HasSpilledSGPRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="386">386</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..HasSpilledVGPRs">HasSpilledVGPRs</dfn> = <b>false</b>;</td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::HasNonSpillStackObjects" title='llvm::SIMachineFunctionInfo::HasNonSpillStackObjects' data-ref="llvm::SIMachineFunctionInfo::HasNonSpillStackObjects" data-ref-filename="llvm..SIMachineFunctionInfo..HasNonSpillStackObjects">HasNonSpillStackObjects</dfn> = <b>false</b>;</td></tr>
<tr><th id="388">388</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::IsStackRealigned" title='llvm::SIMachineFunctionInfo::IsStackRealigned' data-ref="llvm::SIMachineFunctionInfo::IsStackRealigned" data-ref-filename="llvm..SIMachineFunctionInfo..IsStackRealigned">IsStackRealigned</dfn> = <b>false</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::NumSpilledSGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSpilledSGPRs">NumSpilledSGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="391">391</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::NumSpilledVGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSpilledVGPRs">NumSpilledVGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i>// Feature bits required for inputs passed in user SGPRs.</i></td></tr>
<tr><th id="394">394</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" title='llvm::SIMachineFunctionInfo::PrivateSegmentBuffer' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" data-ref-filename="llvm..SIMachineFunctionInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</dfn> : <var>1</var>;</td></tr>
<tr><th id="395">395</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::DispatchPtr" title='llvm::SIMachineFunctionInfo::DispatchPtr' data-ref="llvm::SIMachineFunctionInfo::DispatchPtr" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchPtr">DispatchPtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="396">396</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::QueuePtr" title='llvm::SIMachineFunctionInfo::QueuePtr' data-ref="llvm::SIMachineFunctionInfo::QueuePtr" data-ref-filename="llvm..SIMachineFunctionInfo..QueuePtr">QueuePtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="397">397</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr" data-ref-filename="llvm..SIMachineFunctionInfo..KernargSegmentPtr">KernargSegmentPtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="398">398</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::DispatchID" title='llvm::SIMachineFunctionInfo::DispatchID' data-ref="llvm::SIMachineFunctionInfo::DispatchID" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchID">DispatchID</dfn> : <var>1</var>;</td></tr>
<tr><th id="399">399</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::FlatScratchInit" title='llvm::SIMachineFunctionInfo::FlatScratchInit' data-ref="llvm::SIMachineFunctionInfo::FlatScratchInit" data-ref-filename="llvm..SIMachineFunctionInfo..FlatScratchInit">FlatScratchInit</dfn> : <var>1</var>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i>// Feature bits required for inputs passed in system SGPRs.</i></td></tr>
<tr><th id="402">402</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDX">WorkGroupIDX</dfn> : <var>1</var>; <i>// Always initialized.</i></td></tr>
<tr><th id="403">403</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::WorkGroupIDY" title='llvm::SIMachineFunctionInfo::WorkGroupIDY' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDY">WorkGroupIDY</dfn> : <var>1</var>;</td></tr>
<tr><th id="404">404</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::WorkGroupIDZ" title='llvm::SIMachineFunctionInfo::WorkGroupIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDZ">WorkGroupIDZ</dfn> : <var>1</var>;</td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::WorkGroupInfo" title='llvm::SIMachineFunctionInfo::WorkGroupInfo' data-ref="llvm::SIMachineFunctionInfo::WorkGroupInfo" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupInfo">WorkGroupInfo</dfn> : <var>1</var>;</td></tr>
<tr><th id="406">406</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" title='llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..SIMachineFunctionInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</dfn> : <var>1</var>;</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDX">WorkItemIDX</dfn> : <var>1</var>; <i>// Always initialized.</i></td></tr>
<tr><th id="409">409</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDY">WorkItemIDY</dfn> : <var>1</var>;</td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDZ">WorkItemIDZ</dfn> : <var>1</var>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <i>// Private memory buffer</i></td></tr>
<tr><th id="413">413</th><td><i>  // Compute directly in sgpr[0:1]</i></td></tr>
<tr><th id="414">414</th><td><i>  // Other shaders indirect 64-bits at sgpr[0:1]</i></td></tr>
<tr><th id="415">415</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::ImplicitBufferPtr" title='llvm::SIMachineFunctionInfo::ImplicitBufferPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitBufferPtr" data-ref-filename="llvm..SIMachineFunctionInfo..ImplicitBufferPtr">ImplicitBufferPtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// Pointer to where the ABI inserts special kernel arguments separate from the</i></td></tr>
<tr><th id="418">418</th><td><i>  // user arguments. This is an offset from the KernargSegmentPtr.</i></td></tr>
<tr><th id="419">419</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::ImplicitArgPtr" title='llvm::SIMachineFunctionInfo::ImplicitArgPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitArgPtr" data-ref-filename="llvm..SIMachineFunctionInfo..ImplicitArgPtr">ImplicitArgPtr</dfn> : <var>1</var>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <i>// The hard-wired high half of the address of the global information table</i></td></tr>
<tr><th id="422">422</th><td><i>  // for AMDPAL OS type. 0xffffffff represents no hard-wired high half, since</i></td></tr>
<tr><th id="423">423</th><td><i>  // current hardware only allows a 16 bit value.</i></td></tr>
<tr><th id="424">424</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::GITPtrHigh" title='llvm::SIMachineFunctionInfo::GITPtrHigh' data-ref="llvm::SIMachineFunctionInfo::GITPtrHigh" data-ref-filename="llvm..SIMachineFunctionInfo..GITPtrHigh">GITPtrHigh</dfn>;</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" data-ref-filename="llvm..SIMachineFunctionInfo..HighBitsOf32BitAddress">HighBitsOf32BitAddress</dfn>;</td></tr>
<tr><th id="427">427</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::GDSSize" title='llvm::SIMachineFunctionInfo::GDSSize' data-ref="llvm::SIMachineFunctionInfo::GDSSize" data-ref-filename="llvm..SIMachineFunctionInfo..GDSSize">GDSSize</dfn>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <i>// Current recorded maximum possible occupancy.</i></td></tr>
<tr><th id="430">430</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</dfn>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="decl fn" id="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" title='llvm::SIMachineFunctionInfo::getNextUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNextUserSGPREv">getNextUserSGPR</dfn>() <em>const</em>;</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="decl fn" id="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</dfn>() <em>const</em>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><b>public</b>:</td></tr>
<tr><th id="437">437</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</dfn> {</td></tr>
<tr><th id="438">438</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</dfn>;</td></tr>
<tr><th id="439">439</th><td>    <em>int</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..Lane">Lane</dfn> = -<var>1</var>;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>    <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Ev" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Ev" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Ev">SpilledReg</dfn>() = <b>default</b>;</td></tr>
<tr><th id="442">442</th><td>    <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ENS_8RegisterEi" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ENS_8RegisterEi" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ENS_8RegisterEi">SpilledReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="772R" title='R' data-type='llvm::Register' data-ref="772R" data-ref-filename="772R">R</dfn>, <em>int</em> <dfn class="local col3 decl" id="773L" title='L' data-type='int' data-ref="773L" data-ref-filename="773L">L</dfn>) : <a class="member field" href="#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_">(</a><a class="local col2 ref" href="#772R" title='R' data-ref="772R" data-ref-filename="772R">R</a>), <a class="member field" href="#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..Lane">Lane</a> (<a class="local col3 ref" href="#773L" title='L' data-ref="773L" data-ref-filename="773L">L</a>) {}</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>    <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo10SpilledReg7hasLaneEv" title='llvm::SIMachineFunctionInfo::SpilledReg::hasLane' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledReg7hasLaneEv" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo10SpilledReg7hasLaneEv">hasLane</dfn>() { <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::SpilledReg::Lane" title='llvm::SIMachineFunctionInfo::SpilledReg::Lane' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::Lane" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..Lane">Lane</a> != -<var>1</var>;}</td></tr>
<tr><th id="445">445</th><td>    <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo10SpilledReg6hasRegEv" title='llvm::SIMachineFunctionInfo::SpilledReg::hasReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledReg6hasRegEv" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo10SpilledReg6hasRegEv">hasReg</dfn>() { <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg..VGPR">VGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>;}</td></tr>
<tr><th id="446">446</th><td>  };</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</dfn> {</td></tr>
<tr><th id="449">449</th><td>    <i>// VGPR used for SGPR spills</i></td></tr>
<tr><th id="450">450</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..VGPR">VGPR</dfn>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>    <i>// If the VGPR is a CSR, the stack slot used to save/restore it in the</i></td></tr>
<tr><th id="453">453</th><td><i>    // prolog/epilog.</i></td></tr>
<tr><th id="454">454</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>int</em>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..FI">FI</dfn>;</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>    <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::SGPRSpillVGPRCSR' data-ref="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE">SGPRSpillVGPRCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="774V" title='V' data-type='llvm::Register' data-ref="774V" data-ref-filename="774V">V</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>int</em>&gt; <dfn class="local col5 decl" id="775F" title='F' data-type='Optional&lt;int&gt;' data-ref="775F" data-ref-filename="775F">F</dfn>) : <a class="member field" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..VGPR">VGPR</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_">(</a><a class="local col4 ref" href="#774V" title='V' data-ref="774V" data-ref-filename="774V">V</a>), <a class="member field" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..FI">FI</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE">(</a><a class="local col5 ref" href="#775F" title='F' data-ref="775F" data-ref-filename="775F">F</a>) {}</td></tr>
<tr><th id="457">457</th><td>  };</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR">VGPRSpillToAGPR</dfn> {</td></tr>
<tr><th id="460">460</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>, <var>32</var>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..Lanes">Lanes</dfn>;</td></tr>
<tr><th id="461">461</th><td>    <em>bool</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::FullyAllocated" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..FullyAllocated">FullyAllocated</dfn> = <b>false</b>;</td></tr>
<tr><th id="462">462</th><td>  };</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <a class="type" href="../../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector" data-ref-filename="llvm..SparseBitVector">SparseBitVector</a>&lt;&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::WWMReservedRegs" title='llvm::SIMachineFunctionInfo::WWMReservedRegs' data-ref="llvm::SIMachineFunctionInfo::WWMReservedRegs" data-ref-filename="llvm..SIMachineFunctionInfo..WWMReservedRegs">WWMReservedRegs</dfn>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo18ReserveWWMRegisterENS_8RegisterE" title='llvm::SIMachineFunctionInfo::ReserveWWMRegister' data-ref="_ZN4llvm21SIMachineFunctionInfo18ReserveWWMRegisterENS_8RegisterE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18ReserveWWMRegisterENS_8RegisterE">ReserveWWMRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="776Reg" title='Reg' data-type='llvm::Register' data-ref="776Reg" data-ref-filename="776Reg">Reg</dfn>) { <a class="member field" href="#llvm::SIMachineFunctionInfo::WWMReservedRegs" title='llvm::SIMachineFunctionInfo::WWMReservedRegs' data-ref="llvm::SIMachineFunctionInfo::WWMReservedRegs" data-ref-filename="llvm..SIMachineFunctionInfo..WWMReservedRegs">WWMReservedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj" data-ref-filename="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#776Reg" title='Reg' data-ref="776Reg" data-ref-filename="776Reg">Reg</a>); }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><b>private</b>:</td></tr>
<tr><th id="469">469</th><td>  <i>// Track VGPR + wave index for each subregister of the SGPR spilled to</i></td></tr>
<tr><th id="470">470</th><td><i>  // frameindex key.</i></td></tr>
<tr><th id="471">471</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>int</em>, <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt;&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRToVGPRSpills">SGPRToVGPRSpills</dfn>;</td></tr>
<tr><th id="472">472</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" title='llvm::SIMachineFunctionInfo::NumVGPRSpillLanes' data-ref="llvm::SIMachineFunctionInfo::NumVGPRSpillLanes" data-ref-filename="llvm..SIMachineFunctionInfo..NumVGPRSpillLanes">NumVGPRSpillLanes</dfn> = <var>0</var>;</td></tr>
<tr><th id="473">473</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a>, <var>2</var>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</dfn>;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>int</em>, <a class="type" href="#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR">VGPRSpillToAGPR</a>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" title='llvm::SIMachineFunctionInfo::VGPRToAGPRSpills' data-ref="llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRToAGPRSpills">VGPRToAGPRSpills</dfn>;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <i>// AGPRs used for VGPR spills.</i></td></tr>
<tr><th id="478">478</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>, <var>32</var>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SpillAGPR" title='llvm::SIMachineFunctionInfo::SpillAGPR' data-ref="llvm::SIMachineFunctionInfo::SpillAGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpillAGPR">SpillAGPR</dfn>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <i>// VGPRs used for AGPR spills.</i></td></tr>
<tr><th id="481">481</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>, <var>32</var>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SpillVGPR" title='llvm::SIMachineFunctionInfo::SpillVGPR' data-ref="llvm::SIMachineFunctionInfo::SpillVGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPR">SpillVGPR</dfn>;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><b>public</b>: <i>// FIXME</i></td></tr>
<tr><th id="484">484</th><td>  <i class="doc">/// If this is set, an SGPR used for save/restore of the register used for the</i></td></tr>
<tr><th id="485">485</th><td><i class="doc">  /// frame pointer.</i></td></tr>
<tr><th id="486">486</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForFPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForFPSaveRestoreCopy">SGPRForFPSaveRestoreCopy</dfn>;</td></tr>
<tr><th id="487">487</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>int</em>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" title='llvm::SIMachineFunctionInfo::FramePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::FramePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..FramePointerSaveIndex">FramePointerSaveIndex</dfn>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <i class="doc">/// If this is set, an SGPR used for save/restore of the register used for the</i></td></tr>
<tr><th id="490">490</th><td><i class="doc">  /// base pointer.</i></td></tr>
<tr><th id="491">491</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" title='llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy' data-ref="llvm::SIMachineFunctionInfo::SGPRForBPSaveRestoreCopy" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRForBPSaveRestoreCopy">SGPRForBPSaveRestoreCopy</dfn>;</td></tr>
<tr><th id="492">492</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>int</em>&gt; <dfn class="decl field" id="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" title='llvm::SIMachineFunctionInfo::BasePointerSaveIndex' data-ref="llvm::SIMachineFunctionInfo::BasePointerSaveIndex" data-ref-filename="llvm..SIMachineFunctionInfo..BasePointerSaveIndex">BasePointerSaveIndex</dfn>;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" title='llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill' data-ref="llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRReservedForSGPRSpill">VGPRReservedForSGPRSpill</dfn>;</td></tr>
<tr><th id="495">495</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo16isCalleeSavedRegEPKtt" title='llvm::SIMachineFunctionInfo::isCalleeSavedReg' data-ref="_ZN4llvm21SIMachineFunctionInfo16isCalleeSavedRegEPKtt" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo16isCalleeSavedRegEPKtt">isCalleeSavedReg</dfn>(<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col7 decl" id="777CSRegs" title='CSRegs' data-type='const llvm::MCPhysReg *' data-ref="777CSRegs" data-ref-filename="777CSRegs">CSRegs</dfn>, <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="778Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="778Reg" data-ref-filename="778Reg">Reg</dfn>);</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><b>public</b>:</td></tr>
<tr><th id="498">498</th><td>  <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::SIMachineFunctionInfo' data-ref="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE">SIMachineFunctionInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="779MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="779MF" data-ref-filename="779MF">MF</dfn>);</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE" title='llvm::SIMachineFunctionInfo::initializeBaseYamlFields' data-ref="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE">initializeBaseYamlFields</dfn>(<em>const</em> <span class="namespace">yaml::</span><a class="type" href="#llvm::yaml::SIMachineFunctionInfo" title='llvm::yaml::SIMachineFunctionInfo' data-ref="llvm::yaml::SIMachineFunctionInfo" data-ref-filename="llvm..yaml..SIMachineFunctionInfo">SIMachineFunctionInfo</a> &amp;<dfn class="local col0 decl" id="780YamlMFI" title='YamlMFI' data-type='const yaml::SIMachineFunctionInfo &amp;' data-ref="780YamlMFI" data-ref-filename="780YamlMFI">YamlMFI</dfn>);</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt; <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</dfn>(<em>int</em> <dfn class="local col1 decl" id="781FrameIndex" title='FrameIndex' data-type='int' data-ref="781FrameIndex" data-ref-filename="781FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="503">503</th><td>    <em>auto</em> <dfn class="local col2 decl" id="782I" title='I' data-type='llvm::DenseMapIterator&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt;, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt;, true&gt;' data-ref="782I" data-ref-filename="782I">I</dfn> = <a class="member field" href="#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRToVGPRSpills">SGPRToVGPRSpills</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col1 ref" href="#781FrameIndex" title='FrameIndex' data-ref="781FrameIndex" data-ref-filename="781FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> (<a class="local col2 ref" href="#782I" title='I' data-ref="782I" data-ref-filename="782I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="member field" href="#llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" title='llvm::SIMachineFunctionInfo::SGPRToVGPRSpills' data-ref="llvm::SIMachineFunctionInfo::SGPRToVGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRToVGPRSpills">SGPRToVGPRSpills</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv" data-ref-filename="_ZNK4llvm12DenseMapBase3endEv">end</a>()) ?</td></tr>
<tr><th id="505">505</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg" data-ref-filename="llvm..SIMachineFunctionInfo..SpilledReg">SpilledReg</a>&gt;<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">(</a>) : <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERKSt6vectorIT_SaIS1_EE" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERKSt6vectorIT_SaIS1_EE" data-ref-filename="_ZN4llvm12makeArrayRefERKSt6vectorIT_SaIS1_EE">makeArrayRef</a>(<a class="local col2 ref" href="#782I" title='I' data-ref="782I" data-ref-filename="782I">I</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;int, std::vector&lt;llvm::SIMachineFunctionInfo::SpilledReg, std::allocator&lt;llvm::SIMachineFunctionInfo::SpilledReg&gt; &gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="506">506</th><td>  }</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR">SGPRSpillVGPRCSR</a>&gt; <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv">getSGPRSpillVGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="509">509</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a>;</td></tr>
<tr><th id="510">510</th><td>  }</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo17setSGPRSpillVGPRsENS_8RegisterENS_8OptionalIiEEi" title='llvm::SIMachineFunctionInfo::setSGPRSpillVGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo17setSGPRSpillVGPRsENS_8RegisterENS_8OptionalIiEEi" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17setSGPRSpillVGPRsENS_8RegisterENS_8OptionalIiEEi">setSGPRSpillVGPRs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="783NewVGPR" title='NewVGPR' data-type='llvm::Register' data-ref="783NewVGPR" data-ref-filename="783NewVGPR">NewVGPR</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>int</em>&gt; <dfn class="local col4 decl" id="784newFI" title='newFI' data-type='Optional&lt;int&gt;' data-ref="784newFI" data-ref-filename="784newFI">newFI</dfn>, <em>int</em> <dfn class="local col5 decl" id="785Index" title='Index' data-type='int' data-ref="785Index" data-ref-filename="785Index">Index</dfn>) {</td></tr>
<tr><th id="513">513</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#785Index" title='Index' data-ref="785Index" data-ref-filename="785Index">Index</a>]</a>.<a class="ref field" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..VGPR">VGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#783NewVGPR" title='NewVGPR' data-ref="783NewVGPR" data-ref-filename="783NewVGPR">NewVGPR</a>;</td></tr>
<tr><th id="514">514</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::SpillVGPRs" title='llvm::SIMachineFunctionInfo::SpillVGPRs' data-ref="llvm::SIMachineFunctionInfo::SpillVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPRs">SpillVGPRs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#785Index" title='Index' data-ref="785Index" data-ref-filename="785Index">Index</a>]</a>.<a class="ref field" href="#llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" title='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' data-ref="llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI" data-ref-filename="llvm..SIMachineFunctionInfo..SGPRSpillVGPRCSR..FI">FI</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSERKNS_8OptionalIT_EE" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalaSERKNS_8OptionalIT_EE">=</a> <a class="local col4 ref" href="#784newFI" title='newFI' data-ref="784newFI" data-ref-filename="784newFI">newFI</a>;</td></tr>
<tr><th id="515">515</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" title='llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill' data-ref="llvm::SIMachineFunctionInfo::VGPRReservedForSGPRSpill" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRReservedForSGPRSpill">VGPRReservedForSGPRSpill</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#783NewVGPR" title='NewVGPR' data-ref="783NewVGPR" data-ref-filename="783NewVGPR">NewVGPR</a>;</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::removeVGPRForSGPRSpill' data-ref="_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE">removeVGPRForSGPRSpill</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="786ReservedVGPR" title='ReservedVGPR' data-type='llvm::Register' data-ref="786ReservedVGPR" data-ref-filename="786ReservedVGPR">ReservedVGPR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="787MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="787MF" data-ref-filename="787MF">MF</dfn>);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo17getAGPRSpillVGPRsEv" title='llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getAGPRSpillVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getAGPRSpillVGPRsEv">getAGPRSpillVGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="521">521</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::SpillAGPR" title='llvm::SIMachineFunctionInfo::SpillAGPR' data-ref="llvm::SIMachineFunctionInfo::SpillAGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpillAGPR">SpillAGPR</a>;</td></tr>
<tr><th id="522">522</th><td>  }</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo17getVGPRSpillAGPRsEv" title='llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getVGPRSpillAGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getVGPRSpillAGPRsEv">getVGPRSpillAGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="525">525</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::SpillVGPR" title='llvm::SIMachineFunctionInfo::SpillVGPR' data-ref="llvm::SIMachineFunctionInfo::SpillVGPR" data-ref-filename="llvm..SIMachineFunctionInfo..SpillVGPR">SpillVGPR</a>;</td></tr>
<tr><th id="526">526</th><td>  }</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo18getVGPRToAGPRSpillEij" title='llvm::SIMachineFunctionInfo::getVGPRToAGPRSpill' data-ref="_ZNK4llvm21SIMachineFunctionInfo18getVGPRToAGPRSpillEij" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18getVGPRToAGPRSpillEij">getVGPRToAGPRSpill</dfn>(<em>int</em> <dfn class="local col8 decl" id="788FrameIndex" title='FrameIndex' data-type='int' data-ref="788FrameIndex" data-ref-filename="788FrameIndex">FrameIndex</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="789Lane" title='Lane' data-type='unsigned int' data-ref="789Lane" data-ref-filename="789Lane">Lane</dfn>) <em>const</em> {</td></tr>
<tr><th id="529">529</th><td>    <em>auto</em> <dfn class="local col0 decl" id="790I" title='I' data-type='llvm::DenseMapIterator&lt;int, llvm::SIMachineFunctionInfo::VGPRSpillToAGPR, llvm::DenseMapInfo&lt;int&gt;, llvm::detail::DenseMapPair&lt;int, llvm::SIMachineFunctionInfo::VGPRSpillToAGPR&gt;, true&gt;' data-ref="790I" data-ref-filename="790I">I</dfn> = <a class="member field" href="#llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" title='llvm::SIMachineFunctionInfo::VGPRToAGPRSpills' data-ref="llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRToAGPRSpills">VGPRToAGPRSpills</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col8 ref" href="#788FrameIndex" title='FrameIndex' data-ref="788FrameIndex" data-ref-filename="788FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> (<a class="local col0 ref" href="#790I" title='I' data-ref="790I" data-ref-filename="790I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="member field" href="#llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" title='llvm::SIMachineFunctionInfo::VGPRToAGPRSpills' data-ref="llvm::SIMachineFunctionInfo::VGPRToAGPRSpills" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRToAGPRSpills">VGPRToAGPRSpills</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv" data-ref-filename="_ZNK4llvm12DenseMapBase3endEv">end</a>()) ? (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>)<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a></td></tr>
<tr><th id="531">531</th><td>                                         : <a class="local col0 ref" href="#790I" title='I' data-ref="790I" data-ref-filename="790I">I</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;int, llvm::SIMachineFunctionInfo::VGPRSpillToAGPR&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref field" href="#llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" title='llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes' data-ref="llvm::SIMachineFunctionInfo::VGPRSpillToAGPR::Lanes" data-ref-filename="llvm..SIMachineFunctionInfo..VGPRSpillToAGPR..Lanes">Lanes</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#789Lane" title='Lane' data-ref="789Lane" data-ref-filename="789Lane">Lane</a>]</a>;</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj" title='llvm::SIMachineFunctionInfo::haveFreeLanesForSGPRSpill' data-ref="_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo25haveFreeLanesForSGPRSpillERKNS_15MachineFunctionEj">haveFreeLanesForSGPRSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="791MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="791MF" data-ref-filename="791MF">MF</dfn>,</td></tr>
<tr><th id="535">535</th><td>                                 <em>unsigned</em> <dfn class="local col2 decl" id="792NumLane" title='NumLane' data-type='unsigned int' data-ref="792NumLane" data-ref-filename="792NumLane">NumLane</dfn>) <em>const</em>;</td></tr>
<tr><th id="536">536</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" title='llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR' data-ref="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi">allocateSGPRSpillToVGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="793MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="793MF" data-ref-filename="793MF">MF</dfn>, <em>int</em> <dfn class="local col4 decl" id="794FI" title='FI' data-type='int' data-ref="794FI" data-ref-filename="794FI">FI</dfn>);</td></tr>
<tr><th id="537">537</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::reserveVGPRforSGPRSpills' data-ref="_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE">reserveVGPRforSGPRSpills</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="795MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="795MF" data-ref-filename="795MF">MF</dfn>);</td></tr>
<tr><th id="538">538</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib" title='llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR' data-ref="_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo23allocateVGPRSpillToAGPRERNS_15MachineFunctionEib">allocateVGPRSpillToAGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="796MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="796MF" data-ref-filename="796MF">MF</dfn>, <em>int</em> <dfn class="local col7 decl" id="797FI" title='FI' data-type='int' data-ref="797FI" data-ref-filename="797FI">FI</dfn>, <em>bool</em> <dfn class="local col8 decl" id="798isAGPRtoVGPR" title='isAGPRtoVGPR' data-type='bool' data-ref="798isAGPRtoVGPR" data-ref-filename="798isAGPRtoVGPR">isAGPRtoVGPR</dfn>);</td></tr>
<tr><th id="539">539</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo22removeDeadFrameIndicesERNS_16MachineFrameInfoE" title='llvm::SIMachineFunctionInfo::removeDeadFrameIndices' data-ref="_ZN4llvm21SIMachineFunctionInfo22removeDeadFrameIndicesERNS_16MachineFrameInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo22removeDeadFrameIndicesERNS_16MachineFrameInfoE">removeDeadFrameIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="799MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="799MFI" data-ref-filename="799MFI">MFI</dfn>);</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo16hasCalculatedTIDEv" title='llvm::SIMachineFunctionInfo::hasCalculatedTID' data-ref="_ZNK4llvm21SIMachineFunctionInfo16hasCalculatedTIDEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo16hasCalculatedTIDEv">hasCalculatedTID</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::TIDReg" title='llvm::SIMachineFunctionInfo::TIDReg' data-ref="llvm::SIMachineFunctionInfo::TIDReg" data-ref-filename="llvm..SIMachineFunctionInfo..TIDReg">TIDReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>; };</td></tr>
<tr><th id="542">542</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo9getTIDRegEv" title='llvm::SIMachineFunctionInfo::getTIDReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo9getTIDRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo9getTIDRegEv">getTIDReg</dfn>() <em>const</em> { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::TIDReg" title='llvm::SIMachineFunctionInfo::TIDReg' data-ref="llvm::SIMachineFunctionInfo::TIDReg" data-ref-filename="llvm..SIMachineFunctionInfo..TIDReg">TIDReg</a>; };</td></tr>
<tr><th id="543">543</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo9setTIDRegENS_8RegisterE" title='llvm::SIMachineFunctionInfo::setTIDReg' data-ref="_ZN4llvm21SIMachineFunctionInfo9setTIDRegENS_8RegisterE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo9setTIDRegENS_8RegisterE">setTIDReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="800Reg" title='Reg' data-type='llvm::Register' data-ref="800Reg" data-ref-filename="800Reg">Reg</dfn>) { <a class="member field" href="#llvm::SIMachineFunctionInfo::TIDReg" title='llvm::SIMachineFunctionInfo::TIDReg' data-ref="llvm::SIMachineFunctionInfo::TIDReg" data-ref-filename="llvm..SIMachineFunctionInfo..TIDReg">TIDReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col0 ref" href="#800Reg" title='Reg' data-ref="800Reg" data-ref-filename="800Reg">Reg</a>; }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo22getBytesInStackArgAreaEv" title='llvm::SIMachineFunctionInfo::getBytesInStackArgArea' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getBytesInStackArgAreaEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo22getBytesInStackArgAreaEv">getBytesInStackArgArea</dfn>() <em>const</em> {</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::BytesInStackArgArea" title='llvm::SIMachineFunctionInfo::BytesInStackArgArea' data-ref="llvm::SIMachineFunctionInfo::BytesInStackArgArea" data-ref-filename="llvm..SIMachineFunctionInfo..BytesInStackArgArea">BytesInStackArgArea</a>;</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo22setBytesInStackArgAreaEj" title='llvm::SIMachineFunctionInfo::setBytesInStackArgArea' data-ref="_ZN4llvm21SIMachineFunctionInfo22setBytesInStackArgAreaEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo22setBytesInStackArgAreaEj">setBytesInStackArgArea</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="801Bytes" title='Bytes' data-type='unsigned int' data-ref="801Bytes" data-ref-filename="801Bytes">Bytes</dfn>) {</td></tr>
<tr><th id="550">550</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::BytesInStackArgArea" title='llvm::SIMachineFunctionInfo::BytesInStackArgArea' data-ref="llvm::SIMachineFunctionInfo::BytesInStackArgArea" data-ref-filename="llvm..SIMachineFunctionInfo..BytesInStackArgArea">BytesInStackArgArea</a> = <a class="local col1 ref" href="#801Bytes" title='Bytes' data-ref="801Bytes" data-ref-filename="801Bytes">Bytes</a>;</td></tr>
<tr><th id="551">551</th><td>  }</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <i>// Add user SGPRs.</i></td></tr>
<tr><th id="554">554</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer' data-ref="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE">addPrivateSegmentBuffer</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col2 decl" id="802TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="802TRI" data-ref-filename="802TRI">TRI</dfn>);</td></tr>
<tr><th id="555">555</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14addDispatchPtrERKNS_14SIRegisterInfoE">addDispatchPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col3 decl" id="803TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="803TRI" data-ref-filename="803TRI">TRI</dfn>);</td></tr>
<tr><th id="556">556</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addQueuePtr' data-ref="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo11addQueuePtrERKNS_14SIRegisterInfoE">addQueuePtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col4 decl" id="804TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="804TRI" data-ref-filename="804TRI">TRI</dfn>);</td></tr>
<tr><th id="557">557</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addKernargSegmentPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20addKernargSegmentPtrERKNS_14SIRegisterInfoE">addKernargSegmentPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="805TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="805TRI" data-ref-filename="805TRI">TRI</dfn>);</td></tr>
<tr><th id="558">558</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addDispatchID' data-ref="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo13addDispatchIDERKNS_14SIRegisterInfoE">addDispatchID</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col6 decl" id="806TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="806TRI" data-ref-filename="806TRI">TRI</dfn>);</td></tr>
<tr><th id="559">559</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addFlatScratchInit' data-ref="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18addFlatScratchInitERKNS_14SIRegisterInfoE">addFlatScratchInit</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col7 decl" id="807TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="807TRI" data-ref-filename="807TRI">TRI</dfn>);</td></tr>
<tr><th id="560">560</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE" title='llvm::SIMachineFunctionInfo::addImplicitBufferPtr' data-ref="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20addImplicitBufferPtrERKNS_14SIRegisterInfoE">addImplicitBufferPtr</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="808TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="808TRI" data-ref-filename="808TRI">TRI</dfn>);</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <i>// Add system SGPRs.</i></td></tr>
<tr><th id="563">563</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::addWorkGroupIDX' data-ref="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv">addWorkGroupIDX</dfn>() {</td></tr>
<tr><th id="564">564</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDX">WorkGroupIDX</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="565">565</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDX">WorkGroupIDX</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="567">567</th><td>  }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv" title='llvm::SIMachineFunctionInfo::addWorkGroupIDY' data-ref="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv">addWorkGroupIDY</dfn>() {</td></tr>
<tr><th id="570">570</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDY">WorkGroupIDY</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="571">571</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="572">572</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDY">WorkGroupIDY</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="573">573</th><td>  }</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv" title='llvm::SIMachineFunctionInfo::addWorkGroupIDZ' data-ref="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv">addWorkGroupIDZ</dfn>() {</td></tr>
<tr><th id="576">576</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDZ">WorkGroupIDZ</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="577">577</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDZ">WorkGroupIDZ</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="579">579</th><td>  }</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv" title='llvm::SIMachineFunctionInfo::addWorkGroupInfo' data-ref="_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv">addWorkGroupInfo</dfn>() {</td></tr>
<tr><th id="582">582</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupInfo" title='llvm::AMDGPUFunctionArgInfo::WorkGroupInfo' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupInfo">WorkGroupInfo</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="583">583</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="584">584</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupInfo" title='llvm::AMDGPUFunctionArgInfo::WorkGroupInfo' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupInfo">WorkGroupInfo</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="585">585</th><td>  }</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <i>// Add special VGPR inputs</i></td></tr>
<tr><th id="588">588</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDXENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDX' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDXENS_13ArgDescriptorE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDXENS_13ArgDescriptorE">setWorkItemIDX</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> <dfn class="local col9 decl" id="809Arg" title='Arg' data-type='llvm::ArgDescriptor' data-ref="809Arg" data-ref-filename="809Arg">Arg</dfn>) {</td></tr>
<tr><th id="589">589</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDX" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDX" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkItemIDX">WorkItemIDX</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSERKS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSERKS0_">=</a> <a class="local col9 ref" href="#809Arg" title='Arg' data-ref="809Arg" data-ref-filename="809Arg">Arg</a>;</td></tr>
<tr><th id="590">590</th><td>  }</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDYENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDY' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDYENS_13ArgDescriptorE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDYENS_13ArgDescriptorE">setWorkItemIDY</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> <dfn class="local col0 decl" id="810Arg" title='Arg' data-type='llvm::ArgDescriptor' data-ref="810Arg" data-ref-filename="810Arg">Arg</dfn>) {</td></tr>
<tr><th id="593">593</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDY" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDY" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkItemIDY">WorkItemIDY</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSERKS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSERKS0_">=</a> <a class="local col0 ref" href="#810Arg" title='Arg' data-ref="810Arg" data-ref-filename="810Arg">Arg</a>;</td></tr>
<tr><th id="594">594</th><td>  }</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDZENS_13ArgDescriptorE" title='llvm::SIMachineFunctionInfo::setWorkItemIDZ' data-ref="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDZENS_13ArgDescriptorE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14setWorkItemIDZENS_13ArgDescriptorE">setWorkItemIDZ</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> <dfn class="local col1 decl" id="811Arg" title='Arg' data-type='llvm::ArgDescriptor' data-ref="811Arg" data-ref-filename="811Arg">Arg</dfn>) {</td></tr>
<tr><th id="597">597</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkItemIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkItemIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkItemIDZ" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkItemIDZ">WorkItemIDZ</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSERKS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSERKS0_">=</a> <a class="local col1 ref" href="#811Arg" title='Arg' data-ref="811Arg" data-ref-filename="811Arg">Arg</a>;</td></tr>
<tr><th id="598">598</th><td>  }</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv" title='llvm::SIMachineFunctionInfo::addPrivateSegmentWaveByteOffset' data-ref="_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv">addPrivateSegmentWaveByteOffset</dfn>() {</td></tr>
<tr><th id="601">601</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a></td></tr>
<tr><th id="602">602</th><td>      <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="member fn" href="#_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" title='llvm::SIMachineFunctionInfo::getNextSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getNextSystemSGPREv">getNextSystemSGPR</a>());</td></tr>
<tr><th id="603">603</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSystemSGPRs">NumSystemSGPRs</a> += <var>1</var>;</td></tr>
<tr><th id="604">604</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="605">605</th><td>  }</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetENS_8RegisterE" title='llvm::SIMachineFunctionInfo::setPrivateSegmentWaveByteOffset' data-ref="_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetENS_8RegisterE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetENS_8RegisterE">setPrivateSegmentWaveByteOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="812Reg" title='Reg' data-type='llvm::Register' data-ref="812Reg" data-ref-filename="812Reg">Reg</dfn>) {</td></tr>
<tr><th id="608">608</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a> <a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#23" title='llvm::ArgDescriptor::operator=' data-ref="_ZN4llvm13ArgDescriptoraSEOS0_" data-ref-filename="_ZN4llvm13ArgDescriptoraSEOS0_">=</a> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a>::<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" title='llvm::ArgDescriptor::createRegister' data-ref="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj" data-ref-filename="_ZN4llvm13ArgDescriptor14createRegisterENS_8RegisterEj">createRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#812Reg" title='Reg' data-ref="812Reg" data-ref-filename="812Reg">Reg</a>);</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv" title='llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer' data-ref="_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo23hasPrivateSegmentBufferEv">hasPrivateSegmentBuffer</dfn>() <em>const</em> {</td></tr>
<tr><th id="612">612</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" title='llvm::SIMachineFunctionInfo::PrivateSegmentBuffer' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentBuffer" data-ref-filename="llvm..SIMachineFunctionInfo..PrivateSegmentBuffer">PrivateSegmentBuffer</a>;</td></tr>
<tr><th id="613">613</th><td>  }</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv" title='llvm::SIMachineFunctionInfo::hasDispatchPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14hasDispatchPtrEv">hasDispatchPtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="616">616</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::DispatchPtr" title='llvm::SIMachineFunctionInfo::DispatchPtr' data-ref="llvm::SIMachineFunctionInfo::DispatchPtr" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchPtr">DispatchPtr</a>;</td></tr>
<tr><th id="617">617</th><td>  }</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv" title='llvm::SIMachineFunctionInfo::hasQueuePtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo11hasQueuePtrEv">hasQueuePtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="620">620</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::QueuePtr" title='llvm::SIMachineFunctionInfo::QueuePtr' data-ref="llvm::SIMachineFunctionInfo::QueuePtr" data-ref-filename="llvm..SIMachineFunctionInfo..QueuePtr">QueuePtr</a>;</td></tr>
<tr><th id="621">621</th><td>  }</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv" title='llvm::SIMachineFunctionInfo::hasKernargSegmentPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20hasKernargSegmentPtrEv">hasKernargSegmentPtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="624">624</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::KernargSegmentPtr" title='llvm::SIMachineFunctionInfo::KernargSegmentPtr' data-ref="llvm::SIMachineFunctionInfo::KernargSegmentPtr" data-ref-filename="llvm..SIMachineFunctionInfo..KernargSegmentPtr">KernargSegmentPtr</a>;</td></tr>
<tr><th id="625">625</th><td>  }</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv" title='llvm::SIMachineFunctionInfo::hasDispatchID' data-ref="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo13hasDispatchIDEv">hasDispatchID</dfn>() <em>const</em> {</td></tr>
<tr><th id="628">628</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::DispatchID" title='llvm::SIMachineFunctionInfo::DispatchID' data-ref="llvm::SIMachineFunctionInfo::DispatchID" data-ref-filename="llvm..SIMachineFunctionInfo..DispatchID">DispatchID</a>;</td></tr>
<tr><th id="629">629</th><td>  }</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" title='llvm::SIMachineFunctionInfo::hasFlatScratchInit' data-ref="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18hasFlatScratchInitEv">hasFlatScratchInit</dfn>() <em>const</em> {</td></tr>
<tr><th id="632">632</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::FlatScratchInit" title='llvm::SIMachineFunctionInfo::FlatScratchInit' data-ref="llvm::SIMachineFunctionInfo::FlatScratchInit" data-ref-filename="llvm..SIMachineFunctionInfo..FlatScratchInit">FlatScratchInit</a>;</td></tr>
<tr><th id="633">633</th><td>  }</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDXEv">hasWorkGroupIDX</dfn>() <em>const</em> {</td></tr>
<tr><th id="636">636</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::WorkGroupIDX" title='llvm::SIMachineFunctionInfo::WorkGroupIDX' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDX">WorkGroupIDX</a>;</td></tr>
<tr><th id="637">637</th><td>  }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDYEv">hasWorkGroupIDY</dfn>() <em>const</em> {</td></tr>
<tr><th id="640">640</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::WorkGroupIDY" title='llvm::SIMachineFunctionInfo::WorkGroupIDY' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDY">WorkGroupIDY</a>;</td></tr>
<tr><th id="641">641</th><td>  }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15hasWorkGroupIDZEv">hasWorkGroupIDZ</dfn>() <em>const</em> {</td></tr>
<tr><th id="644">644</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::WorkGroupIDZ" title='llvm::SIMachineFunctionInfo::WorkGroupIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkGroupIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupIDZ">WorkGroupIDZ</a>;</td></tr>
<tr><th id="645">645</th><td>  }</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo16hasWorkGroupInfoEv" title='llvm::SIMachineFunctionInfo::hasWorkGroupInfo' data-ref="_ZNK4llvm21SIMachineFunctionInfo16hasWorkGroupInfoEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo16hasWorkGroupInfoEv">hasWorkGroupInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="648">648</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::WorkGroupInfo" title='llvm::SIMachineFunctionInfo::WorkGroupInfo' data-ref="llvm::SIMachineFunctionInfo::WorkGroupInfo" data-ref-filename="llvm..SIMachineFunctionInfo..WorkGroupInfo">WorkGroupInfo</a>;</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo31hasPrivateSegmentWaveByteOffsetEv" title='llvm::SIMachineFunctionInfo::hasPrivateSegmentWaveByteOffset' data-ref="_ZNK4llvm21SIMachineFunctionInfo31hasPrivateSegmentWaveByteOffsetEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo31hasPrivateSegmentWaveByteOffsetEv">hasPrivateSegmentWaveByteOffset</dfn>() <em>const</em> {</td></tr>
<tr><th id="652">652</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" title='llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::SIMachineFunctionInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..SIMachineFunctionInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>;</td></tr>
<tr><th id="653">653</th><td>  }</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDX' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDXEv">hasWorkItemIDX</dfn>() <em>const</em> {</td></tr>
<tr><th id="656">656</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::WorkItemIDX" title='llvm::SIMachineFunctionInfo::WorkItemIDX' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDX" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDX">WorkItemIDX</a>;</td></tr>
<tr><th id="657">657</th><td>  }</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDY' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDYEv">hasWorkItemIDY</dfn>() <em>const</em> {</td></tr>
<tr><th id="660">660</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::WorkItemIDY" title='llvm::SIMachineFunctionInfo::WorkItemIDY' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDY" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDY">WorkItemIDY</a>;</td></tr>
<tr><th id="661">661</th><td>  }</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv" title='llvm::SIMachineFunctionInfo::hasWorkItemIDZ' data-ref="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14hasWorkItemIDZEv">hasWorkItemIDZ</dfn>() <em>const</em> {</td></tr>
<tr><th id="664">664</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::WorkItemIDZ" title='llvm::SIMachineFunctionInfo::WorkItemIDZ' data-ref="llvm::SIMachineFunctionInfo::WorkItemIDZ" data-ref-filename="llvm..SIMachineFunctionInfo..WorkItemIDZ">WorkItemIDZ</a>;</td></tr>
<tr><th id="665">665</th><td>  }</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo17hasImplicitArgPtrEv" title='llvm::SIMachineFunctionInfo::hasImplicitArgPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo17hasImplicitArgPtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17hasImplicitArgPtrEv">hasImplicitArgPtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="668">668</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::ImplicitArgPtr" title='llvm::SIMachineFunctionInfo::ImplicitArgPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitArgPtr" data-ref-filename="llvm..SIMachineFunctionInfo..ImplicitArgPtr">ImplicitArgPtr</a>;</td></tr>
<tr><th id="669">669</th><td>  }</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv" title='llvm::SIMachineFunctionInfo::hasImplicitBufferPtr' data-ref="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20hasImplicitBufferPtrEv">hasImplicitBufferPtr</dfn>() <em>const</em> {</td></tr>
<tr><th id="672">672</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::ImplicitBufferPtr" title='llvm::SIMachineFunctionInfo::ImplicitBufferPtr' data-ref="llvm::SIMachineFunctionInfo::ImplicitBufferPtr" data-ref-filename="llvm..SIMachineFunctionInfo..ImplicitBufferPtr">ImplicitBufferPtr</a>;</td></tr>
<tr><th id="673">673</th><td>  }</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> &amp;<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo10getArgInfoEv" title='llvm::SIMachineFunctionInfo::getArgInfo' data-ref="_ZN4llvm21SIMachineFunctionInfo10getArgInfoEv" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo10getArgInfoEv">getArgInfo</dfn>() {</td></tr>
<tr><th id="676">676</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>;</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv" title='llvm::SIMachineFunctionInfo::getArgInfo' data-ref="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo10getArgInfoEv">getArgInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="680">680</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>;</td></tr>
<tr><th id="681">681</th><td>  }</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <span class="namespace">std::</span><span class='type' title='std::tuple' data-ref="std::tuple" data-ref-filename="std..tuple">tuple</span>&lt;<em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt;</td></tr>
<tr><th id="684">684</th><td>  <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedValue' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedValue</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PreloadedValue">PreloadedValue</a> <dfn class="local col3 decl" id="813Value" title='Value' data-type='AMDGPUFunctionArgInfo::PreloadedValue' data-ref="813Value" data-ref-filename="813Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="685">685</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="local col3 ref" href="#813Value" title='Value' data-ref="813Value" data-ref-filename="813Value">Value</a>);</td></tr>
<tr><th id="686">686</th><td>  }</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedReg</dfn>(<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PreloadedValue">PreloadedValue</a> <dfn class="local col4 decl" id="814Value" title='Value' data-type='AMDGPUFunctionArgInfo::PreloadedValue' data-ref="814Value" data-ref-filename="814Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="689">689</th><td>    <em>auto</em> <dfn class="local col5 decl" id="815Arg" title='Arg' data-type='const llvm::ArgDescriptor *' data-ref="815Arg" data-ref-filename="815Arg">Arg</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::get' data-ref="_ZSt3getOSt5tupleIJDpT0_EE" data-ref-filename="_ZSt3getOSt5tupleIJDpT0_EE">get</span>&lt;<var>0</var>&gt;(<a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" title='llvm::AMDGPUFunctionArgInfo::getPreloadedValue' data-ref="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE" data-ref-filename="_ZNK4llvm21AMDGPUFunctionArgInfo17getPreloadedValueENS0_14PreloadedValueE">getPreloadedValue</a>(<a class="local col4 ref" href="#814Value" title='Value' data-ref="814Value" data-ref-filename="814Value">Value</a>));</td></tr>
<tr><th id="690">690</th><td>    <b>return</b> <a class="local col5 ref" href="#815Arg" title='Arg' data-ref="815Arg" data-ref-filename="815Arg">Arg</a> ? <a class="local col5 ref" href="#815Arg" title='Arg' data-ref="815Arg" data-ref-filename="815Arg">Arg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>() : <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a><a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej">(</a>);</td></tr>
<tr><th id="691">691</th><td>  }</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv" title='llvm::SIMachineFunctionInfo::getGITPtrHigh' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo13getGITPtrHighEv">getGITPtrHigh</dfn>() <em>const</em> {</td></tr>
<tr><th id="694">694</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::GITPtrHigh" title='llvm::SIMachineFunctionInfo::GITPtrHigh' data-ref="llvm::SIMachineFunctionInfo::GITPtrHigh" data-ref-filename="llvm..SIMachineFunctionInfo..GITPtrHigh">GITPtrHigh</a>;</td></tr>
<tr><th id="695">695</th><td>  }</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::getGITPtrLoReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getGITPtrLoRegERKNS_15MachineFunctionE">getGITPtrLoReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="816MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="816MF" data-ref-filename="816MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv" title='llvm::SIMachineFunctionInfo::get32BitAddressHighBits' data-ref="_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv">get32BitAddressHighBits</dfn>() <em>const</em> {</td></tr>
<tr><th id="700">700</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" title='llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress' data-ref="llvm::SIMachineFunctionInfo::HighBitsOf32BitAddress" data-ref-filename="llvm..SIMachineFunctionInfo..HighBitsOf32BitAddress">HighBitsOf32BitAddress</a>;</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo10getGDSSizeEv" title='llvm::SIMachineFunctionInfo::getGDSSize' data-ref="_ZNK4llvm21SIMachineFunctionInfo10getGDSSizeEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo10getGDSSizeEv">getGDSSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="704">704</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::GDSSize" title='llvm::SIMachineFunctionInfo::GDSSize' data-ref="llvm::SIMachineFunctionInfo::GDSSize" data-ref-filename="llvm..SIMachineFunctionInfo..GDSSize">GDSSize</a>;</td></tr>
<tr><th id="705">705</th><td>  }</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo15getNumUserSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumUserSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15getNumUserSGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15getNumUserSGPRsEv">getNumUserSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="708">708</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a>;</td></tr>
<tr><th id="709">709</th><td>  }</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumPreloadedSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getNumPreloadedSGPRsEv">getNumPreloadedSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="712">712</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::NumUserSGPRs" title='llvm::SIMachineFunctionInfo::NumUserSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumUserSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumUserSGPRs">NumUserSGPRs</a> + <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSystemSGPRs" title='llvm::SIMachineFunctionInfo::NumSystemSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSystemSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSystemSGPRs">NumSystemSGPRs</a>;</td></tr>
<tr><th id="713">713</th><td>  }</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv" title='llvm::SIMachineFunctionInfo::getPrivateSegmentWaveByteOffsetSystemSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo41getPrivateSegmentWaveByteOffsetSystemSGPREv">getPrivateSegmentWaveByteOffsetSystemSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="716">716</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" title='llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset' data-ref="llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PrivateSegmentWaveByteOffset">PrivateSegmentWaveByteOffset</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="717">717</th><td>  }</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <i class="doc">/// Returns the physical register reserved for use as the resource</i></td></tr>
<tr><th id="720">720</th><td><i class="doc">  /// descriptor for scratch accesses.</i></td></tr>
<tr><th id="721">721</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="722">722</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::SIMachineFunctionInfo::ScratchRSrcReg" data-ref-filename="llvm..SIMachineFunctionInfo..ScratchRSrcReg">ScratchRSrcReg</a>;</td></tr>
<tr><th id="723">723</th><td>  }</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegENS_8RegisterE" title='llvm::SIMachineFunctionInfo::setScratchRSrcReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegENS_8RegisterE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegENS_8RegisterE">setScratchRSrcReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="817Reg" title='Reg' data-type='llvm::Register' data-ref="817Reg" data-ref-filename="817Reg">Reg</dfn>) {</td></tr>
<tr><th id="726">726</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg != <var>0</var> &amp;&amp; <q>"Should never be unset"</q>);</td></tr>
<tr><th id="727">727</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ScratchRSrcReg" title='llvm::SIMachineFunctionInfo::ScratchRSrcReg' data-ref="llvm::SIMachineFunctionInfo::ScratchRSrcReg" data-ref-filename="llvm..SIMachineFunctionInfo..ScratchRSrcReg">ScratchRSrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#817Reg" title='Reg' data-ref="817Reg" data-ref-filename="817Reg">Reg</a>;</td></tr>
<tr><th id="728">728</th><td>  }</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="731">731</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::SIMachineFunctionInfo::FrameOffsetReg" data-ref-filename="llvm..SIMachineFunctionInfo..FrameOffsetReg">FrameOffsetReg</a>;</td></tr>
<tr><th id="732">732</th><td>  }</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegENS_8RegisterE" title='llvm::SIMachineFunctionInfo::setFrameOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegENS_8RegisterE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17setFrameOffsetRegENS_8RegisterE">setFrameOffsetReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="818Reg" title='Reg' data-type='llvm::Register' data-ref="818Reg" data-ref-filename="818Reg">Reg</dfn>) {</td></tr>
<tr><th id="735">735</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg != <var>0</var> &amp;&amp; <q>"Should never be unset"</q>);</td></tr>
<tr><th id="736">736</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::FrameOffsetReg" title='llvm::SIMachineFunctionInfo::FrameOffsetReg' data-ref="llvm::SIMachineFunctionInfo::FrameOffsetReg" data-ref-filename="llvm..SIMachineFunctionInfo..FrameOffsetReg">FrameOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#818Reg" title='Reg' data-ref="818Reg" data-ref-filename="818Reg">Reg</a>;</td></tr>
<tr><th id="737">737</th><td>  }</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegENS_8RegisterE" title='llvm::SIMachineFunctionInfo::setStackPtrOffsetReg' data-ref="_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegENS_8RegisterE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20setStackPtrOffsetRegENS_8RegisterE">setStackPtrOffsetReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="819Reg" title='Reg' data-type='llvm::Register' data-ref="819Reg" data-ref-filename="819Reg">Reg</dfn>) {</td></tr>
<tr><th id="740">740</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg != <var>0</var> &amp;&amp; <q>"Should never be unset"</q>);</td></tr>
<tr><th id="741">741</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::SIMachineFunctionInfo::StackPtrOffsetReg" data-ref-filename="llvm..SIMachineFunctionInfo..StackPtrOffsetReg">StackPtrOffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col9 ref" href="#819Reg" title='Reg' data-ref="819Reg" data-ref-filename="819Reg">Reg</a>;</td></tr>
<tr><th id="742">742</th><td>  }</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <i>// Note the unset value for this is AMDGPU::SP_REG rather than</i></td></tr>
<tr><th id="745">745</th><td><i>  // NoRegister. This is mostly a workaround for MIR tests where state that</i></td></tr>
<tr><th id="746">746</th><td><i>  // can't be directly computed from the function is not preserved in serialized</i></td></tr>
<tr><th id="747">747</th><td><i>  // MIR.</i></td></tr>
<tr><th id="748">748</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="749">749</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::StackPtrOffsetReg" title='llvm::SIMachineFunctionInfo::StackPtrOffsetReg' data-ref="llvm::SIMachineFunctionInfo::StackPtrOffsetReg" data-ref-filename="llvm..SIMachineFunctionInfo..StackPtrOffsetReg">StackPtrOffsetReg</a>;</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getQueuePtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo19getQueuePtrUserSGPREv">getQueuePtrUserSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="753">753</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QueuePtr" title='llvm::AMDGPUFunctionArgInfo::QueuePtr' data-ref="llvm::AMDGPUFunctionArgInfo::QueuePtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..QueuePtr">QueuePtr</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="754">754</th><td>  }</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" title='llvm::SIMachineFunctionInfo::getImplicitBufferPtrUserSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo28getImplicitBufferPtrUserSGPREv">getImplicitBufferPtrUserSGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="757">757</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" title='llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr' data-ref="llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr" data-ref-filename="llvm..AMDGPUFunctionArgInfo..ImplicitBufferPtr">ImplicitBufferPtr</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="758">758</th><td>  }</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv" title='llvm::SIMachineFunctionInfo::hasSpilledSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv">hasSpilledSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="761">761</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..HasSpilledSGPRs">HasSpilledSGPRs</a>;</td></tr>
<tr><th id="762">762</th><td>  }</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledSGPRsEb">setHasSpilledSGPRs</dfn>(<em>bool</em> <dfn class="local col0 decl" id="820Spill" title='Spill' data-type='bool' data-ref="820Spill" data-ref-filename="820Spill">Spill</dfn> = <b>true</b>) {</td></tr>
<tr><th id="765">765</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::HasSpilledSGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..HasSpilledSGPRs">HasSpilledSGPRs</a> = <a class="local col0 ref" href="#820Spill" title='Spill' data-ref="820Spill" data-ref-filename="820Spill">Spill</a>;</td></tr>
<tr><th id="766">766</th><td>  }</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv" title='llvm::SIMachineFunctionInfo::hasSpilledVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledVGPRsEv">hasSpilledVGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="769">769</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..HasSpilledVGPRs">HasSpilledVGPRs</a>;</td></tr>
<tr><th id="770">770</th><td>  }</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb" title='llvm::SIMachineFunctionInfo::setHasSpilledVGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18setHasSpilledVGPRsEb">setHasSpilledVGPRs</dfn>(<em>bool</em> <dfn class="local col1 decl" id="821Spill" title='Spill' data-type='bool' data-ref="821Spill" data-ref-filename="821Spill">Spill</dfn> = <b>true</b>) {</td></tr>
<tr><th id="773">773</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::HasSpilledVGPRs" title='llvm::SIMachineFunctionInfo::HasSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::HasSpilledVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..HasSpilledVGPRs">HasSpilledVGPRs</a> = <a class="local col1 ref" href="#821Spill" title='Spill' data-ref="821Spill" data-ref-filename="821Spill">Spill</a>;</td></tr>
<tr><th id="774">774</th><td>  }</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo23hasNonSpillStackObjectsEv" title='llvm::SIMachineFunctionInfo::hasNonSpillStackObjects' data-ref="_ZNK4llvm21SIMachineFunctionInfo23hasNonSpillStackObjectsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo23hasNonSpillStackObjectsEv">hasNonSpillStackObjects</dfn>() <em>const</em> {</td></tr>
<tr><th id="777">777</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::HasNonSpillStackObjects" title='llvm::SIMachineFunctionInfo::HasNonSpillStackObjects' data-ref="llvm::SIMachineFunctionInfo::HasNonSpillStackObjects" data-ref-filename="llvm..SIMachineFunctionInfo..HasNonSpillStackObjects">HasNonSpillStackObjects</a>;</td></tr>
<tr><th id="778">778</th><td>  }</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo26setHasNonSpillStackObjectsEb" title='llvm::SIMachineFunctionInfo::setHasNonSpillStackObjects' data-ref="_ZN4llvm21SIMachineFunctionInfo26setHasNonSpillStackObjectsEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo26setHasNonSpillStackObjectsEb">setHasNonSpillStackObjects</dfn>(<em>bool</em> <dfn class="local col2 decl" id="822StackObject" title='StackObject' data-type='bool' data-ref="822StackObject" data-ref-filename="822StackObject">StackObject</dfn> = <b>true</b>) {</td></tr>
<tr><th id="781">781</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::HasNonSpillStackObjects" title='llvm::SIMachineFunctionInfo::HasNonSpillStackObjects' data-ref="llvm::SIMachineFunctionInfo::HasNonSpillStackObjects" data-ref-filename="llvm..SIMachineFunctionInfo..HasNonSpillStackObjects">HasNonSpillStackObjects</a> = <a class="local col2 ref" href="#822StackObject" title='StackObject' data-ref="822StackObject" data-ref-filename="822StackObject">StackObject</a>;</td></tr>
<tr><th id="782">782</th><td>  }</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv" title='llvm::SIMachineFunctionInfo::isStackRealigned' data-ref="_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo16isStackRealignedEv">isStackRealigned</dfn>() <em>const</em> {</td></tr>
<tr><th id="785">785</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::IsStackRealigned" title='llvm::SIMachineFunctionInfo::IsStackRealigned' data-ref="llvm::SIMachineFunctionInfo::IsStackRealigned" data-ref-filename="llvm..SIMachineFunctionInfo..IsStackRealigned">IsStackRealigned</a>;</td></tr>
<tr><th id="786">786</th><td>  }</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb" title='llvm::SIMachineFunctionInfo::setIsStackRealigned' data-ref="_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo19setIsStackRealignedEb">setIsStackRealigned</dfn>(<em>bool</em> <dfn class="local col3 decl" id="823Realigned" title='Realigned' data-type='bool' data-ref="823Realigned" data-ref-filename="823Realigned">Realigned</dfn> = <b>true</b>) {</td></tr>
<tr><th id="789">789</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::IsStackRealigned" title='llvm::SIMachineFunctionInfo::IsStackRealigned' data-ref="llvm::SIMachineFunctionInfo::IsStackRealigned" data-ref-filename="llvm..SIMachineFunctionInfo..IsStackRealigned">IsStackRealigned</a> = <a class="local col3 ref" href="#823Realigned" title='Realigned' data-ref="823Realigned" data-ref-filename="823Realigned">Realigned</a>;</td></tr>
<tr><th id="790">790</th><td>  }</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledSGPRsEv" title='llvm::SIMachineFunctionInfo::getNumSpilledSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledSGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledSGPRsEv">getNumSpilledSGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="793">793</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSpilledSGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSpilledSGPRs">NumSpilledSGPRs</a>;</td></tr>
<tr><th id="794">794</th><td>  }</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledVGPRsEv" title='llvm::SIMachineFunctionInfo::getNumSpilledVGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledVGPRsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18getNumSpilledVGPRsEv">getNumSpilledVGPRs</dfn>() <em>const</em> {</td></tr>
<tr><th id="797">797</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSpilledVGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSpilledVGPRs">NumSpilledVGPRs</a>;</td></tr>
<tr><th id="798">798</th><td>  }</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj" title='llvm::SIMachineFunctionInfo::addToSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj">addToSpilledSGPRs</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="824num" title='num' data-type='unsigned int' data-ref="824num" data-ref-filename="824num">num</dfn>) {</td></tr>
<tr><th id="801">801</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSpilledSGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledSGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledSGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSpilledSGPRs">NumSpilledSGPRs</a> += <a class="local col4 ref" href="#824num" title='num' data-ref="824num" data-ref-filename="824num">num</a>;</td></tr>
<tr><th id="802">802</th><td>  }</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj" title='llvm::SIMachineFunctionInfo::addToSpilledVGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17addToSpilledVGPRsEj">addToSpilledVGPRs</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="825num" title='num' data-type='unsigned int' data-ref="825num" data-ref-filename="825num">num</dfn>) {</td></tr>
<tr><th id="805">805</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::NumSpilledVGPRs" title='llvm::SIMachineFunctionInfo::NumSpilledVGPRs' data-ref="llvm::SIMachineFunctionInfo::NumSpilledVGPRs" data-ref-filename="llvm..SIMachineFunctionInfo..NumSpilledVGPRs">NumSpilledVGPRs</a> += <a class="local col5 ref" href="#825num" title='num' data-ref="825num" data-ref-filename="825num">num</a>;</td></tr>
<tr><th id="806">806</th><td>  }</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" title='llvm::SIMachineFunctionInfo::getPSInputAddr' data-ref="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo14getPSInputAddrEv">getPSInputAddr</dfn>() <em>const</em> {</td></tr>
<tr><th id="809">809</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr" data-ref-filename="llvm..SIMachineFunctionInfo..PSInputAddr">PSInputAddr</a>;</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv" title='llvm::SIMachineFunctionInfo::getPSInputEnable' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo16getPSInputEnableEv">getPSInputEnable</dfn>() <em>const</em> {</td></tr>
<tr><th id="813">813</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::PSInputEnable" title='llvm::SIMachineFunctionInfo::PSInputEnable' data-ref="llvm::SIMachineFunctionInfo::PSInputEnable" data-ref-filename="llvm..SIMachineFunctionInfo..PSInputEnable">PSInputEnable</a>;</td></tr>
<tr><th id="814">814</th><td>  }</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::isPSInputAllocated' data-ref="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18isPSInputAllocatedEj">isPSInputAllocated</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="826Index" title='Index' data-type='unsigned int' data-ref="826Index" data-ref-filename="826Index">Index</dfn>) <em>const</em> {</td></tr>
<tr><th id="817">817</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr" data-ref-filename="llvm..SIMachineFunctionInfo..PSInputAddr">PSInputAddr</a> &amp; (<var>1</var> &lt;&lt; <a class="local col6 ref" href="#826Index" title='Index' data-ref="826Index" data-ref-filename="826Index">Index</a>);</td></tr>
<tr><th id="818">818</th><td>  }</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" title='llvm::SIMachineFunctionInfo::markPSInputAllocated' data-ref="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo20markPSInputAllocatedEj">markPSInputAllocated</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="827Index" title='Index' data-type='unsigned int' data-ref="827Index" data-ref-filename="827Index">Index</dfn>) {</td></tr>
<tr><th id="821">821</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::PSInputAddr" title='llvm::SIMachineFunctionInfo::PSInputAddr' data-ref="llvm::SIMachineFunctionInfo::PSInputAddr" data-ref-filename="llvm..SIMachineFunctionInfo..PSInputAddr">PSInputAddr</a> |= <var>1</var> &lt;&lt; <a class="local col7 ref" href="#827Index" title='Index' data-ref="827Index" data-ref-filename="827Index">Index</a>;</td></tr>
<tr><th id="822">822</th><td>  }</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" title='llvm::SIMachineFunctionInfo::markPSInputEnabled' data-ref="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo18markPSInputEnabledEj">markPSInputEnabled</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="828Index" title='Index' data-type='unsigned int' data-ref="828Index" data-ref-filename="828Index">Index</dfn>) {</td></tr>
<tr><th id="825">825</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::PSInputEnable" title='llvm::SIMachineFunctionInfo::PSInputEnable' data-ref="llvm::SIMachineFunctionInfo::PSInputEnable" data-ref-filename="llvm..SIMachineFunctionInfo..PSInputEnable">PSInputEnable</a> |= <var>1</var> &lt;&lt; <a class="local col8 ref" href="#828Index" title='Index' data-ref="828Index" data-ref-filename="828Index">Index</a>;</td></tr>
<tr><th id="826">826</th><td>  }</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv" title='llvm::SIMachineFunctionInfo::returnsVoid' data-ref="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo11returnsVoidEv">returnsVoid</dfn>() <em>const</em> {</td></tr>
<tr><th id="829">829</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::ReturnsVoid" title='llvm::SIMachineFunctionInfo::ReturnsVoid' data-ref="llvm::SIMachineFunctionInfo::ReturnsVoid" data-ref-filename="llvm..SIMachineFunctionInfo..ReturnsVoid">ReturnsVoid</a>;</td></tr>
<tr><th id="830">830</th><td>  }</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb" title='llvm::SIMachineFunctionInfo::setIfReturnsVoid' data-ref="_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo16setIfReturnsVoidEb">setIfReturnsVoid</dfn>(<em>bool</em> <dfn class="local col9 decl" id="829Value" title='Value' data-type='bool' data-ref="829Value" data-ref-filename="829Value">Value</dfn>) {</td></tr>
<tr><th id="833">833</th><td>    <a class="member field" href="#llvm::SIMachineFunctionInfo::ReturnsVoid" title='llvm::SIMachineFunctionInfo::ReturnsVoid' data-ref="llvm::SIMachineFunctionInfo::ReturnsVoid" data-ref-filename="llvm..SIMachineFunctionInfo..ReturnsVoid">ReturnsVoid</a> = <a class="local col9 ref" href="#829Value" title='Value' data-ref="829Value" data-ref-filename="829Value">Value</a>;</td></tr>
<tr><th id="834">834</th><td>  }</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>  <i class="doc">/// <span class="command">\returns</span> A pair of default/requested minimum/maximum flat work group sizes</i></td></tr>
<tr><th id="837">837</th><td><i class="doc">  /// for this function.</i></td></tr>
<tr><th id="838">838</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo21getFlatWorkGroupSizesEv" title='llvm::SIMachineFunctionInfo::getFlatWorkGroupSizes' data-ref="_ZNK4llvm21SIMachineFunctionInfo21getFlatWorkGroupSizesEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo21getFlatWorkGroupSizesEv">getFlatWorkGroupSizes</dfn>() <em>const</em> {</td></tr>
<tr><th id="839">839</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E" data-ref-filename="_ZNSt4pairC1ERKSt4pairIT_T0_E"></span><a class="member field" href="#llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" title='llvm::SIMachineFunctionInfo::FlatWorkGroupSizes' data-ref="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" data-ref-filename="llvm..SIMachineFunctionInfo..FlatWorkGroupSizes">FlatWorkGroupSizes</a>;</td></tr>
<tr><th id="840">840</th><td>  }</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <i class="doc">/// <span class="command">\returns</span> Default/requested minimum flat work group size for this function.</i></td></tr>
<tr><th id="843">843</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo23getMinFlatWorkGroupSizeEv" title='llvm::SIMachineFunctionInfo::getMinFlatWorkGroupSize' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getMinFlatWorkGroupSizeEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo23getMinFlatWorkGroupSizeEv">getMinFlatWorkGroupSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="844">844</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" title='llvm::SIMachineFunctionInfo::FlatWorkGroupSizes' data-ref="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" data-ref-filename="llvm..SIMachineFunctionInfo..FlatWorkGroupSizes">FlatWorkGroupSizes</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="845">845</th><td>  }</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <i class="doc">/// <span class="command">\returns</span> Default/requested maximum flat work group size for this function.</i></td></tr>
<tr><th id="848">848</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo23getMaxFlatWorkGroupSizeEv" title='llvm::SIMachineFunctionInfo::getMaxFlatWorkGroupSize' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getMaxFlatWorkGroupSizeEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo23getMaxFlatWorkGroupSizeEv">getMaxFlatWorkGroupSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="849">849</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" title='llvm::SIMachineFunctionInfo::FlatWorkGroupSizes' data-ref="llvm::SIMachineFunctionInfo::FlatWorkGroupSizes" data-ref-filename="llvm..SIMachineFunctionInfo..FlatWorkGroupSizes">FlatWorkGroupSizes</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="850">850</th><td>  }</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <i class="doc">/// <span class="command">\returns</span> A pair of default/requested minimum/maximum number of waves per</i></td></tr>
<tr><th id="853">853</th><td><i class="doc">  /// execution unit.</i></td></tr>
<tr><th id="854">854</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo13getWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo13getWavesPerEUEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo13getWavesPerEUEv">getWavesPerEU</dfn>() <em>const</em> {</td></tr>
<tr><th id="855">855</th><td>    <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E" data-ref-filename="_ZNSt4pairC1ERKSt4pairIT_T0_E"></span><a class="member field" href="#llvm::SIMachineFunctionInfo::WavesPerEU" title='llvm::SIMachineFunctionInfo::WavesPerEU' data-ref="llvm::SIMachineFunctionInfo::WavesPerEU" data-ref-filename="llvm..SIMachineFunctionInfo..WavesPerEU">WavesPerEU</a>;</td></tr>
<tr><th id="856">856</th><td>  }</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <i class="doc">/// <span class="command">\returns</span> Default/requested minimum number of waves per execution unit.</i></td></tr>
<tr><th id="859">859</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo16getMinWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getMinWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getMinWavesPerEUEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo16getMinWavesPerEUEv">getMinWavesPerEU</dfn>() <em>const</em> {</td></tr>
<tr><th id="860">860</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::WavesPerEU" title='llvm::SIMachineFunctionInfo::WavesPerEU' data-ref="llvm::SIMachineFunctionInfo::WavesPerEU" data-ref-filename="llvm..SIMachineFunctionInfo..WavesPerEU">WavesPerEU</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="861">861</th><td>  }</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>  <i class="doc">/// <span class="command">\returns</span> Default/requested maximum number of waves per execution unit.</i></td></tr>
<tr><th id="864">864</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv" title='llvm::SIMachineFunctionInfo::getMaxWavesPerEU' data-ref="_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</dfn>() <em>const</em> {</td></tr>
<tr><th id="865">865</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::WavesPerEU" title='llvm::SIMachineFunctionInfo::WavesPerEU' data-ref="llvm::SIMachineFunctionInfo::WavesPerEU" data-ref-filename="llvm..SIMachineFunctionInfo..WavesPerEU">WavesPerEU</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="866">866</th><td>  }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <i class="doc">/// <span class="command">\returns</span> SGPR used for<span class="command"> \p</span> <span class="arg">Dim's</span> work group ID.</i></td></tr>
<tr><th id="869">869</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo18getWorkGroupIDSGPREj" title='llvm::SIMachineFunctionInfo::getWorkGroupIDSGPR' data-ref="_ZNK4llvm21SIMachineFunctionInfo18getWorkGroupIDSGPREj" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo18getWorkGroupIDSGPREj">getWorkGroupIDSGPR</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="830Dim" title='Dim' data-type='unsigned int' data-ref="830Dim" data-ref-filename="830Dim">Dim</dfn>) <em>const</em> {</td></tr>
<tr><th id="870">870</th><td>    <b>switch</b> (<a class="local col0 ref" href="#830Dim" title='Dim' data-ref="830Dim" data-ref-filename="830Dim">Dim</a>) {</td></tr>
<tr><th id="871">871</th><td>    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="872">872</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(hasWorkGroupIDX());</td></tr>
<tr><th id="873">873</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDX' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDX" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDX">WorkGroupIDX</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="874">874</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="875">875</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(hasWorkGroupIDY());</td></tr>
<tr><th id="876">876</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDY' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDY" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDY">WorkGroupIDY</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="877">877</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="878">878</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(hasWorkGroupIDZ());</td></tr>
<tr><th id="879">879</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="#llvm::SIMachineFunctionInfo::ArgInfo" title='llvm::SIMachineFunctionInfo::ArgInfo' data-ref="llvm::SIMachineFunctionInfo::ArgInfo" data-ref-filename="llvm..SIMachineFunctionInfo..ArgInfo">ArgInfo</a>.<a class="ref field" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" title='llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ' data-ref="llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WorkGroupIDZ">WorkGroupIDZ</a>.<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="880">880</th><td>    }</td></tr>
<tr><th id="881">881</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected dimension"</q>);</td></tr>
<tr><th id="882">882</th><td>  }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo19getLDSWaveSpillSizeEv" title='llvm::SIMachineFunctionInfo::getLDSWaveSpillSize' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getLDSWaveSpillSizeEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo19getLDSWaveSpillSizeEv">getLDSWaveSpillSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="885">885</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::LDSWaveSpillSize" title='llvm::SIMachineFunctionInfo::LDSWaveSpillSize' data-ref="llvm::SIMachineFunctionInfo::LDSWaveSpillSize" data-ref-filename="llvm..SIMachineFunctionInfo..LDSWaveSpillSize">LDSWaveSpillSize</a>;</td></tr>
<tr><th id="886">886</th><td>  }</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPUBufferPseudoSourceValue" title='llvm::AMDGPUBufferPseudoSourceValue' data-ref="llvm::AMDGPUBufferPseudoSourceValue" data-ref-filename="llvm..AMDGPUBufferPseudoSourceValue">AMDGPUBufferPseudoSourceValue</a> *<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo12getBufferPSVERKNS_11SIInstrInfoE" title='llvm::SIMachineFunctionInfo::getBufferPSV' data-ref="_ZN4llvm21SIMachineFunctionInfo12getBufferPSVERKNS_11SIInstrInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo12getBufferPSVERKNS_11SIInstrInfoE">getBufferPSV</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col1 decl" id="831TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="831TII" data-ref-filename="831TII">TII</dfn>) {</td></tr>
<tr><th id="889">889</th><td>    <b>if</b> (!<span class='ref fn fake' title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv" data-ref-filename="_ZNKSt10unique_ptrcvbEv"></span><a class="member field" href="#llvm::SIMachineFunctionInfo::BufferPSV" title='llvm::SIMachineFunctionInfo::BufferPSV' data-ref="llvm::SIMachineFunctionInfo::BufferPSV" data-ref-filename="llvm..SIMachineFunctionInfo..BufferPSV">BufferPSV</a>)</td></tr>
<tr><th id="890">890</th><td>      <a class="member field" href="#llvm::SIMachineFunctionInfo::BufferPSV" title='llvm::SIMachineFunctionInfo::BufferPSV' data-ref="llvm::SIMachineFunctionInfo::BufferPSV" data-ref-filename="llvm..SIMachineFunctionInfo..BufferPSV">BufferPSV</a> <span class='ref fn' title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrITL0__TL0_0_E" data-ref-filename="_ZNSt10unique_ptraSEOSt10unique_ptrITL0__TL0_0_E">=</span> <span class="namespace">std::</span><span class='ref fn' title='std::make_unique' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="type" href="#llvm::AMDGPUBufferPseudoSourceValue" title='llvm::AMDGPUBufferPseudoSourceValue' data-ref="llvm::AMDGPUBufferPseudoSourceValue" data-ref-filename="llvm..AMDGPUBufferPseudoSourceValue">AMDGPUBufferPseudoSourceValue</a>&gt;(<a class="local col1 ref" href="#831TII" title='TII' data-ref="831TII" data-ref-filename="831TII">TII</a>);</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::BufferPSV" title='llvm::SIMachineFunctionInfo::BufferPSV' data-ref="llvm::SIMachineFunctionInfo::BufferPSV" data-ref-filename="llvm..SIMachineFunctionInfo..BufferPSV">BufferPSV</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>();</td></tr>
<tr><th id="893">893</th><td>  }</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPUImagePseudoSourceValue" title='llvm::AMDGPUImagePseudoSourceValue' data-ref="llvm::AMDGPUImagePseudoSourceValue" data-ref-filename="llvm..AMDGPUImagePseudoSourceValue">AMDGPUImagePseudoSourceValue</a> *<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo11getImagePSVERKNS_11SIInstrInfoE" title='llvm::SIMachineFunctionInfo::getImagePSV' data-ref="_ZN4llvm21SIMachineFunctionInfo11getImagePSVERKNS_11SIInstrInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo11getImagePSVERKNS_11SIInstrInfoE">getImagePSV</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col2 decl" id="832TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="832TII" data-ref-filename="832TII">TII</dfn>) {</td></tr>
<tr><th id="896">896</th><td>    <b>if</b> (!<span class='ref fn fake' title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv" data-ref-filename="_ZNKSt10unique_ptrcvbEv"></span><a class="member field" href="#llvm::SIMachineFunctionInfo::ImagePSV" title='llvm::SIMachineFunctionInfo::ImagePSV' data-ref="llvm::SIMachineFunctionInfo::ImagePSV" data-ref-filename="llvm..SIMachineFunctionInfo..ImagePSV">ImagePSV</a>)</td></tr>
<tr><th id="897">897</th><td>      <a class="member field" href="#llvm::SIMachineFunctionInfo::ImagePSV" title='llvm::SIMachineFunctionInfo::ImagePSV' data-ref="llvm::SIMachineFunctionInfo::ImagePSV" data-ref-filename="llvm..SIMachineFunctionInfo..ImagePSV">ImagePSV</a> <span class='ref fn' title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrITL0__TL0_0_E" data-ref-filename="_ZNSt10unique_ptraSEOSt10unique_ptrITL0__TL0_0_E">=</span> <span class="namespace">std::</span><span class='ref fn' title='std::make_unique' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="type" href="#llvm::AMDGPUImagePseudoSourceValue" title='llvm::AMDGPUImagePseudoSourceValue' data-ref="llvm::AMDGPUImagePseudoSourceValue" data-ref-filename="llvm..AMDGPUImagePseudoSourceValue">AMDGPUImagePseudoSourceValue</a>&gt;(<a class="local col2 ref" href="#832TII" title='TII' data-ref="832TII" data-ref-filename="832TII">TII</a>);</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::ImagePSV" title='llvm::SIMachineFunctionInfo::ImagePSV' data-ref="llvm::SIMachineFunctionInfo::ImagePSV" data-ref-filename="llvm..SIMachineFunctionInfo..ImagePSV">ImagePSV</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>();</td></tr>
<tr><th id="900">900</th><td>  }</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPUGWSResourcePseudoSourceValue" title='llvm::AMDGPUGWSResourcePseudoSourceValue' data-ref="llvm::AMDGPUGWSResourcePseudoSourceValue" data-ref-filename="llvm..AMDGPUGWSResourcePseudoSourceValue">AMDGPUGWSResourcePseudoSourceValue</a> *<dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo9getGWSPSVERKNS_11SIInstrInfoE" title='llvm::SIMachineFunctionInfo::getGWSPSV' data-ref="_ZN4llvm21SIMachineFunctionInfo9getGWSPSVERKNS_11SIInstrInfoE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo9getGWSPSVERKNS_11SIInstrInfoE">getGWSPSV</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col3 decl" id="833TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="833TII" data-ref-filename="833TII">TII</dfn>) {</td></tr>
<tr><th id="903">903</th><td>    <b>if</b> (!<span class='ref fn fake' title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv" data-ref-filename="_ZNKSt10unique_ptrcvbEv"></span><a class="member field" href="#llvm::SIMachineFunctionInfo::GWSResourcePSV" title='llvm::SIMachineFunctionInfo::GWSResourcePSV' data-ref="llvm::SIMachineFunctionInfo::GWSResourcePSV" data-ref-filename="llvm..SIMachineFunctionInfo..GWSResourcePSV">GWSResourcePSV</a>) {</td></tr>
<tr><th id="904">904</th><td>      <a class="member field" href="#llvm::SIMachineFunctionInfo::GWSResourcePSV" title='llvm::SIMachineFunctionInfo::GWSResourcePSV' data-ref="llvm::SIMachineFunctionInfo::GWSResourcePSV" data-ref-filename="llvm..SIMachineFunctionInfo..GWSResourcePSV">GWSResourcePSV</a> <span class='ref fn' title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrITL0__TL0_0_E" data-ref-filename="_ZNSt10unique_ptraSEOSt10unique_ptrITL0__TL0_0_E">=</span></td></tr>
<tr><th id="905">905</th><td>          <span class="namespace">std::</span><span class='ref fn' title='std::make_unique' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="type" href="#llvm::AMDGPUGWSResourcePseudoSourceValue" title='llvm::AMDGPUGWSResourcePseudoSourceValue' data-ref="llvm::AMDGPUGWSResourcePseudoSourceValue" data-ref-filename="llvm..AMDGPUGWSResourcePseudoSourceValue">AMDGPUGWSResourcePseudoSourceValue</a>&gt;(<a class="local col3 ref" href="#833TII" title='TII' data-ref="833TII" data-ref-filename="833TII">TII</a>);</td></tr>
<tr><th id="906">906</th><td>    }</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::GWSResourcePSV" title='llvm::SIMachineFunctionInfo::GWSResourcePSV' data-ref="llvm::SIMachineFunctionInfo::GWSResourcePSV" data-ref-filename="llvm..SIMachineFunctionInfo..GWSResourcePSV">GWSResourcePSV</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>();</td></tr>
<tr><th id="909">909</th><td>  }</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" title='llvm::SIMachineFunctionInfo::getOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo12getOccupancyEv">getOccupancy</dfn>() <em>const</em> {</td></tr>
<tr><th id="912">912</th><td>    <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a>;</td></tr>
<tr><th id="913">913</th><td>  }</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv" title='llvm::SIMachineFunctionInfo::getMinAllowedOccupancy' data-ref="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo22getMinAllowedOccupancyEv">getMinAllowedOccupancy</dfn>() <em>const</em> {</td></tr>
<tr><th id="916">916</th><td>    <b>if</b> (!<a class="member fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv" title='llvm::AMDGPUMachineFunction::isMemoryBound' data-ref="_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction13isMemoryBoundEv">isMemoryBound</a>() &amp;&amp; !<a class="member fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv" title='llvm::AMDGPUMachineFunction::needsWaveLimiter' data-ref="_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction16needsWaveLimiterEv">needsWaveLimiter</a>())</td></tr>
<tr><th id="917">917</th><td>      <b>return</b> <a class="member field" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a>;</td></tr>
<tr><th id="918">918</th><td>    <b>return</b> (<a class="member field" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a> &lt; <var>4</var>) ? <a class="member field" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a> : <var>4</var>;</td></tr>
<tr><th id="919">919</th><td>  }</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE">limitOccupancy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="834MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="834MF" data-ref-filename="834MF">MF</dfn>);</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyEj">limitOccupancy</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="835Limit" title='Limit' data-type='unsigned int' data-ref="835Limit" data-ref-filename="835Limit">Limit</dfn>) {</td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (<a class="member field" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a> &gt; <a class="local col5 ref" href="#835Limit" title='Limit' data-ref="835Limit" data-ref-filename="835Limit">Limit</a>)</td></tr>
<tr><th id="925">925</th><td>      <a class="member field" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a> = <a class="local col5 ref" href="#835Limit" title='Limit' data-ref="835Limit" data-ref-filename="835Limit">Limit</a>;</td></tr>
<tr><th id="926">926</th><td>  }</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZN4llvm21SIMachineFunctionInfo17increaseOccupancyERKNS_15MachineFunctionEj" title='llvm::SIMachineFunctionInfo::increaseOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo17increaseOccupancyERKNS_15MachineFunctionEj" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo17increaseOccupancyERKNS_15MachineFunctionEj">increaseOccupancy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="836MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="836MF" data-ref-filename="836MF">MF</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="837Limit" title='Limit' data-type='unsigned int' data-ref="837Limit" data-ref-filename="837Limit">Limit</dfn>) {</td></tr>
<tr><th id="929">929</th><td>    <b>if</b> (<a class="member field" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a> &lt; <a class="local col7 ref" href="#837Limit" title='Limit' data-ref="837Limit" data-ref-filename="837Limit">Limit</a>)</td></tr>
<tr><th id="930">930</th><td>      <a class="member field" href="#llvm::SIMachineFunctionInfo::Occupancy" title='llvm::SIMachineFunctionInfo::Occupancy' data-ref="llvm::SIMachineFunctionInfo::Occupancy" data-ref-filename="llvm..SIMachineFunctionInfo..Occupancy">Occupancy</a> = <a class="local col7 ref" href="#837Limit" title='Limit' data-ref="837Limit" data-ref-filename="837Limit">Limit</a>;</td></tr>
<tr><th id="931">931</th><td>    <a class="member fn" href="#_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" title='llvm::SIMachineFunctionInfo::limitOccupancy' data-ref="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm21SIMachineFunctionInfo14limitOccupancyERKNS_15MachineFunctionE">limitOccupancy</a>(<a class="local col6 ref" href="#836MF" title='MF' data-ref="836MF" data-ref-filename="836MF">MF</a>);</td></tr>
<tr><th id="932">932</th><td>  }</td></tr>
<tr><th id="933">933</th><td>};</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_AMDGPU_SIMACHINEFUNCTIONINFO_H</u></td></tr>
<tr><th id="938">938</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAsmPrinter.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>