Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  2 16:01:07 2021
| Host         : DESKTOP-MLV1D95 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (373)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (12)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (373)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: ck_io0 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io1 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io10 (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ck_io11 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io2 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io3 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io4 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io5 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io6 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io7 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io8 (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ck_io9 (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/cnt_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/cnt_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: door_lock_system/disp_cnt/display_time_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/reset_disp_reg_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/reset_disp_reg_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/reset_disp_reg_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: door_lock_system/disp_cnt/set_disp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.495        0.000                      0                   60        0.105        0.000                      0                   60        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.226        0.000                      0                   30        0.105        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.495        0.000                      0                   30        0.546        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.996ns (74.928%)  route 0.668ns (25.072%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.657    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.991 r  door_lock_system/disp_cnt/display_time_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.991    door_lock_system/disp_cnt/display_time_reg[29]_i_1_n_6
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[30]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[30]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.885ns (73.838%)  route 0.668ns (26.162%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.657    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.880 r  door_lock_system/disp_cnt/display_time_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.880    door_lock_system/disp_cnt/display_time_reg[29]_i_1_n_7
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[29]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[29]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.882ns (73.807%)  route 0.668ns (26.193%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.877 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.877    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_6
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[26]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[26]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.861ns (73.589%)  route 0.668ns (26.411%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.856    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_4
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[28]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[28]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 1.787ns (72.793%)  route 0.668ns (27.207%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.782 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.782    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_5
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[27]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[27]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.771ns (72.615%)  route 0.668ns (27.385%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.766 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.766    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_7
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[25]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[25]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 1.768ns (72.581%)  route 0.668ns (27.419%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.763 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.763    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_6
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[22]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[22]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 1.747ns (72.343%)  route 0.668ns (27.657%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.742 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.742    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_4
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[24]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[24]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 1.673ns (71.468%)  route 0.668ns (28.532%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.668 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.668    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_5
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[23]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.657ns (71.272%)  route 0.668ns (28.728%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[3]/Q
                         net (fo=2, routed)           0.667     6.450    door_lock_system/disp_cnt/display_time_reg[3]
    SLICE_X7Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.574 r  door_lock_system/disp_cnt/display_time[1]_i_4/O
                         net (fo=1, routed)           0.000     6.574    door_lock_system/disp_cnt/display_time[1]_i_4_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.972 r  door_lock_system/disp_cnt/display_time_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    door_lock_system/disp_cnt/display_time_reg[1]_i_2_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  door_lock_system/disp_cnt/display_time_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    door_lock_system/disp_cnt/display_time_reg[5]_i_1_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  door_lock_system/disp_cnt/display_time_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    door_lock_system/disp_cnt/display_time_reg[9]_i_1_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  door_lock_system/disp_cnt/display_time_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    door_lock_system/disp_cnt/display_time_reg[13]_i_1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.429    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.652 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.652    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_7
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[21]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)        0.062    15.217    door_lock_system/disp_cnt/display_time_reg[21]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_7
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[21]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_5
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_6
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[22]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_4
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[24]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_7
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_5
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.073 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.073    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_6
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[26]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.073 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.073    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_4
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[28]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.076 r  door_lock_system/disp_cnt/display_time_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.076    door_lock_system/disp_cnt/display_time_reg[29]_i_1_n_7
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[29]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y102         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.469ns (79.631%)  route 0.120ns (20.369%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    door_lock_system/disp_cnt/clk
    SLICE_X7Y99          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  door_lock_system/disp_cnt/display_time_reg[20]/Q
                         net (fo=2, routed)           0.119     1.784    door_lock_system/disp_cnt/display_time_reg[20]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  door_lock_system/disp_cnt/display_time_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    door_lock_system/disp_cnt/display_time_reg[17]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  door_lock_system/disp_cnt/display_time_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    door_lock_system/disp_cnt/display_time_reg[21]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.022 r  door_lock_system/disp_cnt/display_time_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.022    door_lock_system/disp_cnt/display_time_reg[25]_i_1_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.112 r  door_lock_system/disp_cnt/display_time_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.112    door_lock_system/disp_cnt/display_time_reg[29]_i_1_n_6
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    door_lock_system/disp_cnt/clk
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[30]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y102         FDCE (Hold_fdce_C_D)         0.105     1.893    door_lock_system/disp_cnt/display_time_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     door_lock_system/disp_cnt/display_time_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     door_lock_system/disp_cnt/display_time_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y97     door_lock_system/disp_cnt/display_time_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     door_lock_system/disp_cnt/display_time_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     door_lock_system/disp_cnt/display_time_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     door_lock_system/disp_cnt/display_time_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     door_lock_system/disp_cnt/display_time_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y99     door_lock_system/disp_cnt/display_time_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y99     door_lock_system/disp_cnt/display_time_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     door_lock_system/disp_cnt/display_time_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    door_lock_system/disp_cnt/display_time_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    door_lock_system/disp_cnt/display_time_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    door_lock_system/disp_cnt/display_time_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    door_lock_system/disp_cnt/display_time_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    door_lock_system/disp_cnt/display_time_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    door_lock_system/disp_cnt/display_time_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    door_lock_system/disp_cnt/display_time_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    door_lock_system/disp_cnt/display_time_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    door_lock_system/disp_cnt/display_time_reg[29]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     door_lock_system/disp_cnt/display_time_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     door_lock_system/disp_cnt/display_time_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y97     door_lock_system/disp_cnt/display_time_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     door_lock_system/disp_cnt/display_time_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     door_lock_system/disp_cnt/display_time_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     door_lock_system/disp_cnt/display_time_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     door_lock_system/disp_cnt/display_time_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y99     door_lock_system/disp_cnt/display_time_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y99     door_lock_system/disp_cnt/display_time_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y99     door_lock_system/disp_cnt/display_time_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.828ns (21.081%)  route 3.100ns (78.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          1.028     9.254    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y100         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[21]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[21]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.828ns (21.081%)  route 3.100ns (78.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          1.028     9.254    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y100         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[22]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[22]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.828ns (21.081%)  route 3.100ns (78.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          1.028     9.254    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y100         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[23]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.828ns (21.081%)  route 3.100ns (78.919%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          1.028     9.254    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y100         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[24]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y100         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[24]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.130%)  route 3.091ns (78.870%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          1.019     9.245    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y102         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[29]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[29]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.130%)  route 3.091ns (78.870%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          1.019     9.245    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y102         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y102         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[30]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[30]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.110%)  route 2.917ns (77.890%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.846     9.072    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y101         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[25]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[25]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.110%)  route 2.917ns (77.890%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.846     9.072    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y101         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[26]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[26]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.110%)  route 2.917ns (77.890%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.846     9.072    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y101         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[27]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[27]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.110%)  route 2.917ns (77.890%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  door_lock_system/disp_cnt/display_time_reg[6]/Q
                         net (fo=2, routed)           0.829     6.612    door_lock_system/disp_cnt/display_time_reg[6]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.124     6.736 r  door_lock_system/disp_cnt/cnt_reg[2]_i_10/O
                         net (fo=1, routed)           0.662     7.398    door_lock_system/disp_cnt/cnt_reg[2]_i_10_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I3_O)        0.124     7.522 f  door_lock_system/disp_cnt/cnt_reg[2]_i_6/O
                         net (fo=3, routed)           0.580     8.102    door_lock_system/disp_cnt/cnt_reg[2]_i_6_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.124     8.226 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.846     9.072    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y101         FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    door_lock_system/disp_cnt/clk
    SLICE_X7Y101         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[28]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    door_lock_system/disp_cnt/display_time_reg[28]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.231ns (31.617%)  route 0.500ns (68.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.140     2.248    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y97          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.875     2.040    door_lock_system/disp_cnt/clk
    SLICE_X7Y97          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[10]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.702    door_lock_system/disp_cnt/display_time_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.231ns (31.617%)  route 0.500ns (68.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.140     2.248    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y97          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.875     2.040    door_lock_system/disp_cnt/clk
    SLICE_X7Y97          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[11]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.702    door_lock_system/disp_cnt/display_time_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.231ns (31.617%)  route 0.500ns (68.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.140     2.248    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y97          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.875     2.040    door_lock_system/disp_cnt/clk
    SLICE_X7Y97          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[12]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.702    door_lock_system/disp_cnt/display_time_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.231ns (31.617%)  route 0.500ns (68.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.140     2.248    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y97          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.875     2.040    door_lock_system/disp_cnt/clk
    SLICE_X7Y97          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[9]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.702    door_lock_system/disp_cnt/display_time_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.951%)  route 0.595ns (72.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.236     2.344    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y96          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[5]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X7Y96          FDCE (Remov_fdce_C_CLR)     -0.092     1.701    door_lock_system/disp_cnt/display_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.951%)  route 0.595ns (72.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.236     2.344    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y96          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[6]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X7Y96          FDCE (Remov_fdce_C_CLR)     -0.092     1.701    door_lock_system/disp_cnt/display_time_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.951%)  route 0.595ns (72.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.236     2.344    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y96          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[7]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X7Y96          FDCE (Remov_fdce_C_CLR)     -0.092     1.701    door_lock_system/disp_cnt/display_time_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.951%)  route 0.595ns (72.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.236     2.344    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y96          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    door_lock_system/disp_cnt/clk
    SLICE_X7Y96          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[8]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X7Y96          FDCE (Remov_fdce_C_CLR)     -0.092     1.701    door_lock_system/disp_cnt/display_time_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.231ns (26.240%)  route 0.649ns (73.760%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.290     2.398    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y95          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[1]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X7Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.701    door_lock_system/disp_cnt/display_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 door_lock_system/disp_cnt/display_time_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_lock_system/disp_cnt/display_time_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.231ns (26.240%)  route 0.649ns (73.760%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    door_lock_system/disp_cnt/clk
    SLICE_X7Y100         FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  door_lock_system/disp_cnt/display_time_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    door_lock_system/disp_cnt/display_time_reg[23]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.770 f  door_lock_system/disp_cnt/cnt_reg[2]_i_9/O
                         net (fo=3, routed)           0.292     2.063    door_lock_system/disp_cnt/cnt_reg[2]_i_9_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I2_O)        0.045     2.108 f  door_lock_system/disp_cnt/display_time[1]_i_3/O
                         net (fo=30, routed)          0.290     2.398    door_lock_system/disp_cnt/display_time[1]_i_3_n_0
    SLICE_X7Y95          FDCE                                         f  door_lock_system/disp_cnt/display_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    door_lock_system/disp_cnt/clk
    SLICE_X7Y95          FDCE                                         r  door_lock_system/disp_cnt/display_time_reg[2]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X7Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.701    door_lock_system/disp_cnt/display_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.696    





