#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Wed Jun  2 20:35:34 2021
# Process ID: 6560
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15800 E:\Xilinx_project\HDL_projects_for_digital_circuit_course\digital_circuit_course\Modulo-8_3-bit_Binary_Counter\Modulo-8_3-bit_Binary_Counter.xpr
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/vivado.log
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_files/Vivado/2020.2/data/ip'.
file mkdir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.srcs/sim_1/new/counter_tb.vhd w ]
add_files -fileset sim_1 E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.srcs/sim_1/new/counter_tb.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_flip_flop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_flip_flop_vlog.prj"
"xvhdl --incr --relax -prj d_flip_flop_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.srcs/sim_1/new/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xelab -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_flip_flop_behav -key {Behavioral:sim_1:Functional:d_flip_flop} -tclbatch {d_flip_flop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source d_flip_flop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_flip_flop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_flip_flop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_flip_flop_vlog.prj"
"xvhdl --incr --relax -prj d_flip_flop_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xelab -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_flip_flop_behav -key {Behavioral:sim_1:Functional:d_flip_flop} -tclbatch {d_flip_flop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source d_flip_flop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_flip_flop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_flip_flop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_flip_flop_vlog.prj"
"xvhdl --incr --relax -prj d_flip_flop_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.srcs/sim_1/new/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xelab -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_flip_flop_behav -key {Behavioral:sim_1:Functional:d_flip_flop} -tclbatch {d_flip_flop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source d_flip_flop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_flip_flop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_flip_flop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_flip_flop_vlog.prj"
"xvhdl --incr --relax -prj d_flip_flop_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xelab -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_flip_flop_behav -key {Behavioral:sim_1:Functional:d_flip_flop} -tclbatch {d_flip_flop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source d_flip_flop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_flip_flop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Program_files/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_flip_flop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_flip_flop_vlog.prj"
"xvhdl --incr --relax -prj d_flip_flop_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
"xelab -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 93e185382d19416a8eaa0ff377871b9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_flip_flop_behav xil_defaultlib.d_flip_flop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/Modulo-8_3-bit_Binary_Counter/Modulo-8_3-bit_Binary_Counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_flip_flop_behav -key {Behavioral:sim_1:Functional:d_flip_flop} -tclbatch {d_flip_flop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source d_flip_flop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_flip_flop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  2 21:24:50 2021...
