/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [5:0] _05_;
  wire [5:0] _06_;
  wire [7:0] _07_;
  reg [3:0] _08_;
  wire [3:0] _09_;
  wire [10:0] _10_;
  reg [10:0] _11_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_35z;
  wire [51:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_53z;
  wire [8:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = !(celloutsig_0_3z ? celloutsig_0_0z : celloutsig_0_10z[2]);
  assign celloutsig_0_24z = !(celloutsig_0_8z ? celloutsig_0_13z[1] : _00_);
  assign celloutsig_1_0z = ~(in_data[182] | in_data[169]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z | celloutsig_1_3z);
  assign celloutsig_0_39z = ~((celloutsig_0_21z | celloutsig_0_5z[0]) & (celloutsig_0_30z[5] | celloutsig_0_3z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[9] | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_7z[3]));
  assign celloutsig_0_8z = ~((_02_ | _03_) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_1_6z = in_data[145] | ~(in_data[147]);
  assign celloutsig_0_52z = ~(celloutsig_0_24z ^ _04_);
  assign celloutsig_0_30z = { _05_[5:4], _03_, _05_[2:0] } + { in_data[29:28], _06_[3:1], _01_ };
  assign celloutsig_0_13z = in_data[80:74] + { celloutsig_0_7z[4:1], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_0z };
  reg [7:0] _24_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _24_ <= 8'h00;
    else _24_ <= { in_data[53:48], celloutsig_0_2z, celloutsig_0_3z };
  assign { _02_, _07_[6:0] } = _24_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 4'h0;
    else _08_ <= { _05_[4], _03_, celloutsig_0_3z, celloutsig_0_2z };
  reg [3:0] _26_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _26_ <= 4'h0;
    else _26_ <= { _05_[5:4], _03_, _05_[2] };
  assign { _04_, _00_, _09_[1:0] } = _26_;
  reg [6:0] _27_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _27_ <= 7'h00;
    else _27_ <= in_data[57:51];
  assign { _05_[5:4], _03_, _05_[2:0], _10_[0] } = _27_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 11'h000;
    else _11_ <= { in_data[93:90], _05_[5:4], _03_, _05_[2:0], _10_[0] };
  reg [3:0] _29_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _29_ <= 4'h0;
    else _29_ <= _07_[4:1];
  assign { _06_[3:1], _01_ } = _29_;
  assign celloutsig_0_53z = { _05_[5:4], _03_, _05_[2:0], _10_[0] } & { celloutsig_0_38z[1:0], celloutsig_0_39z, _06_[3:1], _01_ };
  assign celloutsig_1_7z = { celloutsig_1_2z[13:11], celloutsig_1_4z, celloutsig_1_0z } & { celloutsig_1_2z[16:13], celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[60:53], celloutsig_0_3z } & { celloutsig_0_0z, _02_, _07_[6:0] };
  assign celloutsig_0_16z = { _11_[5], celloutsig_0_7z[4:1], celloutsig_0_2z } & celloutsig_0_12z;
  assign celloutsig_0_20z = _11_[10:4] & { _02_, _07_[6:2], celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[121:112], celloutsig_1_1z } / { 1'h1, celloutsig_1_1z[6:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_14z[4:1] / { 1'h1, celloutsig_1_14z[2:0] };
  assign celloutsig_1_19z = { celloutsig_1_16z[6:2], celloutsig_1_3z, celloutsig_1_15z } / { 1'h1, celloutsig_1_14z };
  assign celloutsig_0_0z = in_data[65:63] < in_data[83:81];
  assign celloutsig_0_15z = in_data[22:18] < { _05_[5:4], _03_, _05_[2], celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, _08_ } < { _00_, celloutsig_0_12z };
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_2z } < { celloutsig_0_13z[6:5], _05_[5:4], _03_, _05_[2:0], _10_[0] };
  assign celloutsig_1_15z = celloutsig_1_12z[3] & ~(celloutsig_1_12z[9]);
  assign celloutsig_0_2z = in_data[77] & ~(in_data[60]);
  assign celloutsig_1_16z = { celloutsig_1_2z[11:9], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_4z } % { 1'h1, celloutsig_1_14z[4:3], celloutsig_1_1z };
  assign celloutsig_0_12z = { _10_[0], celloutsig_0_7z[4:1], celloutsig_0_2z } % { 1'h1, in_data[81:77] };
  assign celloutsig_1_1z = in_data[122] ? { in_data[182:176], celloutsig_1_0z, celloutsig_1_0z } : in_data[140:132];
  assign celloutsig_1_13z = celloutsig_1_7z[4] ? celloutsig_1_1z : celloutsig_1_12z[8:0];
  assign celloutsig_0_7z[4:1] = in_data[36] ? { celloutsig_0_5z[8:6], celloutsig_0_3z } : _08_;
  assign celloutsig_0_17z = _11_[2] ? { celloutsig_0_16z[2], celloutsig_0_10z } : { celloutsig_0_7z[2:1], celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_13z[3], _04_, _00_, _09_[1:0] } != { _08_[2:0], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_8z = celloutsig_1_2z[16:0] != { celloutsig_1_2z[17:2], celloutsig_1_6z };
  assign celloutsig_0_21z = { _11_[6:4], celloutsig_0_3z } != in_data[93:90];
  assign celloutsig_0_38z = - celloutsig_0_36z[45:42];
  assign celloutsig_1_14z = - { celloutsig_1_13z[7:3], celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_2z[18:2], celloutsig_1_8z } !== in_data[169:152];
  assign celloutsig_0_35z = { celloutsig_0_30z[2:1], celloutsig_0_23z } | celloutsig_0_12z[4:2];
  assign celloutsig_0_36z = { in_data[57:35], _04_, _00_, _09_[1:0], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_11z } | { celloutsig_0_17z[6:1], _11_, _11_, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_1_12z = { celloutsig_1_7z[4], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z } - { in_data[140:129], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_10z = { celloutsig_0_5z[7:5], _08_ } - in_data[82:76];
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_6z) | in_data[121]);
  assign celloutsig_0_3z = ~((_05_[0] & in_data[32]) | (in_data[35] & celloutsig_0_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z[5] & in_data[104]) | (celloutsig_1_1z[3] & celloutsig_1_0z));
  assign _05_[3] = _03_;
  assign { _06_[5:4], _06_[0] } = { in_data[29:28], _01_ };
  assign _07_[7] = _02_;
  assign _09_[3:2] = { _04_, _00_ };
  assign _10_[10:1] = { in_data[93:90], _05_[5:4], _03_, _05_[2:0] };
  assign celloutsig_0_7z[0] = celloutsig_0_2z;
  assign { out_data[131:128], out_data[102:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
