
7-5. ICM20602 DC Bias Remove.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098d4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000072c  08009a68  08009a68  00019a68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a194  0800a194  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a194  0800a194  0001a194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a19c  0800a19c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a19c  0800a19c  0001a19c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1a0  0800a1a0  0001a1a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a1a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00000234  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000410  20000410  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013e7d  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c38  00000000  00000000  00034089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013c8  00000000  00000000  00037cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001220  00000000  00000000  00039090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00007839  00000000  00000000  0003a2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000171b6  00000000  00000000  00041ae9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9ca2  00000000  00000000  00058c9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00132941  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006110  00000000  00000000  00132994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009a4c 	.word	0x08009a4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08009a4c 	.word	0x08009a4c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	601a      	str	r2, [r3, #0]
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f023 0210 	bic.w	r2, r3, #16
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	431a      	orrs	r2, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	605a      	str	r2, [r3, #4]
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d101      	bne.n	8000f0a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000f06:	2301      	movs	r3, #1
 8000f08:	e000      	b.n	8000f0c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	f003 0302 	and.w	r3, r3, #2
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d101      	bne.n	8000f30 <LL_SPI_IsActiveFlag_TXE+0x18>
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e000      	b.n	8000f32 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b083      	sub	sp, #12
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	330c      	adds	r3, #12
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	b2db      	uxtb	r3, r3
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	b085      	sub	sp, #20
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
 8000f62:	460b      	mov	r3, r1
 8000f64:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	330c      	adds	r3, #12
 8000f6a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	78fa      	ldrb	r2, [r7, #3]
 8000f70:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000f72:	bf00      	nop
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	b083      	sub	sp, #12
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
 8000f86:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	691a      	ldr	r2, [r3, #16]
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	683a      	ldr	r2, [r7, #0]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	bf0c      	ite	eq
 8000f96:	2301      	moveq	r3, #1
 8000f98:	2300      	movne	r3, #0
 8000f9a:	b2db      	uxtb	r3, r3
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	683a      	ldr	r2, [r7, #0]
 8000fb6:	619a      	str	r2, [r3, #24]
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	041a      	lsls	r2, r3, #16
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	619a      	str	r2, [r3, #24]
}
 8000fd6:	bf00      	nop
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
	...

08000fe4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ff0:	4907      	ldr	r1, [pc, #28]	; (8001010 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ff8:	4b05      	ldr	r3, [pc, #20]	; (8001010 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ffa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4013      	ands	r3, r2
 8001000:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001002:	68fb      	ldr	r3, [r7, #12]
}
 8001004:	bf00      	nop
 8001006:	3714      	adds	r7, #20
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	40023800 	.word	0x40023800

08001014 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800101c:	4b08      	ldr	r3, [pc, #32]	; (8001040 <LL_APB1_GRP1_EnableClock+0x2c>)
 800101e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001020:	4907      	ldr	r1, [pc, #28]	; (8001040 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4313      	orrs	r3, r2
 8001026:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001028:	4b05      	ldr	r3, [pc, #20]	; (8001040 <LL_APB1_GRP1_EnableClock+0x2c>)
 800102a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4013      	ands	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001032:	68fb      	ldr	r3, [r7, #12]
}
 8001034:	bf00      	nop
 8001036:	3714      	adds	r7, #20
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	40023800 	.word	0x40023800

08001044 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b090      	sub	sp, #64	; 0x40
 8001048:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800104a:	f107 0318 	add.w	r3, r7, #24
 800104e:	2228      	movs	r2, #40	; 0x28
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f005 ff4e 	bl	8006ef4 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	463b      	mov	r3, r7
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]
 8001066:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001068:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800106c:	f7ff ffd2 	bl	8001014 <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001070:	2002      	movs	r0, #2
 8001072:	f7ff ffb7 	bl	8000fe4 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001076:	2004      	movs	r0, #4
 8001078:	f7ff ffb4 	bl	8000fe4 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800107c:	2001      	movs	r0, #1
 800107e:	f7ff ffb1 	bl	8000fe4 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8001082:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001086:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001088:	2302      	movs	r3, #2
 800108a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800108c:	2303      	movs	r3, #3
 800108e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001094:	2300      	movs	r3, #0
 8001096:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001098:	2305      	movs	r3, #5
 800109a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	4841      	ldr	r0, [pc, #260]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010a2:	f004 ff02 	bl	8005eaa <LL_GPIO_Init>

	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80010aa:	f44f 7382 	mov.w	r3, #260	; 0x104
 80010ae:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80010b0:	2300      	movs	r3, #0
 80010b2:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80010b4:	2302      	movs	r3, #2
 80010b6:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80010b8:	2301      	movs	r3, #1
 80010ba:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80010bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80010c2:	2318      	movs	r3, #24
 80010c4:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80010c6:	2300      	movs	r3, #0
 80010c8:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80010ce:	230a      	movs	r3, #10
 80010d0:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80010d2:	f107 0318 	add.w	r3, r7, #24
 80010d6:	4619      	mov	r1, r3
 80010d8:	4834      	ldr	r0, [pc, #208]	; (80011ac <BNO080_GPIO_SPI_Initialization+0x168>)
 80010da:	f005 f8b6 	bl	800624a <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80010de:	2100      	movs	r1, #0
 80010e0:	4832      	ldr	r0, [pc, #200]	; (80011ac <BNO080_GPIO_SPI_Initialization+0x168>)
 80010e2:	f7ff fef3 	bl	8000ecc <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80010e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ea:	4831      	ldr	r0, [pc, #196]	; (80011b0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80010ec:	f7ff ff6a 	bl	8000fc4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80010f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010f4:	482c      	ldr	r0, [pc, #176]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x164>)
 80010f6:	f7ff ff65 	bl	8000fc4 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80010fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010fe:	482d      	ldr	r0, [pc, #180]	; (80011b4 <BNO080_GPIO_SPI_Initialization+0x170>)
 8001100:	f7ff ff60 	bl	8000fc4 <LL_GPIO_ResetOutputPin>

	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 8001104:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001108:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800110a:	2301      	movs	r3, #1
 800110c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800110e:	2303      	movs	r3, #3
 8001110:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 800111a:	463b      	mov	r3, r7
 800111c:	4619      	mov	r1, r3
 800111e:	4822      	ldr	r0, [pc, #136]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001120:	f004 fec3 	bl	8005eaa <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8001124:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001128:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800112a:	2301      	movs	r3, #1
 800112c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800112e:	2303      	movs	r3, #3
 8001130:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 800113a:	463b      	mov	r3, r7
 800113c:	4619      	mov	r1, r3
 800113e:	481c      	ldr	r0, [pc, #112]	; (80011b0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001140:	f004 feb3 	bl	8005eaa <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8001144:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001148:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800114a:	2301      	movs	r3, #1
 800114c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800114e:	2303      	movs	r3, #3
 8001150:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 800115a:	463b      	mov	r3, r7
 800115c:	4619      	mov	r1, r3
 800115e:	4815      	ldr	r0, [pc, #84]	; (80011b4 <BNO080_GPIO_SPI_Initialization+0x170>)
 8001160:	f004 fea3 	bl	8005eaa <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8001164:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001168:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800116a:	2300      	movs	r3, #0
 800116c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800116e:	2301      	movs	r3, #1
 8001170:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 8001172:	463b      	mov	r3, r7
 8001174:	4619      	mov	r1, r3
 8001176:	480e      	ldr	r0, [pc, #56]	; (80011b0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001178:	f004 fe97 	bl	8005eaa <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 800117c:	480b      	ldr	r0, [pc, #44]	; (80011ac <BNO080_GPIO_SPI_Initialization+0x168>)
 800117e:	f7ff fe95 	bl	8000eac <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 8001182:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001186:	4808      	ldr	r0, [pc, #32]	; (80011a8 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001188:	f7ff ff0e 	bl	8000fa8 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 800118c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001190:	4808      	ldr	r0, [pc, #32]	; (80011b4 <BNO080_GPIO_SPI_Initialization+0x170>)
 8001192:	f7ff ff09 	bl	8000fa8 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 8001196:	f44f 7100 	mov.w	r1, #512	; 0x200
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <BNO080_GPIO_SPI_Initialization+0x16c>)
 800119c:	f7ff ff04 	bl	8000fa8 <LL_GPIO_SetOutputPin>
}
 80011a0:	bf00      	nop
 80011a2:	3740      	adds	r7, #64	; 0x40
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40020400 	.word	0x40020400
 80011ac:	40003800 	.word	0x40003800
 80011b0:	40020800 	.word	0x40020800
 80011b4:	40020000 	.word	0x40020000

080011b8 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80011be:	f7ff ff41 	bl	8001044 <BNO080_GPIO_SPI_Initialization>

	printf("Checking BNO080...");
 80011c2:	482e      	ldr	r0, [pc, #184]	; (800127c <BNO080_Initialization+0xc4>)
 80011c4:	f006 fb08 	bl	80077d8 <iprintf>

	CHIP_DESELECT(BNO080);
 80011c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011cc:	482c      	ldr	r0, [pc, #176]	; (8001280 <BNO080_Initialization+0xc8>)
 80011ce:	f7ff feeb 	bl	8000fa8 <LL_GPIO_SetOutputPin>

	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80011d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d6:	482b      	ldr	r0, [pc, #172]	; (8001284 <BNO080_Initialization+0xcc>)
 80011d8:	f7ff fee6 	bl	8000fa8 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 80011dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e0:	4829      	ldr	r0, [pc, #164]	; (8001288 <BNO080_Initialization+0xd0>)
 80011e2:	f7ff feef 	bl	8000fc4 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80011e6:	20c8      	movs	r0, #200	; 0xc8
 80011e8:	f002 fd3e 	bl	8003c68 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80011ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011f0:	4825      	ldr	r0, [pc, #148]	; (8001288 <BNO080_Initialization+0xd0>)
 80011f2:	f7ff fed9 	bl	8000fa8 <LL_GPIO_SetOutputPin>

	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80011f6:	f000 f8d7 	bl	80013a8 <BNO080_waitForSPI>

	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80011fa:	f000 f8d5 	bl	80013a8 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80011fe:	f000 f8f7 	bl	80013f0 <BNO080_receivePacket>

	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 8001202:	f000 f8d1 	bl	80013a8 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8001206:	f000 f8f3 	bl	80013f0 <BNO080_receivePacket>

	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 800120a:	4b20      	ldr	r3, [pc, #128]	; (800128c <BNO080_Initialization+0xd4>)
 800120c:	22f9      	movs	r2, #249	; 0xf9
 800120e:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 8001210:	4b1e      	ldr	r3, [pc, #120]	; (800128c <BNO080_Initialization+0xd4>)
 8001212:	2200      	movs	r2, #0
 8001214:	705a      	strb	r2, [r3, #1]

	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8001216:	2102      	movs	r1, #2
 8001218:	2002      	movs	r0, #2
 800121a:	f000 f959 	bl	80014d0 <BNO080_sendPacket>

	//Now we wait for response
	BNO080_waitForSPI();
 800121e:	f000 f8c3 	bl	80013a8 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 8001222:	f000 f8e5 	bl	80013f0 <BNO080_receivePacket>
 8001226:	4603      	mov	r3, r0
 8001228:	2b01      	cmp	r3, #1
 800122a:	d11b      	bne.n	8001264 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 800122c:	4b18      	ldr	r3, [pc, #96]	; (8001290 <BNO080_Initialization+0xd8>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4619      	mov	r1, r3
 8001232:	4b17      	ldr	r3, [pc, #92]	; (8001290 <BNO080_Initialization+0xd8>)
 8001234:	785b      	ldrb	r3, [r3, #1]
 8001236:	461a      	mov	r2, r3
 8001238:	4b15      	ldr	r3, [pc, #84]	; (8001290 <BNO080_Initialization+0xd8>)
 800123a:	789b      	ldrb	r3, [r3, #2]
 800123c:	4618      	mov	r0, r3
 800123e:	4b14      	ldr	r3, [pc, #80]	; (8001290 <BNO080_Initialization+0xd8>)
 8001240:	78db      	ldrb	r3, [r3, #3]
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	4603      	mov	r3, r0
 8001246:	4813      	ldr	r0, [pc, #76]	; (8001294 <BNO080_Initialization+0xdc>)
 8001248:	f006 fac6 	bl	80077d8 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 800124c:	4b0f      	ldr	r3, [pc, #60]	; (800128c <BNO080_Initialization+0xd4>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2bf8      	cmp	r3, #248	; 0xf8
 8001252:	d107      	bne.n	8001264 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8001254:	4b0d      	ldr	r3, [pc, #52]	; (800128c <BNO080_Initialization+0xd4>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4619      	mov	r1, r3
 800125a:	480f      	ldr	r0, [pc, #60]	; (8001298 <BNO080_Initialization+0xe0>)
 800125c:	f006 fabc 	bl	80077d8 <iprintf>
			return (0);
 8001260:	2300      	movs	r3, #0
 8001262:	e007      	b.n	8001274 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}

	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8001264:	4b09      	ldr	r3, [pc, #36]	; (800128c <BNO080_Initialization+0xd4>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	22f8      	movs	r2, #248	; 0xf8
 800126a:	4619      	mov	r1, r3
 800126c:	480b      	ldr	r0, [pc, #44]	; (800129c <BNO080_Initialization+0xe4>)
 800126e:	f006 fab3 	bl	80077d8 <iprintf>
	return (1); //Something went wrong
 8001272:	2301      	movs	r3, #1
}
 8001274:	4618      	mov	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	08009a68 	.word	0x08009a68
 8001280:	40020400 	.word	0x40020400
 8001284:	40020000 	.word	0x40020000
 8001288:	40020800 	.word	0x40020800
 800128c:	200001fc 	.word	0x200001fc
 8001290:	200001f8 	.word	0x200001f8
 8001294:	08009a7c 	.word	0x08009a7c
 8001298:	08009a94 	.word	0x08009a94
 800129c:	08009ab4 	.word	0x08009ab4

080012a0 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 80012aa:	bf00      	nop
 80012ac:	480c      	ldr	r0, [pc, #48]	; (80012e0 <SPI2_SendByte+0x40>)
 80012ae:	f7ff fe33 	bl	8000f18 <LL_SPI_IsActiveFlag_TXE>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d0f9      	beq.n	80012ac <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4808      	ldr	r0, [pc, #32]	; (80012e0 <SPI2_SendByte+0x40>)
 80012be:	f7ff fe4c 	bl	8000f5a <LL_SPI_TransmitData8>

	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80012c2:	bf00      	nop
 80012c4:	4806      	ldr	r0, [pc, #24]	; (80012e0 <SPI2_SendByte+0x40>)
 80012c6:	f7ff fe14 	bl	8000ef2 <LL_SPI_IsActiveFlag_RXNE>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d0f9      	beq.n	80012c4 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80012d0:	4803      	ldr	r0, [pc, #12]	; (80012e0 <SPI2_SendByte+0x40>)
 80012d2:	f7ff fe34 	bl	8000f3e <LL_SPI_ReceiveData8>
 80012d6:	4603      	mov	r3, r0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40003800 	.word	0x40003800

080012e4 <BNO080_enableRotationVector>:
	return fixedPointValue * powf(2, qPoint * -1);
}

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	2200      	movs	r2, #0
 80012f2:	4619      	mov	r1, r3
 80012f4:	2005      	movs	r0, #5
 80012f6:	f000 f805 	bl	8001304 <BNO080_setFeatureCommand>
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
 8001310:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8001312:	4b24      	ldr	r3, [pc, #144]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001314:	22fd      	movs	r2, #253	; 0xfd
 8001316:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001318:	4a22      	ldr	r2, [pc, #136]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 800131e:	4b21      	ldr	r3, [pc, #132]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001320:	2200      	movs	r2, #0
 8001322:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8001324:	4b1f      	ldr	r3, [pc, #124]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001326:	2200      	movs	r2, #0
 8001328:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 800132a:	4b1e      	ldr	r3, [pc, #120]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800132c:	2200      	movs	r2, #0
 800132e:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	b2da      	uxtb	r2, r3
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001336:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	0a1b      	lsrs	r3, r3, #8
 800133c:	b2da      	uxtb	r2, r3
 800133e:	4b19      	ldr	r3, [pc, #100]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001340:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	0c1b      	lsrs	r3, r3, #16
 8001346:	b2da      	uxtb	r2, r3
 8001348:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800134a:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	0e1b      	lsrs	r3, r3, #24
 8001350:	b2da      	uxtb	r2, r3
 8001352:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001354:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001356:	4b13      	ldr	r3, [pc, #76]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001358:	2200      	movs	r2, #0
 800135a:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 800135c:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800135e:	2200      	movs	r2, #0
 8001360:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8001362:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001364:	2200      	movs	r2, #0
 8001366:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001368:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800136a:	2200      	movs	r2, #0
 800136c:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001374:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	0a1b      	lsrs	r3, r3, #8
 800137a:	b2da      	uxtb	r2, r3
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 800137e:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	0c1b      	lsrs	r3, r3, #16
 8001384:	b2da      	uxtb	r2, r3
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001388:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	0e1b      	lsrs	r3, r3, #24
 800138e:	b2da      	uxtb	r2, r3
 8001390:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <BNO080_setFeatureCommand+0xa0>)
 8001392:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001394:	2111      	movs	r1, #17
 8001396:	2002      	movs	r0, #2
 8001398:	f000 f89a 	bl	80014d0 <BNO080_sendPacket>
}
 800139c:	bf00      	nop
 800139e:	3710      	adds	r7, #16
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200001fc 	.word	0x200001fc

080013a8 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	e00c      	b.n	80013ce <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 80013b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013b8:	480b      	ldr	r0, [pc, #44]	; (80013e8 <BNO080_waitForSPI+0x40>)
 80013ba:	f7ff fde0 	bl	8000f7e <LL_GPIO_IsInputPinSet>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d101      	bne.n	80013c8 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 80013c4:	2301      	movs	r3, #1
 80013c6:	e00a      	b.n	80013de <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3301      	adds	r3, #1
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d4:	d1ee      	bne.n	80013b4 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <BNO080_waitForSPI+0x44>)
 80013d8:	f006 fa84 	bl	80078e4 <puts>
	return (0);
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40020800 	.word	0x40020800
 80013ec:	08009b00 	.word	0x08009b00

080013f0 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80013f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013fa:	4831      	ldr	r0, [pc, #196]	; (80014c0 <BNO080_receivePacket+0xd0>)
 80013fc:	f7ff fdbf 	bl	8000f7e <LL_GPIO_IsInputPinSet>
 8001400:	4603      	mov	r3, r0
 8001402:	2b01      	cmp	r3, #1
 8001404:	d101      	bne.n	800140a <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 8001406:	2300      	movs	r3, #0
 8001408:	e056      	b.n	80014b8 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 800140a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800140e:	482d      	ldr	r0, [pc, #180]	; (80014c4 <BNO080_receivePacket+0xd4>)
 8001410:	f7ff fdd8 	bl	8000fc4 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8001414:	2000      	movs	r0, #0
 8001416:	f7ff ff43 	bl	80012a0 <SPI2_SendByte>
 800141a:	4603      	mov	r3, r0
 800141c:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 800141e:	2000      	movs	r0, #0
 8001420:	f7ff ff3e 	bl	80012a0 <SPI2_SendByte>
 8001424:	4603      	mov	r3, r0
 8001426:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8001428:	2000      	movs	r0, #0
 800142a:	f7ff ff39 	bl	80012a0 <SPI2_SendByte>
 800142e:	4603      	mov	r3, r0
 8001430:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8001432:	2000      	movs	r0, #0
 8001434:	f7ff ff34 	bl	80012a0 <SPI2_SendByte>
 8001438:	4603      	mov	r3, r0
 800143a:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 800143c:	4a22      	ldr	r2, [pc, #136]	; (80014c8 <BNO080_receivePacket+0xd8>)
 800143e:	7b7b      	ldrb	r3, [r7, #13]
 8001440:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8001442:	4a21      	ldr	r2, [pc, #132]	; (80014c8 <BNO080_receivePacket+0xd8>)
 8001444:	7b3b      	ldrb	r3, [r7, #12]
 8001446:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001448:	4a1f      	ldr	r2, [pc, #124]	; (80014c8 <BNO080_receivePacket+0xd8>)
 800144a:	7afb      	ldrb	r3, [r7, #11]
 800144c:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 800144e:	4a1e      	ldr	r2, [pc, #120]	; (80014c8 <BNO080_receivePacket+0xd8>)
 8001450:	7abb      	ldrb	r3, [r7, #10]
 8001452:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001454:	7b3b      	ldrb	r3, [r7, #12]
 8001456:	021b      	lsls	r3, r3, #8
 8001458:	b21a      	sxth	r2, r3
 800145a:	7b7b      	ldrb	r3, [r7, #13]
 800145c:	b21b      	sxth	r3, r3
 800145e:	4313      	orrs	r3, r2
 8001460:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001462:	893b      	ldrh	r3, [r7, #8]
 8001464:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001468:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 800146a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 8001472:	2300      	movs	r3, #0
 8001474:	e020      	b.n	80014b8 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001476:	893b      	ldrh	r3, [r7, #8]
 8001478:	3b04      	subs	r3, #4
 800147a:	b29b      	uxth	r3, r3
 800147c:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800147e:	2300      	movs	r3, #0
 8001480:	81fb      	strh	r3, [r7, #14]
 8001482:	e00e      	b.n	80014a2 <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8001484:	20ff      	movs	r0, #255	; 0xff
 8001486:	f7ff ff0b 	bl	80012a0 <SPI2_SendByte>
 800148a:	4603      	mov	r3, r0
 800148c:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 800148e:	89fb      	ldrh	r3, [r7, #14]
 8001490:	2b7f      	cmp	r3, #127	; 0x7f
 8001492:	d803      	bhi.n	800149c <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001494:	89fb      	ldrh	r3, [r7, #14]
 8001496:	490d      	ldr	r1, [pc, #52]	; (80014cc <BNO080_receivePacket+0xdc>)
 8001498:	79fa      	ldrb	r2, [r7, #7]
 800149a:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 800149c:	89fb      	ldrh	r3, [r7, #14]
 800149e:	3301      	adds	r3, #1
 80014a0:	81fb      	strh	r3, [r7, #14]
 80014a2:	89fa      	ldrh	r2, [r7, #14]
 80014a4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	dbeb      	blt.n	8001484 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 80014ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014b0:	4804      	ldr	r0, [pc, #16]	; (80014c4 <BNO080_receivePacket+0xd4>)
 80014b2:	f7ff fd79 	bl	8000fa8 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 80014b6:	2301      	movs	r3, #1
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40020800 	.word	0x40020800
 80014c4:	40020400 	.word	0x40020400
 80014c8:	200001f8 	.word	0x200001f8
 80014cc:	200001fc 	.word	0x200001fc

080014d0 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	460a      	mov	r2, r1
 80014da:	71fb      	strb	r3, [r7, #7]
 80014dc:	4613      	mov	r3, r2
 80014de:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 80014e0:	79bb      	ldrb	r3, [r7, #6]
 80014e2:	3304      	adds	r3, #4
 80014e4:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 80014e6:	f7ff ff5f 	bl	80013a8 <BNO080_waitForSPI>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d101      	bne.n	80014f4 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 80014f0:	2300      	movs	r3, #0
 80014f2:	e032      	b.n	800155a <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 80014f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f8:	481a      	ldr	r0, [pc, #104]	; (8001564 <BNO080_sendPacket+0x94>)
 80014fa:	f7ff fd63 	bl	8000fc4 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 80014fe:	7bbb      	ldrb	r3, [r7, #14]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fecd 	bl	80012a0 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8001506:	7bbb      	ldrb	r3, [r7, #14]
 8001508:	121b      	asrs	r3, r3, #8
 800150a:	b2db      	uxtb	r3, r3
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff fec7 	bl	80012a0 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff fec3 	bl	80012a0 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	4a12      	ldr	r2, [pc, #72]	; (8001568 <BNO080_sendPacket+0x98>)
 800151e:	5cd2      	ldrb	r2, [r2, r3]
 8001520:	1c51      	adds	r1, r2, #1
 8001522:	b2c8      	uxtb	r0, r1
 8001524:	4910      	ldr	r1, [pc, #64]	; (8001568 <BNO080_sendPacket+0x98>)
 8001526:	54c8      	strb	r0, [r1, r3]
 8001528:	4610      	mov	r0, r2
 800152a:	f7ff feb9 	bl	80012a0 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 800152e:	2300      	movs	r3, #0
 8001530:	73fb      	strb	r3, [r7, #15]
 8001532:	e008      	b.n	8001546 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	4a0d      	ldr	r2, [pc, #52]	; (800156c <BNO080_sendPacket+0x9c>)
 8001538:	5cd3      	ldrb	r3, [r2, r3]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff feb0 	bl	80012a0 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	3301      	adds	r3, #1
 8001544:	73fb      	strb	r3, [r7, #15]
 8001546:	7bfa      	ldrb	r2, [r7, #15]
 8001548:	79bb      	ldrb	r3, [r7, #6]
 800154a:	429a      	cmp	r2, r3
 800154c:	d3f2      	bcc.n	8001534 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 800154e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001552:	4804      	ldr	r0, [pc, #16]	; (8001564 <BNO080_sendPacket+0x94>)
 8001554:	f7ff fd28 	bl	8000fa8 <LL_GPIO_SetOutputPin>

	return (1);
 8001558:	2301      	movs	r3, #1
}
 800155a:	4618      	mov	r0, r3
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40020400 	.word	0x40020400
 8001568:	2000027c 	.word	0x2000027c
 800156c:	200001fc 	.word	0x200001fc

08001570 <LL_SPI_Enable>:
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	601a      	str	r2, [r3, #0]
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <LL_SPI_SetStandard>:
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f023 0210 	bic.w	r2, r3, #16
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	431a      	orrs	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	605a      	str	r2, [r3, #4]
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr

080015b6 <LL_SPI_IsActiveFlag_RXNE>:
{
 80015b6:	b480      	push	{r7}
 80015b8:	b083      	sub	sp, #12
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d101      	bne.n	80015ce <LL_SPI_IsActiveFlag_RXNE+0x18>
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <LL_SPI_IsActiveFlag_TXE>:
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d101      	bne.n	80015f4 <LL_SPI_IsActiveFlag_TXE+0x18>
 80015f0:	2301      	movs	r3, #1
 80015f2:	e000      	b.n	80015f6 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <LL_SPI_ReceiveData8>:
{
 8001602:	b480      	push	{r7}
 8001604:	b083      	sub	sp, #12
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	330c      	adds	r3, #12
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b2db      	uxtb	r3, r3
}
 8001612:	4618      	mov	r0, r3
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <LL_SPI_TransmitData8>:
{
 800161e:	b480      	push	{r7}
 8001620:	b085      	sub	sp, #20
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
 8001626:	460b      	mov	r3, r1
 8001628:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	330c      	adds	r3, #12
 800162e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	78fa      	ldrb	r2, [r7, #3]
 8001634:	701a      	strb	r2, [r3, #0]
}
 8001636:	bf00      	nop
 8001638:	3714      	adds	r7, #20
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <LL_GPIO_IsInputPinSet>:
{
 8001642:	b480      	push	{r7}
 8001644:	b083      	sub	sp, #12
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
 800164a:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	4013      	ands	r3, r2
 8001654:	683a      	ldr	r2, [r7, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	bf0c      	ite	eq
 800165a:	2301      	moveq	r3, #1
 800165c:	2300      	movne	r3, #0
 800165e:	b2db      	uxtb	r3, r3
}
 8001660:	4618      	mov	r0, r3
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <LL_GPIO_SetOutputPin>:
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	619a      	str	r2, [r3, #24]
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <LL_GPIO_ResetOutputPin>:
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	041a      	lsls	r2, r3, #16
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	619a      	str	r2, [r3, #24]
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <LL_AHB1_GRP1_EnableClock>:
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016b0:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016b4:	4907      	ldr	r1, [pc, #28]	; (80016d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80016be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	4013      	ands	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016c6:	68fb      	ldr	r3, [r7, #12]
}
 80016c8:	bf00      	nop
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	40023800 	.word	0x40023800

080016d8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80016e0:	4b08      	ldr	r3, [pc, #32]	; (8001704 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016e4:	4907      	ldr	r1, [pc, #28]	; (8001704 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80016ec:	4b05      	ldr	r3, [pc, #20]	; (8001704 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4013      	ands	r3, r2
 80016f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016f6:	68fb      	ldr	r3, [r7, #12]
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	40023800 	.word	0x40023800

08001708 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b090      	sub	sp, #64	; 0x40
 800170c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800170e:	f107 0318 	add.w	r3, r7, #24
 8001712:	2228      	movs	r2, #40	; 0x28
 8001714:	2100      	movs	r1, #0
 8001716:	4618      	mov	r0, r3
 8001718:	f005 fbec 	bl	8006ef4 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171c:	463b      	mov	r3, r7
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
 8001728:	611a      	str	r2, [r3, #16]
 800172a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800172c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001730:	f7ff ffd2 	bl	80016d8 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001734:	2001      	movs	r0, #1
 8001736:	f7ff ffb7 	bl	80016a8 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800173a:	2004      	movs	r0, #4
 800173c:	f7ff ffb4 	bl	80016a8 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001740:	23e0      	movs	r3, #224	; 0xe0
 8001742:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001744:	2302      	movs	r3, #2
 8001746:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001748:	2303      	movs	r3, #3
 800174a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001750:	2300      	movs	r3, #0
 8001752:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001754:	2305      	movs	r3, #5
 8001756:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001758:	463b      	mov	r3, r7
 800175a:	4619      	mov	r1, r3
 800175c:	4825      	ldr	r0, [pc, #148]	; (80017f4 <ICM20602_GPIO_SPI_Initialization+0xec>)
 800175e:	f004 fba4 	bl	8005eaa <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001762:	2300      	movs	r3, #0
 8001764:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001766:	f44f 7382 	mov.w	r3, #260	; 0x104
 800176a:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800176c:	2300      	movs	r3, #0
 800176e:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001770:	2302      	movs	r3, #2
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001774:	2301      	movs	r3, #1
 8001776:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001778:	f44f 7300 	mov.w	r3, #512	; 0x200
 800177c:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 800177e:	2310      	movs	r3, #16
 8001780:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001782:	2300      	movs	r3, #0
 8001784:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 800178a:	230a      	movs	r3, #10
 800178c:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 800178e:	f107 0318 	add.w	r3, r7, #24
 8001792:	4619      	mov	r1, r3
 8001794:	4818      	ldr	r0, [pc, #96]	; (80017f8 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001796:	f004 fd58 	bl	800624a <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 800179a:	2100      	movs	r1, #0
 800179c:	4816      	ldr	r0, [pc, #88]	; (80017f8 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 800179e:	f7ff fef7 	bl	8001590 <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 80017a2:	2110      	movs	r1, #16
 80017a4:	4815      	ldr	r0, [pc, #84]	; (80017fc <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017a6:	f7ff ff6f 	bl	8001688 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 80017aa:	2310      	movs	r3, #16
 80017ac:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80017ae:	2301      	movs	r3, #1
 80017b0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80017b2:	2303      	movs	r3, #3
 80017b4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 80017be:	463b      	mov	r3, r7
 80017c0:	4619      	mov	r1, r3
 80017c2:	480e      	ldr	r0, [pc, #56]	; (80017fc <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017c4:	f004 fb71 	bl	8005eaa <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 80017c8:	2320      	movs	r3, #32
 80017ca:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80017cc:	2300      	movs	r3, #0
 80017ce:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80017d0:	2301      	movs	r3, #1
 80017d2:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 80017d4:	463b      	mov	r3, r7
 80017d6:	4619      	mov	r1, r3
 80017d8:	4808      	ldr	r0, [pc, #32]	; (80017fc <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017da:	f004 fb66 	bl	8005eaa <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 80017de:	4806      	ldr	r0, [pc, #24]	; (80017f8 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80017e0:	f7ff fec6 	bl	8001570 <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 80017e4:	2110      	movs	r1, #16
 80017e6:	4805      	ldr	r0, [pc, #20]	; (80017fc <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80017e8:	f7ff ff40 	bl	800166c <LL_GPIO_SetOutputPin>
}
 80017ec:	bf00      	nop
 80017ee:	3740      	adds	r7, #64	; 0x40
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40020000 	.word	0x40020000
 80017f8:	40013000 	.word	0x40013000
 80017fc:	40020800 	.word	0x40020800

08001800 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 800180a:	bf00      	nop
 800180c:	480c      	ldr	r0, [pc, #48]	; (8001840 <SPI1_SendByte+0x40>)
 800180e:	f7ff fee5 	bl	80015dc <LL_SPI_IsActiveFlag_TXE>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f9      	beq.n	800180c <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	4619      	mov	r1, r3
 800181c:	4808      	ldr	r0, [pc, #32]	; (8001840 <SPI1_SendByte+0x40>)
 800181e:	f7ff fefe 	bl	800161e <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8001822:	bf00      	nop
 8001824:	4806      	ldr	r0, [pc, #24]	; (8001840 <SPI1_SendByte+0x40>)
 8001826:	f7ff fec6 	bl	80015b6 <LL_SPI_IsActiveFlag_RXNE>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d0f9      	beq.n	8001824 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8001830:	4803      	ldr	r0, [pc, #12]	; (8001840 <SPI1_SendByte+0x40>)
 8001832:	f7ff fee6 	bl	8001602 <LL_SPI_ReceiveData8>
 8001836:	4603      	mov	r3, r0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40013000 	.word	0x40013000

08001844 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 800184e:	2110      	movs	r1, #16
 8001850:	480b      	ldr	r0, [pc, #44]	; (8001880 <ICM20602_Readbyte+0x3c>)
 8001852:	f7ff ff19 	bl	8001688 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800185c:	b2db      	uxtb	r3, r3
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff ffce 	bl	8001800 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001864:	2000      	movs	r0, #0
 8001866:	f7ff ffcb 	bl	8001800 <SPI1_SendByte>
 800186a:	4603      	mov	r3, r0
 800186c:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 800186e:	2110      	movs	r1, #16
 8001870:	4803      	ldr	r0, [pc, #12]	; (8001880 <ICM20602_Readbyte+0x3c>)
 8001872:	f7ff fefb 	bl	800166c <LL_GPIO_SetOutputPin>
	
	return val;
 8001876:	7bfb      	ldrb	r3, [r7, #15]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40020800 	.word	0x40020800

08001884 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001884:	b590      	push	{r4, r7, lr}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	603a      	str	r2, [r7, #0]
 800188e:	71fb      	strb	r3, [r7, #7]
 8001890:	460b      	mov	r3, r1
 8001892:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 8001898:	2110      	movs	r1, #16
 800189a:	4810      	ldr	r0, [pc, #64]	; (80018dc <ICM20602_Readbytes+0x58>)
 800189c:	f7ff fef4 	bl	8001688 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ffa9 	bl	8001800 <SPI1_SendByte>
	while(i < len)
 80018ae:	e009      	b.n	80018c4 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	1c5a      	adds	r2, r3, #1
 80018b4:	60fa      	str	r2, [r7, #12]
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	18d4      	adds	r4, r2, r3
 80018ba:	2000      	movs	r0, #0
 80018bc:	f7ff ffa0 	bl	8001800 <SPI1_SendByte>
 80018c0:	4603      	mov	r3, r0
 80018c2:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80018c4:	79bb      	ldrb	r3, [r7, #6]
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d3f1      	bcc.n	80018b0 <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 80018cc:	2110      	movs	r1, #16
 80018ce:	4803      	ldr	r0, [pc, #12]	; (80018dc <ICM20602_Readbytes+0x58>)
 80018d0:	f7ff fecc 	bl	800166c <LL_GPIO_SetOutputPin>
}
 80018d4:	bf00      	nop
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd90      	pop	{r4, r7, pc}
 80018dc:	40020800 	.word	0x40020800

080018e0 <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	460a      	mov	r2, r1
 80018ea:	71fb      	strb	r3, [r7, #7]
 80018ec:	4613      	mov	r3, r2
 80018ee:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 80018f0:	2110      	movs	r1, #16
 80018f2:	480b      	ldr	r0, [pc, #44]	; (8001920 <ICM20602_Writebyte+0x40>)
 80018f4:	f7ff fec8 	bl	8001688 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ff7d 	bl	8001800 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8001906:	79bb      	ldrb	r3, [r7, #6]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff79 	bl	8001800 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 800190e:	2110      	movs	r1, #16
 8001910:	4803      	ldr	r0, [pc, #12]	; (8001920 <ICM20602_Writebyte+0x40>)
 8001912:	f7ff feab 	bl	800166c <LL_GPIO_SetOutputPin>
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40020800 	.word	0x40020800

08001924 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 800192e:	f107 0308 	add.w	r3, r7, #8
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001938:	463b      	mov	r3, r7
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8001940:	f7ff fee2 	bl	8001708 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8001944:	4833      	ldr	r0, [pc, #204]	; (8001a14 <ICM20602_Initialization+0xf0>)
 8001946:	f005 ff47 	bl	80077d8 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 800194a:	2075      	movs	r0, #117	; 0x75
 800194c:	f7ff ff7a 	bl	8001844 <ICM20602_Readbyte>
 8001950:	4603      	mov	r3, r0
 8001952:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	2b12      	cmp	r3, #18
 8001958:	d105      	bne.n	8001966 <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 800195a:	7bfb      	ldrb	r3, [r7, #15]
 800195c:	4619      	mov	r1, r3
 800195e:	482e      	ldr	r0, [pc, #184]	; (8001a18 <ICM20602_Initialization+0xf4>)
 8001960:	f005 ff3a 	bl	80077d8 <iprintf>
 8001964:	e012      	b.n	800198c <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 8001966:	7bfb      	ldrb	r3, [r7, #15]
 8001968:	2b12      	cmp	r3, #18
 800196a:	d00f      	beq.n	800198c <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 800196c:	2075      	movs	r0, #117	; 0x75
 800196e:	f7ff ff69 	bl	8001844 <ICM20602_Readbyte>
 8001972:	4603      	mov	r3, r0
 8001974:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	2b12      	cmp	r3, #18
 800197a:	d007      	beq.n	800198c <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 800197c:	7bfb      	ldrb	r3, [r7, #15]
 800197e:	2212      	movs	r2, #18
 8001980:	4619      	mov	r1, r3
 8001982:	4826      	ldr	r0, [pc, #152]	; (8001a1c <ICM20602_Initialization+0xf8>)
 8001984:	f005 ff28 	bl	80077d8 <iprintf>
			return 1; //ERROR
 8001988:	2301      	movs	r3, #1
 800198a:	e03f      	b.n	8001a0c <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 800198c:	2180      	movs	r1, #128	; 0x80
 800198e:	206b      	movs	r0, #107	; 0x6b
 8001990:	f7ff ffa6 	bl	80018e0 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001994:	2032      	movs	r0, #50	; 0x32
 8001996:	f002 f967 	bl	8003c68 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 800199a:	2101      	movs	r1, #1
 800199c:	206b      	movs	r0, #107	; 0x6b
 800199e:	f7ff ff9f 	bl	80018e0 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 80019a2:	2032      	movs	r0, #50	; 0x32
 80019a4:	f002 f960 	bl	8003c68 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 80019a8:	2138      	movs	r1, #56	; 0x38
 80019aa:	206c      	movs	r0, #108	; 0x6c
 80019ac:	f7ff ff98 	bl	80018e0 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 80019b0:	2032      	movs	r0, #50	; 0x32
 80019b2:	f002 f959 	bl	8003c68 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 80019b6:	2100      	movs	r1, #0
 80019b8:	2019      	movs	r0, #25
 80019ba:	f7ff ff91 	bl	80018e0 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019be:	2032      	movs	r0, #50	; 0x32
 80019c0:	f002 f952 	bl	8003c68 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 80019c4:	2105      	movs	r1, #5
 80019c6:	201a      	movs	r0, #26
 80019c8:	f7ff ff8a 	bl	80018e0 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019cc:	2032      	movs	r0, #50	; 0x32
 80019ce:	f002 f94b 	bl	8003c68 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 80019d2:	2118      	movs	r1, #24
 80019d4:	201b      	movs	r0, #27
 80019d6:	f7ff ff83 	bl	80018e0 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019da:	2032      	movs	r0, #50	; 0x32
 80019dc:	f002 f944 	bl	8003c68 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 80019e0:	2118      	movs	r1, #24
 80019e2:	201c      	movs	r0, #28
 80019e4:	f7ff ff7c 	bl	80018e0 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019e8:	2032      	movs	r0, #50	; 0x32
 80019ea:	f002 f93d 	bl	8003c68 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 80019ee:	2103      	movs	r1, #3
 80019f0:	201d      	movs	r0, #29
 80019f2:	f7ff ff75 	bl	80018e0 <ICM20602_Writebyte>
	HAL_Delay(50);
 80019f6:	2032      	movs	r0, #50	; 0x32
 80019f8:	f002 f936 	bl	8003c68 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 80019fc:	2101      	movs	r1, #1
 80019fe:	2038      	movs	r0, #56	; 0x38
 8001a00:	f7ff ff6e 	bl	80018e0 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001a04:	2032      	movs	r0, #50	; 0x32
 8001a06:	f002 f92f 	bl	8003c68 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	08009b14 	.word	0x08009b14
 8001a18:	08009b2c 	.word	0x08009b2c
 8001a1c:	08009b50 	.word	0x08009b50

08001a20 <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 8001a28:	f107 0308 	add.w	r3, r7, #8
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	2106      	movs	r1, #6
 8001a30:	2043      	movs	r0, #67	; 0x43
 8001a32:	f7ff ff27 	bl	8001884 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 8001a36:	7a3b      	ldrb	r3, [r7, #8]
 8001a38:	021b      	lsls	r3, r3, #8
 8001a3a:	b21a      	sxth	r2, r3
 8001a3c:	7a7b      	ldrb	r3, [r7, #9]
 8001a3e:	b21b      	sxth	r3, r3
 8001a40:	4313      	orrs	r3, r2
 8001a42:	b21a      	sxth	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 8001a48:	7abb      	ldrb	r3, [r7, #10]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	b219      	sxth	r1, r3
 8001a4e:	7afb      	ldrb	r3, [r7, #11]
 8001a50:	b21a      	sxth	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3302      	adds	r3, #2
 8001a56:	430a      	orrs	r2, r1
 8001a58:	b212      	sxth	r2, r2
 8001a5a:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 8001a5c:	7b3b      	ldrb	r3, [r7, #12]
 8001a5e:	021b      	lsls	r3, r3, #8
 8001a60:	b219      	sxth	r1, r3
 8001a62:	7b7b      	ldrb	r3, [r7, #13]
 8001a64:	b21a      	sxth	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3304      	adds	r3, #4
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	b212      	sxth	r2, r2
 8001a6e:	801a      	strh	r2, [r3, #0]
}
 8001a70:	bf00      	nop
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 8001a7c:	2120      	movs	r1, #32
 8001a7e:	4803      	ldr	r0, [pc, #12]	; (8001a8c <ICM20602_DataReady+0x14>)
 8001a80:	f7ff fddf 	bl	8001642 <LL_GPIO_IsInputPinSet>
 8001a84:	4603      	mov	r3, r0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40020800 	.word	0x40020800

08001a90 <LL_SPI_Enable>:
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	601a      	str	r2, [r3, #0]
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <LL_SPI_SetStandard>:
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f023 0210 	bic.w	r2, r3, #16
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	605a      	str	r2, [r3, #4]
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <LL_SPI_IsActiveFlag_RXNE>:
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	b083      	sub	sp, #12
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d101      	bne.n	8001aee <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001aea:	2301      	movs	r3, #1
 8001aec:	e000      	b.n	8001af0 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <LL_SPI_IsActiveFlag_TXE>:
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d101      	bne.n	8001b14 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001b10:	2301      	movs	r3, #1
 8001b12:	e000      	b.n	8001b16 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <LL_SPI_ReceiveData8>:
{
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	330c      	adds	r3, #12
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	b2db      	uxtb	r3, r3
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <LL_SPI_TransmitData8>:
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b085      	sub	sp, #20
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
 8001b46:	460b      	mov	r3, r1
 8001b48:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	330c      	adds	r3, #12
 8001b4e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	78fa      	ldrb	r2, [r7, #3]
 8001b54:	701a      	strb	r2, [r3, #0]
}
 8001b56:	bf00      	nop
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr

08001b62 <LL_GPIO_SetOutputPin>:
{
 8001b62:	b480      	push	{r7}
 8001b64:	b083      	sub	sp, #12
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
 8001b6a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	619a      	str	r2, [r3, #24]
}
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr

08001b7e <LL_GPIO_ResetOutputPin>:
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
 8001b86:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	041a      	lsls	r2, r3, #16
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	619a      	str	r2, [r3, #24]
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <LL_AHB1_GRP1_EnableClock>:
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001ba4:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001ba6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ba8:	4907      	ldr	r1, [pc, #28]	; (8001bc8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001bb0:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001bb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bba:	68fb      	ldr	r3, [r7, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	40023800 	.word	0x40023800

08001bcc <LL_APB1_GRP1_EnableClock>:
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001bd4:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bd8:	4907      	ldr	r1, [pc, #28]	; (8001bf8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001be2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	4013      	ands	r3, r2
 8001be8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bea:	68fb      	ldr	r3, [r7, #12]
}
 8001bec:	bf00      	nop
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	40023800 	.word	0x40023800

08001bfc <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b090      	sub	sp, #64	; 0x40
 8001c00:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001c02:	f107 0318 	add.w	r3, r7, #24
 8001c06:	2228      	movs	r2, #40	; 0x28
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f005 f972 	bl	8006ef4 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c10:	463b      	mov	r3, r7
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
 8001c1c:	611a      	str	r2, [r3, #16]
 8001c1e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8001c20:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001c24:	f7ff ffd2 	bl	8001bcc <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001c28:	2002      	movs	r0, #2
 8001c2a:	f7ff ffb7 	bl	8001b9c <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8001c2e:	2338      	movs	r3, #56	; 0x38
 8001c30:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001c32:	2302      	movs	r3, #2
 8001c34:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001c36:	2303      	movs	r3, #3
 8001c38:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001c42:	2306      	movs	r3, #6
 8001c44:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c46:	463b      	mov	r3, r7
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4826      	ldr	r0, [pc, #152]	; (8001ce4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001c4c:	f004 f92d 	bl	8005eaa <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001c50:	2300      	movs	r3, #0
 8001c52:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001c54:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001c58:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001c62:	2301      	movs	r3, #1
 8001c64:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001c66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8001c6c:	2308      	movs	r3, #8
 8001c6e:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001c70:	2300      	movs	r3, #0
 8001c72:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001c74:	2300      	movs	r3, #0
 8001c76:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001c78:	230a      	movs	r3, #10
 8001c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 8001c7c:	f107 0318 	add.w	r3, r7, #24
 8001c80:	4619      	mov	r1, r3
 8001c82:	4819      	ldr	r0, [pc, #100]	; (8001ce8 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001c84:	f004 fae1 	bl	800624a <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4817      	ldr	r0, [pc, #92]	; (8001ce8 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001c8c:	f7ff ff10 	bl	8001ab0 <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 8001c90:	2140      	movs	r1, #64	; 0x40
 8001c92:	4814      	ldr	r0, [pc, #80]	; (8001ce4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001c94:	f7ff ff73 	bl	8001b7e <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 8001c98:	2340      	movs	r3, #64	; 0x40
 8001c9a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 8001cac:	463b      	mov	r3, r7
 8001cae:	4619      	mov	r1, r3
 8001cb0:	480c      	ldr	r0, [pc, #48]	; (8001ce4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001cb2:	f004 f8fa 	bl	8005eaa <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 8001cb6:	2380      	movs	r3, #128	; 0x80
 8001cb8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 8001cc2:	463b      	mov	r3, r7
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4807      	ldr	r0, [pc, #28]	; (8001ce4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001cc8:	f004 f8ef 	bl	8005eaa <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8001ccc:	4806      	ldr	r0, [pc, #24]	; (8001ce8 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8001cce:	f7ff fedf 	bl	8001a90 <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 8001cd2:	2140      	movs	r1, #64	; 0x40
 8001cd4:	4803      	ldr	r0, [pc, #12]	; (8001ce4 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001cd6:	f7ff ff44 	bl	8001b62 <LL_GPIO_SetOutputPin>
}
 8001cda:	bf00      	nop
 8001cdc:	3740      	adds	r7, #64	; 0x40
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40020400 	.word	0x40020400
 8001ce8:	40003c00 	.word	0x40003c00

08001cec <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8001cf6:	bf00      	nop
 8001cf8:	480c      	ldr	r0, [pc, #48]	; (8001d2c <SPI3_SendByte+0x40>)
 8001cfa:	f7ff feff 	bl	8001afc <LL_SPI_IsActiveFlag_TXE>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d0f9      	beq.n	8001cf8 <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	4619      	mov	r1, r3
 8001d08:	4808      	ldr	r0, [pc, #32]	; (8001d2c <SPI3_SendByte+0x40>)
 8001d0a:	f7ff ff18 	bl	8001b3e <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 8001d0e:	bf00      	nop
 8001d10:	4806      	ldr	r0, [pc, #24]	; (8001d2c <SPI3_SendByte+0x40>)
 8001d12:	f7ff fee0 	bl	8001ad6 <LL_SPI_IsActiveFlag_RXNE>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d0f9      	beq.n	8001d10 <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8001d1c:	4803      	ldr	r0, [pc, #12]	; (8001d2c <SPI3_SendByte+0x40>)
 8001d1e:	f7ff ff00 	bl	8001b22 <LL_SPI_ReceiveData8>
 8001d22:	4603      	mov	r3, r0
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40003c00 	.word	0x40003c00

08001d30 <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 8001d3a:	2140      	movs	r1, #64	; 0x40
 8001d3c:	480b      	ldr	r0, [pc, #44]	; (8001d6c <LPS22HH_Readbyte+0x3c>)
 8001d3e:	f7ff ff1e 	bl	8001b7e <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff ffce 	bl	8001cec <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 8001d50:	2000      	movs	r0, #0
 8001d52:	f7ff ffcb 	bl	8001cec <SPI3_SendByte>
 8001d56:	4603      	mov	r3, r0
 8001d58:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 8001d5a:	2140      	movs	r1, #64	; 0x40
 8001d5c:	4803      	ldr	r0, [pc, #12]	; (8001d6c <LPS22HH_Readbyte+0x3c>)
 8001d5e:	f7ff ff00 	bl	8001b62 <LL_GPIO_SetOutputPin>
	
	return val;
 8001d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40020400 	.word	0x40020400

08001d70 <LPS22HH_Writebyte>:
	}
	CHIP_DESELECT(LPS22HH);
}

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	460a      	mov	r2, r1
 8001d7a:	71fb      	strb	r3, [r7, #7]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 8001d80:	2140      	movs	r1, #64	; 0x40
 8001d82:	480b      	ldr	r0, [pc, #44]	; (8001db0 <LPS22HH_Writebyte+0x40>)
 8001d84:	f7ff fefb 	bl	8001b7e <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ffab 	bl	8001cec <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 8001d96:	79bb      	ldrb	r3, [r7, #6]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff ffa7 	bl	8001cec <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8001d9e:	2140      	movs	r1, #64	; 0x40
 8001da0:	4803      	ldr	r0, [pc, #12]	; (8001db0 <LPS22HH_Writebyte+0x40>)
 8001da2:	f7ff fede 	bl	8001b62 <LL_GPIO_SetOutputPin>
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40020400 	.word	0x40020400

08001db4 <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 8001dbe:	f7ff ff1d 	bl	8001bfc <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 8001dc2:	4841      	ldr	r0, [pc, #260]	; (8001ec8 <LPS22HH_Initialization+0x114>)
 8001dc4:	f005 fd08 	bl	80077d8 <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 8001dc8:	200f      	movs	r0, #15
 8001dca:	f7ff ffb1 	bl	8001d30 <LPS22HH_Readbyte>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	2bb3      	cmp	r3, #179	; 0xb3
 8001dd6:	d105      	bne.n	8001de4 <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	4619      	mov	r1, r3
 8001ddc:	483b      	ldr	r0, [pc, #236]	; (8001ecc <LPS22HH_Initialization+0x118>)
 8001dde:	f005 fcfb 	bl	80077d8 <iprintf>
 8001de2:	e012      	b.n	8001e0a <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	2bb3      	cmp	r3, #179	; 0xb3
 8001de8:	d00f      	beq.n	8001e0a <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 8001dea:	200f      	movs	r0, #15
 8001dec:	f7ff ffa0 	bl	8001d30 <LPS22HH_Readbyte>
 8001df0:	4603      	mov	r3, r0
 8001df2:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	2bb3      	cmp	r3, #179	; 0xb3
 8001df8:	d007      	beq.n	8001e0a <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	22b3      	movs	r2, #179	; 0xb3
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4833      	ldr	r0, [pc, #204]	; (8001ed0 <LPS22HH_Initialization+0x11c>)
 8001e02:	f005 fce9 	bl	80077d8 <iprintf>
			return 1; //ERROR
 8001e06:	2301      	movs	r3, #1
 8001e08:	e059      	b.n	8001ebe <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 8001e0a:	2104      	movs	r1, #4
 8001e0c:	2011      	movs	r0, #17
 8001e0e:	f7ff ffaf 	bl	8001d70 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 8001e12:	2011      	movs	r0, #17
 8001e14:	f7ff ff8c 	bl	8001d30 <LPS22HH_Readbyte>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f7      	bne.n	8001e12 <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e22:	2010      	movs	r0, #16
 8001e24:	f7ff ff84 	bl	8001d30 <LPS22HH_Readbyte>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 8001e2c:	79bb      	ldrb	r3, [r7, #6]
 8001e2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e32:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001e34:	79bb      	ldrb	r3, [r7, #6]
 8001e36:	4619      	mov	r1, r3
 8001e38:	2010      	movs	r0, #16
 8001e3a:	f7ff ff99 	bl	8001d70 <LPS22HH_Writebyte>
	temp_reg = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e42:	2010      	movs	r0, #16
 8001e44:	f7ff ff74 	bl	8001d30 <LPS22HH_Readbyte>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e4c:	2010      	movs	r0, #16
 8001e4e:	f7ff ff6f 	bl	8001d30 <LPS22HH_Readbyte>
 8001e52:	4603      	mov	r3, r0
 8001e54:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 8001e56:	79bb      	ldrb	r3, [r7, #6]
 8001e58:	f043 030c 	orr.w	r3, r3, #12
 8001e5c:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001e5e:	79bb      	ldrb	r3, [r7, #6]
 8001e60:	4619      	mov	r1, r3
 8001e62:	2010      	movs	r0, #16
 8001e64:	f7ff ff84 	bl	8001d70 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001e68:	2010      	movs	r0, #16
 8001e6a:	f7ff ff61 	bl	8001d30 <LPS22HH_Readbyte>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8001e72:	79bb      	ldrb	r3, [r7, #6]
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001e7a:	79bb      	ldrb	r3, [r7, #6]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	2010      	movs	r0, #16
 8001e80:	f7ff ff76 	bl	8001d70 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 8001e84:	2011      	movs	r0, #17
 8001e86:	f7ff ff53 	bl	8001d30 <LPS22HH_Readbyte>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8001e8e:	79bb      	ldrb	r3, [r7, #6]
 8001e90:	f043 0302 	orr.w	r3, r3, #2
 8001e94:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 8001e96:	79bb      	ldrb	r3, [r7, #6]
 8001e98:	4619      	mov	r1, r3
 8001e9a:	2011      	movs	r0, #17
 8001e9c:	f7ff ff68 	bl	8001d70 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8001ea0:	2012      	movs	r0, #18
 8001ea2:	f7ff ff45 	bl	8001d30 <LPS22HH_Readbyte>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 8001eaa:	79bb      	ldrb	r3, [r7, #6]
 8001eac:	f043 0304 	orr.w	r3, r3, #4
 8001eb0:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 8001eb2:	79bb      	ldrb	r3, [r7, #6]
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	2012      	movs	r0, #18
 8001eb8:	f7ff ff5a 	bl	8001d70 <LPS22HH_Writebyte>
	
	return 0; //OK
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	08009b7c 	.word	0x08009b7c
 8001ecc:	08009b90 	.word	0x08009b90
 8001ed0:	08009bb4 	.word	0x08009bb4

08001ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed8:	4b04      	ldr	r3, [pc, #16]	; (8001eec <__NVIC_GetPriorityGrouping+0x18>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	0a1b      	lsrs	r3, r3, #8
 8001ede:	f003 0307 	and.w	r3, r3, #7
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	db0b      	blt.n	8001f1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	f003 021f 	and.w	r2, r3, #31
 8001f08:	4907      	ldr	r1, [pc, #28]	; (8001f28 <__NVIC_EnableIRQ+0x38>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	095b      	lsrs	r3, r3, #5
 8001f10:	2001      	movs	r0, #1
 8001f12:	fa00 f202 	lsl.w	r2, r0, r2
 8001f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	e000e100 	.word	0xe000e100

08001f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	6039      	str	r1, [r7, #0]
 8001f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	db0a      	blt.n	8001f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	490c      	ldr	r1, [pc, #48]	; (8001f78 <__NVIC_SetPriority+0x4c>)
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	0112      	lsls	r2, r2, #4
 8001f4c:	b2d2      	uxtb	r2, r2
 8001f4e:	440b      	add	r3, r1
 8001f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f54:	e00a      	b.n	8001f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	4908      	ldr	r1, [pc, #32]	; (8001f7c <__NVIC_SetPriority+0x50>)
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	f003 030f 	and.w	r3, r3, #15
 8001f62:	3b04      	subs	r3, #4
 8001f64:	0112      	lsls	r2, r2, #4
 8001f66:	b2d2      	uxtb	r2, r2
 8001f68:	440b      	add	r3, r1
 8001f6a:	761a      	strb	r2, [r3, #24]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	e000e100 	.word	0xe000e100
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b089      	sub	sp, #36	; 0x24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	f1c3 0307 	rsb	r3, r3, #7
 8001f9a:	2b04      	cmp	r3, #4
 8001f9c:	bf28      	it	cs
 8001f9e:	2304      	movcs	r3, #4
 8001fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	3304      	adds	r3, #4
 8001fa6:	2b06      	cmp	r3, #6
 8001fa8:	d902      	bls.n	8001fb0 <NVIC_EncodePriority+0x30>
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3b03      	subs	r3, #3
 8001fae:	e000      	b.n	8001fb2 <NVIC_EncodePriority+0x32>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	43da      	mvns	r2, r3
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	401a      	ands	r2, r3
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd2:	43d9      	mvns	r1, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd8:	4313      	orrs	r3, r2
         );
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3724      	adds	r7, #36	; 0x24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b083      	sub	sp, #12
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	60da      	str	r2, [r3, #12]
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	615a      	str	r2, [r3, #20]
}
 8002026:	bf00      	nop
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8002032:	b480      	push	{r7}
 8002034:	b083      	sub	sp, #12
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002042:	2b80      	cmp	r3, #128	; 0x80
 8002044:	bf0c      	ite	eq
 8002046:	2301      	moveq	r3, #1
 8002048:	2300      	movne	r3, #0
 800204a:	b2db      	uxtb	r3, r3
}
 800204c:	4618      	mov	r0, r3
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	460b      	mov	r3, r1
 8002062:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002064:	78fa      	ldrb	r2, [r7, #3]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	605a      	str	r2, [r3, #4]
}
 800206a:	bf00      	nop
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
	...

08002078 <LL_AHB1_GRP1_EnableClock>:
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002080:	4b08      	ldr	r3, [pc, #32]	; (80020a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002082:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002084:	4907      	ldr	r1, [pc, #28]	; (80020a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4313      	orrs	r3, r2
 800208a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800208c:	4b05      	ldr	r3, [pc, #20]	; (80020a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800208e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4013      	ands	r3, r2
 8002094:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002096:	68fb      	ldr	r3, [r7, #12]
}
 8002098:	bf00      	nop
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	40023800 	.word	0x40023800

080020a8 <LL_APB1_GRP1_EnableClock>:
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80020b0:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020b4:	4907      	ldr	r1, [pc, #28]	; (80020d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80020bc:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80020be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4013      	ands	r3, r2
 80020c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020c6:	68fb      	ldr	r3, [r7, #12]
}
 80020c8:	bf00      	nop
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	40023800 	.word	0x40023800

080020d8 <M8N_TransmitDATA>:
	0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0x00, 0x00, 0x00, 0x00,
	0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17, 0x31,
	0xBF
};

void M8N_TransmitDATA(unsigned char* data, unsigned char len) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	460b      	mov	r3, r1
 80020e2:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < len; i++) {
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	e011      	b.n	800210e <M8N_TransmitDATA+0x36>
		while(!LL_USART_IsActiveFlag_TXE(UART4));
 80020ea:	bf00      	nop
 80020ec:	480c      	ldr	r0, [pc, #48]	; (8002120 <M8N_TransmitDATA+0x48>)
 80020ee:	f7ff ffa0 	bl	8002032 <LL_USART_IsActiveFlag_TXE>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d0f9      	beq.n	80020ec <M8N_TransmitDATA+0x14>
		LL_USART_TransmitData8(UART4, *(data + i));
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	4413      	add	r3, r2
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	4619      	mov	r1, r3
 8002102:	4807      	ldr	r0, [pc, #28]	; (8002120 <M8N_TransmitDATA+0x48>)
 8002104:	f7ff ffa8 	bl	8002058 <LL_USART_TransmitData8>
	for(int i = 0; i < len; i++) {
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	3301      	adds	r3, #1
 800210c:	60fb      	str	r3, [r7, #12]
 800210e:	78fb      	ldrb	r3, [r7, #3]
 8002110:	68fa      	ldr	r2, [r7, #12]
 8002112:	429a      	cmp	r2, r3
 8002114:	dbe9      	blt.n	80020ea <M8N_TransmitDATA+0x12>
	}
}
 8002116:	bf00      	nop
 8002118:	bf00      	nop
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40004c00 	.word	0x40004c00

08002124 <M8N_UART4_Initialzation>:

void M8N_UART4_Initialzation(void){
 8002124:	b580      	push	{r7, lr}
 8002126:	b08e      	sub	sp, #56	; 0x38
 8002128:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART4_Init 0 */

	  /* USER CODE END UART4_Init 0 */

	  LL_USART_InitTypeDef USART_InitStruct = {0};
 800212a:	f107 031c 	add.w	r3, r7, #28
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	609a      	str	r2, [r3, #8]
 8002136:	60da      	str	r2, [r3, #12]
 8002138:	611a      	str	r2, [r3, #16]
 800213a:	615a      	str	r2, [r3, #20]
 800213c:	619a      	str	r2, [r3, #24]

	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213e:	1d3b      	adds	r3, r7, #4
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
 8002146:	609a      	str	r2, [r3, #8]
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	611a      	str	r2, [r3, #16]
 800214c:	615a      	str	r2, [r3, #20]

	  /* Peripheral clock enable */
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800214e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002152:	f7ff ffa9 	bl	80020a8 <LL_APB1_GRP1_EnableClock>

	  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002156:	2004      	movs	r0, #4
 8002158:	f7ff ff8e 	bl	8002078 <LL_AHB1_GRP1_EnableClock>
	  /**UART4 GPIO Configuration
	  PC10   ------> UART4_TX
	  PC11   ------> UART4_RX
	  */
	  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 800215c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002160:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002162:	2302      	movs	r3, #2
 8002164:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002166:	2303      	movs	r3, #3
 8002168:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800216e:	2300      	movs	r3, #0
 8002170:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002172:	2308      	movs	r3, #8
 8002174:	61bb      	str	r3, [r7, #24]
	  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	4619      	mov	r1, r3
 800217a:	4819      	ldr	r0, [pc, #100]	; (80021e0 <M8N_UART4_Initialzation+0xbc>)
 800217c:	f003 fe95 	bl	8005eaa <LL_GPIO_Init>

	  /* UART4 interrupt Init */
	  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002180:	f7ff fea8 	bl	8001ed4 <__NVIC_GetPriorityGrouping>
 8002184:	4603      	mov	r3, r0
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff fef8 	bl	8001f80 <NVIC_EncodePriority>
 8002190:	4603      	mov	r3, r0
 8002192:	4619      	mov	r1, r3
 8002194:	2034      	movs	r0, #52	; 0x34
 8002196:	f7ff fec9 	bl	8001f2c <__NVIC_SetPriority>
	  NVIC_EnableIRQ(UART4_IRQn);
 800219a:	2034      	movs	r0, #52	; 0x34
 800219c:	f7ff fea8 	bl	8001ef0 <__NVIC_EnableIRQ>

	  /* USER CODE BEGIN UART4_Init 1 */

	  /* USER CODE END UART4_Init 1 */
	  USART_InitStruct.BaudRate = 9600;
 80021a0:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80021a4:	61fb      	str	r3, [r7, #28]
	  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80021a6:	2300      	movs	r3, #0
 80021a8:	623b      	str	r3, [r7, #32]
	  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80021aa:	2300      	movs	r3, #0
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
	  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80021ae:	2300      	movs	r3, #0
 80021b0:	62bb      	str	r3, [r7, #40]	; 0x28
	  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80021b2:	230c      	movs	r3, #12
 80021b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	633b      	str	r3, [r7, #48]	; 0x30
	  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80021ba:	2300      	movs	r3, #0
 80021bc:	637b      	str	r3, [r7, #52]	; 0x34
	  LL_USART_Init(UART4, &USART_InitStruct);
 80021be:	f107 031c 	add.w	r3, r7, #28
 80021c2:	4619      	mov	r1, r3
 80021c4:	4807      	ldr	r0, [pc, #28]	; (80021e4 <M8N_UART4_Initialzation+0xc0>)
 80021c6:	f004 fdeb 	bl	8006da0 <LL_USART_Init>
	  LL_USART_ConfigAsyncMode(UART4);
 80021ca:	4806      	ldr	r0, [pc, #24]	; (80021e4 <M8N_UART4_Initialzation+0xc0>)
 80021cc:	f7ff ff1b 	bl	8002006 <LL_USART_ConfigAsyncMode>
	  LL_USART_Enable(UART4);
 80021d0:	4804      	ldr	r0, [pc, #16]	; (80021e4 <M8N_UART4_Initialzation+0xc0>)
 80021d2:	f7ff ff08 	bl	8001fe6 <LL_USART_Enable>
	  /* USER CODE BEGIN UART4_Init 2 */

	  /* USER CODE END UART4_Init 2 */
}
 80021d6:	bf00      	nop
 80021d8:	3738      	adds	r7, #56	; 0x38
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40020800 	.word	0x40020800
 80021e4:	40004c00 	.word	0x40004c00

080021e8 <M8N_Initialzation>:

void M8N_Initialzation(void) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
	M8N_UART4_Initialzation();
 80021ec:	f7ff ff9a 	bl	8002124 <M8N_UART4_Initialzation>

	M8N_TransmitDATA(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 80021f0:	211c      	movs	r1, #28
 80021f2:	480d      	ldr	r0, [pc, #52]	; (8002228 <M8N_Initialzation+0x40>)
 80021f4:	f7ff ff70 	bl	80020d8 <M8N_TransmitDATA>
	HAL_Delay(100);
 80021f8:	2064      	movs	r0, #100	; 0x64
 80021fa:	f001 fd35 	bl	8003c68 <HAL_Delay>
	M8N_TransmitDATA(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 80021fe:	2110      	movs	r1, #16
 8002200:	480a      	ldr	r0, [pc, #40]	; (800222c <M8N_Initialzation+0x44>)
 8002202:	f7ff ff69 	bl	80020d8 <M8N_TransmitDATA>
	HAL_Delay(100);
 8002206:	2064      	movs	r0, #100	; 0x64
 8002208:	f001 fd2e 	bl	8003c68 <HAL_Delay>
	M8N_TransmitDATA(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 800220c:	210e      	movs	r1, #14
 800220e:	4808      	ldr	r0, [pc, #32]	; (8002230 <M8N_Initialzation+0x48>)
 8002210:	f7ff ff62 	bl	80020d8 <M8N_TransmitDATA>
	HAL_Delay(100);
 8002214:	2064      	movs	r0, #100	; 0x64
 8002216:	f001 fd27 	bl	8003c68 <HAL_Delay>
	M8N_TransmitDATA(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 800221a:	2115      	movs	r1, #21
 800221c:	4805      	ldr	r0, [pc, #20]	; (8002234 <M8N_Initialzation+0x4c>)
 800221e:	f7ff ff5b 	bl	80020d8 <M8N_TransmitDATA>
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	08009d34 	.word	0x08009d34
 800222c:	08009d50 	.word	0x08009d50
 8002230:	08009d60 	.word	0x08009d60
 8002234:	08009d70 	.word	0x08009d70

08002238 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800223e:	463b      	mov	r3, r7
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	609a      	str	r2, [r3, #8]
 8002248:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800224a:	4b21      	ldr	r3, [pc, #132]	; (80022d0 <MX_ADC1_Init+0x98>)
 800224c:	4a21      	ldr	r2, [pc, #132]	; (80022d4 <MX_ADC1_Init+0x9c>)
 800224e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002250:	4b1f      	ldr	r3, [pc, #124]	; (80022d0 <MX_ADC1_Init+0x98>)
 8002252:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002256:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002258:	4b1d      	ldr	r3, [pc, #116]	; (80022d0 <MX_ADC1_Init+0x98>)
 800225a:	2200      	movs	r2, #0
 800225c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800225e:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <MX_ADC1_Init+0x98>)
 8002260:	2200      	movs	r2, #0
 8002262:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002264:	4b1a      	ldr	r3, [pc, #104]	; (80022d0 <MX_ADC1_Init+0x98>)
 8002266:	2201      	movs	r2, #1
 8002268:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800226a:	4b19      	ldr	r3, [pc, #100]	; (80022d0 <MX_ADC1_Init+0x98>)
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002272:	4b17      	ldr	r3, [pc, #92]	; (80022d0 <MX_ADC1_Init+0x98>)
 8002274:	2200      	movs	r2, #0
 8002276:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002278:	4b15      	ldr	r3, [pc, #84]	; (80022d0 <MX_ADC1_Init+0x98>)
 800227a:	4a17      	ldr	r2, [pc, #92]	; (80022d8 <MX_ADC1_Init+0xa0>)
 800227c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800227e:	4b14      	ldr	r3, [pc, #80]	; (80022d0 <MX_ADC1_Init+0x98>)
 8002280:	2200      	movs	r2, #0
 8002282:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <MX_ADC1_Init+0x98>)
 8002286:	2201      	movs	r2, #1
 8002288:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800228a:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <MX_ADC1_Init+0x98>)
 800228c:	2201      	movs	r2, #1
 800228e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002292:	4b0f      	ldr	r3, [pc, #60]	; (80022d0 <MX_ADC1_Init+0x98>)
 8002294:	2201      	movs	r2, #1
 8002296:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002298:	480d      	ldr	r0, [pc, #52]	; (80022d0 <MX_ADC1_Init+0x98>)
 800229a:	f001 fd09 	bl	8003cb0 <HAL_ADC_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80022a4:	f000 fc56 	bl	8002b54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80022a8:	2308      	movs	r3, #8
 80022aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80022ac:	2301      	movs	r3, #1
 80022ae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80022b0:	2307      	movs	r3, #7
 80022b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022b4:	463b      	mov	r3, r7
 80022b6:	4619      	mov	r1, r3
 80022b8:	4805      	ldr	r0, [pc, #20]	; (80022d0 <MX_ADC1_Init+0x98>)
 80022ba:	f001 fe6b 	bl	8003f94 <HAL_ADC_ConfigChannel>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80022c4:	f000 fc46 	bl	8002b54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80022c8:	bf00      	nop
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	200002ac 	.word	0x200002ac
 80022d4:	40012000 	.word	0x40012000
 80022d8:	0f000001 	.word	0x0f000001

080022dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	; 0x28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0314 	add.w	r3, r7, #20
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a2e      	ldr	r2, [pc, #184]	; (80023b4 <HAL_ADC_MspInit+0xd8>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d156      	bne.n	80023ac <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	4b2d      	ldr	r3, [pc, #180]	; (80023b8 <HAL_ADC_MspInit+0xdc>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002306:	4a2c      	ldr	r2, [pc, #176]	; (80023b8 <HAL_ADC_MspInit+0xdc>)
 8002308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800230c:	6453      	str	r3, [r2, #68]	; 0x44
 800230e:	4b2a      	ldr	r3, [pc, #168]	; (80023b8 <HAL_ADC_MspInit+0xdc>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	4b26      	ldr	r3, [pc, #152]	; (80023b8 <HAL_ADC_MspInit+0xdc>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a25      	ldr	r2, [pc, #148]	; (80023b8 <HAL_ADC_MspInit+0xdc>)
 8002324:	f043 0302 	orr.w	r3, r3, #2
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b23      	ldr	r3, [pc, #140]	; (80023b8 <HAL_ADC_MspInit+0xdc>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002336:	2301      	movs	r3, #1
 8002338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800233a:	2303      	movs	r3, #3
 800233c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233e:	2300      	movs	r3, #0
 8002340:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002342:	f107 0314 	add.w	r3, r7, #20
 8002346:	4619      	mov	r1, r3
 8002348:	481c      	ldr	r0, [pc, #112]	; (80023bc <HAL_ADC_MspInit+0xe0>)
 800234a:	f002 fd45 	bl	8004dd8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800234e:	4b1c      	ldr	r3, [pc, #112]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 8002350:	4a1c      	ldr	r2, [pc, #112]	; (80023c4 <HAL_ADC_MspInit+0xe8>)
 8002352:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002354:	4b1a      	ldr	r3, [pc, #104]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 8002356:	2200      	movs	r2, #0
 8002358:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800235a:	4b19      	ldr	r3, [pc, #100]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 800235c:	2200      	movs	r2, #0
 800235e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002360:	4b17      	ldr	r3, [pc, #92]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 8002362:	2200      	movs	r2, #0
 8002364:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8002366:	4b16      	ldr	r3, [pc, #88]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 8002368:	2200      	movs	r2, #0
 800236a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800236c:	4b14      	ldr	r3, [pc, #80]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 800236e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002372:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 8002376:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800237a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800237c:	4b10      	ldr	r3, [pc, #64]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 800237e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002382:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002384:	4b0e      	ldr	r3, [pc, #56]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 8002386:	2200      	movs	r2, #0
 8002388:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800238a:	4b0d      	ldr	r3, [pc, #52]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 800238c:	2200      	movs	r2, #0
 800238e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002390:	480b      	ldr	r0, [pc, #44]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 8002392:	f002 f9b1 	bl	80046f8 <HAL_DMA_Init>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 800239c:	f000 fbda 	bl	8002b54 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a07      	ldr	r2, [pc, #28]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 80023a4:	639a      	str	r2, [r3, #56]	; 0x38
 80023a6:	4a06      	ldr	r2, [pc, #24]	; (80023c0 <HAL_ADC_MspInit+0xe4>)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80023ac:	bf00      	nop
 80023ae:	3728      	adds	r7, #40	; 0x28
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40012000 	.word	0x40012000
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40020400 	.word	0x40020400
 80023c0:	200002f4 	.word	0x200002f4
 80023c4:	40026410 	.word	0x40026410

080023c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	607b      	str	r3, [r7, #4]
 80023d2:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <MX_DMA_Init+0x3c>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a0b      	ldr	r2, [pc, #44]	; (8002404 <MX_DMA_Init+0x3c>)
 80023d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b09      	ldr	r3, [pc, #36]	; (8002404 <MX_DMA_Init+0x3c>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023e6:	607b      	str	r3, [r7, #4]
 80023e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80023ea:	2200      	movs	r2, #0
 80023ec:	2100      	movs	r1, #0
 80023ee:	2038      	movs	r0, #56	; 0x38
 80023f0:	f002 f94b 	bl	800468a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80023f4:	2038      	movs	r0, #56	; 0x38
 80023f6:	f002 f964 	bl	80046c2 <HAL_NVIC_EnableIRQ>

}
 80023fa:	bf00      	nop
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40023800 	.word	0x40023800

08002408 <LL_GPIO_SetOutputPin>:
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	619a      	str	r2, [r3, #24]
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <LL_GPIO_ResetOutputPin>:
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	041a      	lsls	r2, r3, #16
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	619a      	str	r2, [r3, #24]
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
	...

08002444 <LL_AHB1_GRP1_EnableClock>:
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800244c:	4b08      	ldr	r3, [pc, #32]	; (8002470 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800244e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002450:	4907      	ldr	r1, [pc, #28]	; (8002470 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4313      	orrs	r3, r2
 8002456:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002458:	4b05      	ldr	r3, [pc, #20]	; (8002470 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800245a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4013      	ands	r3, r2
 8002460:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002462:	68fb      	ldr	r3, [r7, #12]
}
 8002464:	bf00      	nop
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	40023800 	.word	0x40023800

08002474 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800247a:	463b      	mov	r3, r7
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	605a      	str	r2, [r3, #4]
 8002482:	609a      	str	r2, [r3, #8]
 8002484:	60da      	str	r2, [r3, #12]
 8002486:	611a      	str	r2, [r3, #16]
 8002488:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800248a:	2004      	movs	r0, #4
 800248c:	f7ff ffda 	bl	8002444 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002490:	2080      	movs	r0, #128	; 0x80
 8002492:	f7ff ffd7 	bl	8002444 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002496:	2001      	movs	r0, #1
 8002498:	f7ff ffd4 	bl	8002444 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800249c:	2002      	movs	r0, #2
 800249e:	f7ff ffd1 	bl	8002444 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80024a2:	2008      	movs	r0, #8
 80024a4:	f7ff ffce 	bl	8002444 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 80024a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024ac:	482e      	ldr	r0, [pc, #184]	; (8002568 <MX_GPIO_Init+0xf4>)
 80024ae:	f7ff ffab 	bl	8002408 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4
 80024b2:	f240 2117 	movw	r1, #535	; 0x217
 80024b6:	482c      	ldr	r0, [pc, #176]	; (8002568 <MX_GPIO_Init+0xf4>)
 80024b8:	f7ff ffb4 	bl	8002424 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12|LL_GPIO_PIN_6);
 80024bc:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 80024c0:	482a      	ldr	r0, [pc, #168]	; (800256c <MX_GPIO_Init+0xf8>)
 80024c2:	f7ff ffaf 	bl	8002424 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 80024c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024ca:	4829      	ldr	r0, [pc, #164]	; (8002570 <MX_GPIO_Init+0xfc>)
 80024cc:	f7ff ffaa 	bl	8002424 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2
 80024d0:	f242 2317 	movw	r3, #8727	; 0x2217
 80024d4:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024d6:	2301      	movs	r3, #1
 80024d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80024da:	2300      	movs	r3, #0
 80024dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024de:	2300      	movs	r3, #0
 80024e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024e2:	2300      	movs	r3, #0
 80024e4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024e6:	463b      	mov	r3, r7
 80024e8:	4619      	mov	r1, r3
 80024ea:	481f      	ldr	r0, [pc, #124]	; (8002568 <MX_GPIO_Init+0xf4>)
 80024ec:	f003 fcdd 	bl	8005eaa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_8;
 80024f0:	f44f 7390 	mov.w	r3, #288	; 0x120
 80024f4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80024f6:	2300      	movs	r3, #0
 80024f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024fa:	2300      	movs	r3, #0
 80024fc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024fe:	463b      	mov	r3, r7
 8002500:	4619      	mov	r1, r3
 8002502:	4819      	ldr	r0, [pc, #100]	; (8002568 <MX_GPIO_Init+0xf4>)
 8002504:	f003 fcd1 	bl	8005eaa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_6;
 8002508:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 800250c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800250e:	2301      	movs	r3, #1
 8002510:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002512:	2300      	movs	r3, #0
 8002514:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002516:	2300      	movs	r3, #0
 8002518:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800251a:	2300      	movs	r3, #0
 800251c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800251e:	463b      	mov	r3, r7
 8002520:	4619      	mov	r1, r3
 8002522:	4812      	ldr	r0, [pc, #72]	; (800256c <MX_GPIO_Init+0xf8>)
 8002524:	f003 fcc1 	bl	8005eaa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8002528:	f44f 7380 	mov.w	r3, #256	; 0x100
 800252c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800252e:	2301      	movs	r3, #1
 8002530:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002532:	2300      	movs	r3, #0
 8002534:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800253a:	2300      	movs	r3, #0
 800253c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800253e:	463b      	mov	r3, r7
 8002540:	4619      	mov	r1, r3
 8002542:	480b      	ldr	r0, [pc, #44]	; (8002570 <MX_GPIO_Init+0xfc>)
 8002544:	f003 fcb1 	bl	8005eaa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8002548:	2380      	movs	r3, #128	; 0x80
 800254a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800254c:	2300      	movs	r3, #0
 800254e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002550:	2300      	movs	r3, #0
 8002552:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002554:	463b      	mov	r3, r7
 8002556:	4619      	mov	r1, r3
 8002558:	4804      	ldr	r0, [pc, #16]	; (800256c <MX_GPIO_Init+0xf8>)
 800255a:	f003 fca6 	bl	8005eaa <LL_GPIO_Init>

}
 800255e:	bf00      	nop
 8002560:	3718      	adds	r7, #24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40020800 	.word	0x40020800
 800256c:	40020400 	.word	0x40020400
 8002570:	40020000 	.word	0x40020000

08002574 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002578:	4b12      	ldr	r3, [pc, #72]	; (80025c4 <MX_I2C1_Init+0x50>)
 800257a:	4a13      	ldr	r2, [pc, #76]	; (80025c8 <MX_I2C1_Init+0x54>)
 800257c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800257e:	4b11      	ldr	r3, [pc, #68]	; (80025c4 <MX_I2C1_Init+0x50>)
 8002580:	4a12      	ldr	r2, [pc, #72]	; (80025cc <MX_I2C1_Init+0x58>)
 8002582:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002584:	4b0f      	ldr	r3, [pc, #60]	; (80025c4 <MX_I2C1_Init+0x50>)
 8002586:	2200      	movs	r2, #0
 8002588:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800258a:	4b0e      	ldr	r3, [pc, #56]	; (80025c4 <MX_I2C1_Init+0x50>)
 800258c:	2200      	movs	r2, #0
 800258e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002590:	4b0c      	ldr	r3, [pc, #48]	; (80025c4 <MX_I2C1_Init+0x50>)
 8002592:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002596:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002598:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <MX_I2C1_Init+0x50>)
 800259a:	2200      	movs	r2, #0
 800259c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800259e:	4b09      	ldr	r3, [pc, #36]	; (80025c4 <MX_I2C1_Init+0x50>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025a4:	4b07      	ldr	r3, [pc, #28]	; (80025c4 <MX_I2C1_Init+0x50>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <MX_I2C1_Init+0x50>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025b0:	4804      	ldr	r0, [pc, #16]	; (80025c4 <MX_I2C1_Init+0x50>)
 80025b2:	f002 fdad 	bl	8005110 <HAL_I2C_Init>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80025bc:	f000 faca 	bl	8002b54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025c0:	bf00      	nop
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20000354 	.word	0x20000354
 80025c8:	40005400 	.word	0x40005400
 80025cc:	00061a80 	.word	0x00061a80

080025d0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08a      	sub	sp, #40	; 0x28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d8:	f107 0314 	add.w	r3, r7, #20
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	60da      	str	r2, [r3, #12]
 80025e6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a19      	ldr	r2, [pc, #100]	; (8002654 <HAL_I2C_MspInit+0x84>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d12c      	bne.n	800264c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	4b18      	ldr	r3, [pc, #96]	; (8002658 <HAL_I2C_MspInit+0x88>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	4a17      	ldr	r2, [pc, #92]	; (8002658 <HAL_I2C_MspInit+0x88>)
 80025fc:	f043 0302 	orr.w	r3, r3, #2
 8002600:	6313      	str	r3, [r2, #48]	; 0x30
 8002602:	4b15      	ldr	r3, [pc, #84]	; (8002658 <HAL_I2C_MspInit+0x88>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800260e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002614:	2312      	movs	r3, #18
 8002616:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002618:	2300      	movs	r3, #0
 800261a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800261c:	2303      	movs	r3, #3
 800261e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002620:	2304      	movs	r3, #4
 8002622:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002624:	f107 0314 	add.w	r3, r7, #20
 8002628:	4619      	mov	r1, r3
 800262a:	480c      	ldr	r0, [pc, #48]	; (800265c <HAL_I2C_MspInit+0x8c>)
 800262c:	f002 fbd4 	bl	8004dd8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002630:	2300      	movs	r3, #0
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	4b08      	ldr	r3, [pc, #32]	; (8002658 <HAL_I2C_MspInit+0x88>)
 8002636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002638:	4a07      	ldr	r2, [pc, #28]	; (8002658 <HAL_I2C_MspInit+0x88>)
 800263a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800263e:	6413      	str	r3, [r2, #64]	; 0x40
 8002640:	4b05      	ldr	r3, [pc, #20]	; (8002658 <HAL_I2C_MspInit+0x88>)
 8002642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002644:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800264c:	bf00      	nop
 800264e:	3728      	adds	r7, #40	; 0x28
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40005400 	.word	0x40005400
 8002658:	40023800 	.word	0x40023800
 800265c:	40020400 	.word	0x40020400

08002660 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f043 0201 	orr.w	r2, r3, #1
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	601a      	str	r2, [r3, #0]
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a1a      	ldr	r2, [r3, #32]
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	431a      	orrs	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	621a      	str	r2, [r3, #32]
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b083      	sub	sp, #12
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
 80026aa:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a1a      	ldr	r2, [r3, #32]
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	43db      	mvns	r3, r3
 80026b4:	401a      	ands	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	621a      	str	r2, [r3, #32]
}
 80026ba:	bf00      	nop
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <LL_USART_IsActiveFlag_TXE>:
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d6:	2b80      	cmp	r3, #128	; 0x80
 80026d8:	bf0c      	ite	eq
 80026da:	2301      	moveq	r3, #1
 80026dc:	2300      	movne	r3, #0
 80026de:	b2db      	uxtb	r3, r3
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_USART_EnableIT_RXNE>:
{
 80026ec:	b480      	push	{r7}
 80026ee:	b089      	sub	sp, #36	; 0x24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	330c      	adds	r3, #12
 80026f8:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	e853 3f00 	ldrex	r3, [r3]
 8002700:	60bb      	str	r3, [r7, #8]
   return(result);
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	f043 0320 	orr.w	r3, r3, #32
 8002708:	61fb      	str	r3, [r7, #28]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	330c      	adds	r3, #12
 800270e:	69fa      	ldr	r2, [r7, #28]
 8002710:	61ba      	str	r2, [r7, #24]
 8002712:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002714:	6979      	ldr	r1, [r7, #20]
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	e841 2300 	strex	r3, r2, [r1]
 800271c:	613b      	str	r3, [r7, #16]
   return(result);
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1e7      	bne.n	80026f4 <LL_USART_EnableIT_RXNE+0x8>
}
 8002724:	bf00      	nop
 8002726:	bf00      	nop
 8002728:	3724      	adds	r7, #36	; 0x24
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <LL_USART_TransmitData8>:
{
 8002732:	b480      	push	{r7}
 8002734:	b083      	sub	sp, #12
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
 800273a:	460b      	mov	r3, r1
 800273c:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800273e:	78fa      	ldrb	r2, [r7, #3]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	605a      	str	r2, [r3, #4]
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	4013      	ands	r3, r2
 8002766:	041a      	lsls	r2, r3, #16
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	43d9      	mvns	r1, r3
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	400b      	ands	r3, r1
 8002770:	431a      	orrs	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	619a      	str	r2, [r3, #24]
}
 8002776:	bf00      	nop
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <_write>:
#include "AT24C08.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len){
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i++){
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	e011      	b.n	80027ba <_write+0x36>
		while(!LL_USART_IsActiveFlag_TXE(USART6));
 8002796:	bf00      	nop
 8002798:	480c      	ldr	r0, [pc, #48]	; (80027cc <_write+0x48>)
 800279a:	f7ff ff94 	bl	80026c6 <LL_USART_IsActiveFlag_TXE>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0f9      	beq.n	8002798 <_write+0x14>
		LL_USART_TransmitData8(USART6, *(p + i));
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	4413      	add	r3, r2
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	4619      	mov	r1, r3
 80027ae:	4807      	ldr	r0, [pc, #28]	; (80027cc <_write+0x48>)
 80027b0:	f7ff ffbf 	bl	8002732 <LL_USART_TransmitData8>
	for(int i = 0; i < len; i++){
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	3301      	adds	r3, #1
 80027b8:	617b      	str	r3, [r7, #20]
 80027ba:	697a      	ldr	r2, [r7, #20]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	429a      	cmp	r2, r3
 80027c0:	dbe9      	blt.n	8002796 <_write+0x12>
	}
	return len;
 80027c2:	687b      	ldr	r3, [r7, #4]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3718      	adds	r7, #24
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40011400 	.word	0x40011400

080027d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027d0:	b590      	push	{r4, r7, lr}
 80027d2:	b091      	sub	sp, #68	; 0x44
 80027d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	float Q[4];
	float quatRadianAccuracy;
 	unsigned char buf_read[16] = {0};
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	f107 0318 	add.w	r3, r7, #24
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
	unsigned char buf_write[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 80027e6:	4b97      	ldr	r3, [pc, #604]	; (8002a44 <main+0x274>)
 80027e8:	1d3c      	adds	r4, r7, #4
 80027ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	unsigned short adcVal;
	float batvol;
	short gyro_x_offset =12, gyro_y_offset = 16, gyro_z_offset = 9;
 80027f0:	230c      	movs	r3, #12
 80027f2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80027f4:	2310      	movs	r3, #16
 80027f6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80027f8:	2309      	movs	r3, #9
 80027fa:	877b      	strh	r3, [r7, #58]	; 0x3a
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027fc:	f001 f9c2 	bl	8003b84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002800:	f000 f93e 	bl	8002a80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002804:	f7ff fe36 	bl	8002474 <MX_GPIO_Init>
  MX_DMA_Init();
 8002808:	f7ff fdde 	bl	80023c8 <MX_DMA_Init>
  MX_TIM3_Init();
 800280c:	f000 fe4a 	bl	80034a4 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8002810:	f001 f92e 	bl	8003a70 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 8002814:	f000 fa50 	bl	8002cb8 <MX_SPI2_Init>
  MX_SPI1_Init();
 8002818:	f000 f9fc 	bl	8002c14 <MX_SPI1_Init>
  MX_SPI3_Init();
 800281c:	f000 faa0 	bl	8002d60 <MX_SPI3_Init>
  MX_UART4_Init();
 8002820:	f001 f84c 	bl	80038bc <MX_UART4_Init>
  MX_UART5_Init();
 8002824:	f001 f8ac 	bl	8003980 <MX_UART5_Init>
  MX_TIM5_Init();
 8002828:	f000 feae 	bl	8003588 <MX_TIM5_Init>
  MX_I2C1_Init();
 800282c:	f7ff fea2 	bl	8002574 <MX_I2C1_Init>
  MX_ADC1_Init();
 8002830:	f7ff fd02 	bl	8002238 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 8002834:	4884      	ldr	r0, [pc, #528]	; (8002a48 <main+0x278>)
 8002836:	f7ff ff13 	bl	8002660 <LL_TIM_EnableCounter>

  LL_USART_EnableIT_RXNE(USART6);
 800283a:	4884      	ldr	r0, [pc, #528]	; (8002a4c <main+0x27c>)
 800283c:	f7ff ff56 	bl	80026ec <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART4);
 8002840:	4883      	ldr	r0, [pc, #524]	; (8002a50 <main+0x280>)
 8002842:	f7ff ff53 	bl	80026ec <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_RXNE(UART5);
 8002846:	4883      	ldr	r0, [pc, #524]	; (8002a54 <main+0x284>)
 8002848:	f7ff ff50 	bl	80026ec <LL_USART_EnableIT_RXNE>

  BNO080_Initialization();
 800284c:	f7fe fcb4 	bl	80011b8 <BNO080_Initialization>
  BNO080_enableRotationVector(2500);
 8002850:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8002854:	f7fe fd46 	bl	80012e4 <BNO080_enableRotationVector>

  ICM20602_Initialization();
 8002858:	f7ff f864 	bl	8001924 <ICM20602_Initialization>
  LPS22HH_Initialization();
 800285c:	f7ff faaa 	bl	8001db4 <LPS22HH_Initialization>
  M8N_Initialzation();
 8002860:	f7ff fcc2 	bl	80021e8 <M8N_Initialzation>

  LL_TIM_EnableCounter(TIM5);
 8002864:	487c      	ldr	r0, [pc, #496]	; (8002a58 <main+0x288>)
 8002866:	f7ff fefb 	bl	8002660 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH1);
 800286a:	2101      	movs	r1, #1
 800286c:	487a      	ldr	r0, [pc, #488]	; (8002a58 <main+0x288>)
 800286e:	f7ff ff07 	bl	8002680 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH2);
 8002872:	2110      	movs	r1, #16
 8002874:	4878      	ldr	r0, [pc, #480]	; (8002a58 <main+0x288>)
 8002876:	f7ff ff03 	bl	8002680 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH3);
 800287a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800287e:	4876      	ldr	r0, [pc, #472]	; (8002a58 <main+0x288>)
 8002880:	f7ff fefe 	bl	8002680 <LL_TIM_CC_EnableChannel>
  LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH4);
 8002884:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002888:	4873      	ldr	r0, [pc, #460]	; (8002a58 <main+0x288>)
 800288a:	f7ff fef9 	bl	8002680 <LL_TIM_CC_EnableChannel>

  HAL_ADC_Start_DMA(&hadc1, &adcVal, 1);
 800288e:	1cbb      	adds	r3, r7, #2
 8002890:	2201      	movs	r2, #1
 8002892:	4619      	mov	r1, r3
 8002894:	4871      	ldr	r0, [pc, #452]	; (8002a5c <main+0x28c>)
 8002896:	f001 fa4f 	bl	8003d38 <HAL_ADC_Start_DMA>

  ICM20602_Writebyte(0x13, (gyro_x_offset * -2)>>8);
 800289a:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 800289e:	4613      	mov	r3, r2
 80028a0:	07db      	lsls	r3, r3, #31
 80028a2:	1a9b      	subs	r3, r3, r2
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	121b      	asrs	r3, r3, #8
 80028a8:	4619      	mov	r1, r3
 80028aa:	2013      	movs	r0, #19
 80028ac:	f7ff f818 	bl	80018e0 <ICM20602_Writebyte>
  ICM20602_Writebyte(0x14, (gyro_x_offset * -2));
 80028b0:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 80028b4:	4613      	mov	r3, r2
 80028b6:	07db      	lsls	r3, r3, #31
 80028b8:	1a9b      	subs	r3, r3, r2
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	4619      	mov	r1, r3
 80028be:	2014      	movs	r0, #20
 80028c0:	f7ff f80e 	bl	80018e0 <ICM20602_Writebyte>

  ICM20602_Writebyte(0x15, (gyro_y_offset * -2)>>8);
 80028c4:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	; 0x3c
 80028c8:	4613      	mov	r3, r2
 80028ca:	07db      	lsls	r3, r3, #31
 80028cc:	1a9b      	subs	r3, r3, r2
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	121b      	asrs	r3, r3, #8
 80028d2:	4619      	mov	r1, r3
 80028d4:	2015      	movs	r0, #21
 80028d6:	f7ff f803 	bl	80018e0 <ICM20602_Writebyte>
  ICM20602_Writebyte(0x16, (gyro_y_offset * -2));
 80028da:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	; 0x3c
 80028de:	4613      	mov	r3, r2
 80028e0:	07db      	lsls	r3, r3, #31
 80028e2:	1a9b      	subs	r3, r3, r2
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	4619      	mov	r1, r3
 80028e8:	2016      	movs	r0, #22
 80028ea:	f7fe fff9 	bl	80018e0 <ICM20602_Writebyte>

  ICM20602_Writebyte(0x17, (gyro_z_offset * -2)>>8);
 80028ee:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 80028f2:	4613      	mov	r3, r2
 80028f4:	07db      	lsls	r3, r3, #31
 80028f6:	1a9b      	subs	r3, r3, r2
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	121b      	asrs	r3, r3, #8
 80028fc:	4619      	mov	r1, r3
 80028fe:	2017      	movs	r0, #23
 8002900:	f7fe ffee 	bl	80018e0 <ICM20602_Writebyte>
  ICM20602_Writebyte(0x18, (gyro_z_offset * -2));
 8002904:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 8002908:	4613      	mov	r3, r2
 800290a:	07db      	lsls	r3, r3, #31
 800290c:	1a9b      	subs	r3, r3, r2
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	4619      	mov	r1, r3
 8002912:	2018      	movs	r0, #24
 8002914:	f7fe ffe4 	bl	80018e0 <ICM20602_Writebyte>
/*  float p = 0.0, i =0.0, d = 0.0;
  EP_PIDGain_Read(0, &p, &i, &d);

  printf("%f %f %f \n", p, i, d);*/

  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002918:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800291c:	484a      	ldr	r0, [pc, #296]	; (8002a48 <main+0x278>)
 800291e:	f7ff feaf 	bl	8002680 <LL_TIM_CC_EnableChannel>
  TIM3->PSC = 2000;
 8002922:	4b49      	ldr	r3, [pc, #292]	; (8002a48 <main+0x278>)
 8002924:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002928:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 800292a:	2064      	movs	r0, #100	; 0x64
 800292c:	f001 f99c 	bl	8003c68 <HAL_Delay>
  TIM3->PSC = 1500;
 8002930:	4b45      	ldr	r3, [pc, #276]	; (8002a48 <main+0x278>)
 8002932:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002936:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8002938:	2064      	movs	r0, #100	; 0x64
 800293a:	f001 f995 	bl	8003c68 <HAL_Delay>
  TIM3->PSC = 1000;
 800293e:	4b42      	ldr	r3, [pc, #264]	; (8002a48 <main+0x278>)
 8002940:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002944:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8002946:	2064      	movs	r0, #100	; 0x64
 8002948:	f001 f98e 	bl	8003c68 <HAL_Delay>
  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800294c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002950:	483d      	ldr	r0, [pc, #244]	; (8002a48 <main+0x278>)
 8002952:	f7ff fea6 	bl	80026a2 <LL_TIM_CC_DisableChannel>

  printf("Start\n");
 8002956:	4842      	ldr	r0, [pc, #264]	; (8002a60 <main+0x290>)
 8002958:	f004 ffc4 	bl	80078e4 <puts>
		  //printf("%.2f\t%.2f\n", BNO080_Roll, BNO080_Pitch);
		  printf("%.2f\n", BNO080_Yaw);
	  }*/


	  if(ICM20602_DataReady() == 1){
 800295c:	f7ff f88c 	bl	8001a78 <ICM20602_DataReady>
 8002960:	4603      	mov	r3, r0
 8002962:	2b01      	cmp	r3, #1
 8002964:	d14a      	bne.n	80029fc <main+0x22c>
		  LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 8002966:	2102      	movs	r1, #2
 8002968:	483e      	ldr	r0, [pc, #248]	; (8002a64 <main+0x294>)
 800296a:	f7ff fef1 	bl	8002750 <LL_GPIO_TogglePin>
		  ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 800296e:	483e      	ldr	r0, [pc, #248]	; (8002a68 <main+0x298>)
 8002970:	f7ff f856 	bl	8001a20 <ICM20602_Get3AxisGyroRawData>
		  ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 8002974:	4b3d      	ldr	r3, [pc, #244]	; (8002a6c <main+0x29c>)
 8002976:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800297a:	ee07 3a90 	vmov	s15, r3
 800297e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002982:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002a70 <main+0x2a0>
 8002986:	ee27 7a87 	vmul.f32	s14, s15, s14
 800298a:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8002a74 <main+0x2a4>
 800298e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002992:	4b36      	ldr	r3, [pc, #216]	; (8002a6c <main+0x29c>)
 8002994:	edc3 7a07 	vstr	s15, [r3, #28]
		  ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 8002998:	4b34      	ldr	r3, [pc, #208]	; (8002a6c <main+0x29c>)
 800299a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800299e:	ee07 3a90 	vmov	s15, r3
 80029a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029a6:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002a70 <main+0x2a0>
 80029aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029ae:	eddf 6a31 	vldr	s13, [pc, #196]	; 8002a74 <main+0x2a4>
 80029b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029b6:	4b2d      	ldr	r3, [pc, #180]	; (8002a6c <main+0x29c>)
 80029b8:	edc3 7a08 	vstr	s15, [r3, #32]
		  ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 80029bc:	4b2b      	ldr	r3, [pc, #172]	; (8002a6c <main+0x29c>)
 80029be:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80029c2:	ee07 3a90 	vmov	s15, r3
 80029c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029ca:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002a70 <main+0x2a0>
 80029ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029d2:	eddf 6a28 	vldr	s13, [pc, #160]	; 8002a74 <main+0x2a4>
 80029d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029da:	4b24      	ldr	r3, [pc, #144]	; (8002a6c <main+0x29c>)
 80029dc:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

		 printf("%d, %d, %d\n", ICM20602.gyro_x_raw, ICM20602.gyro_y_raw, ICM20602.gyro_z_raw);
 80029e0:	4b22      	ldr	r3, [pc, #136]	; (8002a6c <main+0x29c>)
 80029e2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80029e6:	4619      	mov	r1, r3
 80029e8:	4b20      	ldr	r3, [pc, #128]	; (8002a6c <main+0x29c>)
 80029ea:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80029ee:	461a      	mov	r2, r3
 80029f0:	4b1e      	ldr	r3, [pc, #120]	; (8002a6c <main+0x29c>)
 80029f2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80029f6:	4820      	ldr	r0, [pc, #128]	; (8002a78 <main+0x2a8>)
 80029f8:	f004 feee 	bl	80077d8 <iprintf>

			  printf("%d\t%d\t%d\t%d\t%d\t%d\t%d\n", iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwC, iBus.FailSafe);
			  HAL_Delay(50);
		  }
	  }*/
	  batvol = adcVal * 0.003619f;
 80029fc:	887b      	ldrh	r3, [r7, #2]
 80029fe:	ee07 3a90 	vmov	s15, r3
 8002a02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a06:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002a7c <main+0x2ac>
 8002a0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a0e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	  //printf("%d\t %f\n", adcVal, batvol);
	  if(batvol < 10.0f)
 8002a12:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002a16:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002a1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a22:	d509      	bpl.n	8002a38 <main+0x268>
	  {
		  TIM3->PSC = 1500;
 8002a24:	4b08      	ldr	r3, [pc, #32]	; (8002a48 <main+0x278>)
 8002a26:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002a2a:	629a      	str	r2, [r3, #40]	; 0x28
		  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002a2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a30:	4805      	ldr	r0, [pc, #20]	; (8002a48 <main+0x278>)
 8002a32:	f7ff fe25 	bl	8002680 <LL_TIM_CC_EnableChannel>
 8002a36:	e791      	b.n	800295c <main+0x18c>
	  }
	  else
		  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002a38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a3c:	4802      	ldr	r0, [pc, #8]	; (8002a48 <main+0x278>)
 8002a3e:	f7ff fe30 	bl	80026a2 <LL_TIM_CC_DisableChannel>
	  if(ICM20602_DataReady() == 1){
 8002a42:	e78b      	b.n	800295c <main+0x18c>
 8002a44:	08009bf4 	.word	0x08009bf4
 8002a48:	40000400 	.word	0x40000400
 8002a4c:	40011400 	.word	0x40011400
 8002a50:	40004c00 	.word	0x40004c00
 8002a54:	40005000 	.word	0x40005000
 8002a58:	40000c00 	.word	0x40000c00
 8002a5c:	200002ac 	.word	0x200002ac
 8002a60:	08009be0 	.word	0x08009be0
 8002a64:	40020800 	.word	0x40020800
 8002a68:	2000028c 	.word	0x2000028c
 8002a6c:	20000284 	.word	0x20000284
 8002a70:	44fa0000 	.word	0x44fa0000
 8002a74:	47000000 	.word	0x47000000
 8002a78:	08009be8 	.word	0x08009be8
 8002a7c:	3b6d2cbf 	.word	0x3b6d2cbf

08002a80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b094      	sub	sp, #80	; 0x50
 8002a84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a86:	f107 0320 	add.w	r3, r7, #32
 8002a8a:	2230      	movs	r2, #48	; 0x30
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f004 fa30 	bl	8006ef4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a94:	f107 030c 	add.w	r3, r7, #12
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	605a      	str	r2, [r3, #4]
 8002a9e:	609a      	str	r2, [r3, #8]
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	60bb      	str	r3, [r7, #8]
 8002aa8:	4b28      	ldr	r3, [pc, #160]	; (8002b4c <SystemClock_Config+0xcc>)
 8002aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aac:	4a27      	ldr	r2, [pc, #156]	; (8002b4c <SystemClock_Config+0xcc>)
 8002aae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ab2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab4:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <SystemClock_Config+0xcc>)
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002abc:	60bb      	str	r3, [r7, #8]
 8002abe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	607b      	str	r3, [r7, #4]
 8002ac4:	4b22      	ldr	r3, [pc, #136]	; (8002b50 <SystemClock_Config+0xd0>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a21      	ldr	r2, [pc, #132]	; (8002b50 <SystemClock_Config+0xd0>)
 8002aca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ace:	6013      	str	r3, [r2, #0]
 8002ad0:	4b1f      	ldr	r3, [pc, #124]	; (8002b50 <SystemClock_Config+0xd0>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ad8:	607b      	str	r3, [r7, #4]
 8002ada:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002adc:	2301      	movs	r3, #1
 8002ade:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ae0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ae4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002aea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002aee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002af0:	2304      	movs	r3, #4
 8002af2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002af4:	23a8      	movs	r3, #168	; 0xa8
 8002af6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002af8:	2302      	movs	r3, #2
 8002afa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002afc:	2304      	movs	r3, #4
 8002afe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b00:	f107 0320 	add.w	r3, r7, #32
 8002b04:	4618      	mov	r0, r3
 8002b06:	f002 fc47 	bl	8005398 <HAL_RCC_OscConfig>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002b10:	f000 f820 	bl	8002b54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b14:	230f      	movs	r3, #15
 8002b16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b18:	2302      	movs	r3, #2
 8002b1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b20:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002b24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b2a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b2c:	f107 030c 	add.w	r3, r7, #12
 8002b30:	2105      	movs	r1, #5
 8002b32:	4618      	mov	r0, r3
 8002b34:	f002 fea8 	bl	8005888 <HAL_RCC_ClockConfig>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002b3e:	f000 f809 	bl	8002b54 <Error_Handler>
  }
}
 8002b42:	bf00      	nop
 8002b44:	3750      	adds	r7, #80	; 0x50
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40007000 	.word	0x40007000

08002b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002b58:	b672      	cpsid	i
}
 8002b5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b5c:	e7fe      	b.n	8002b5c <Error_Handler+0x8>

08002b5e <LL_SPI_SetStandard>:
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f023 0210 	bic.w	r2, r3, #16
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	431a      	orrs	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	605a      	str	r2, [r3, #4]
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <LL_AHB1_GRP1_EnableClock>:
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002b8c:	4b08      	ldr	r3, [pc, #32]	; (8002bb0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b90:	4907      	ldr	r1, [pc, #28]	; (8002bb0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002b98:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	40023800 	.word	0x40023800

08002bb4 <LL_APB1_GRP1_EnableClock>:
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002bbc:	4b08      	ldr	r3, [pc, #32]	; (8002be0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002bbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bc0:	4907      	ldr	r1, [pc, #28]	; (8002be0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002bc8:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002bca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
}
 8002bd4:	bf00      	nop
 8002bd6:	3714      	adds	r7, #20
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr
 8002be0:	40023800 	.word	0x40023800

08002be4 <LL_APB2_GRP1_EnableClock>:
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002bec:	4b08      	ldr	r3, [pc, #32]	; (8002c10 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bf0:	4907      	ldr	r1, [pc, #28]	; (8002c10 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002bf8:	4b05      	ldr	r3, [pc, #20]	; (8002c10 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bfa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4013      	ands	r3, r2
 8002c00:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002c02:	68fb      	ldr	r3, [r7, #12]
}
 8002c04:	bf00      	nop
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	40023800 	.word	0x40023800

08002c14 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b090      	sub	sp, #64	; 0x40
 8002c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002c1a:	f107 0318 	add.w	r3, r7, #24
 8002c1e:	2228      	movs	r2, #40	; 0x28
 8002c20:	2100      	movs	r1, #0
 8002c22:	4618      	mov	r0, r3
 8002c24:	f004 f966 	bl	8006ef4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c28:	463b      	mov	r3, r7
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	605a      	str	r2, [r3, #4]
 8002c30:	609a      	str	r2, [r3, #8]
 8002c32:	60da      	str	r2, [r3, #12]
 8002c34:	611a      	str	r2, [r3, #16]
 8002c36:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002c38:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002c3c:	f7ff ffd2 	bl	8002be4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002c40:	2001      	movs	r0, #1
 8002c42:	f7ff ff9f 	bl	8002b84 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002c46:	23e0      	movs	r3, #224	; 0xe0
 8002c48:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c52:	2300      	movs	r3, #0
 8002c54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c56:	2300      	movs	r3, #0
 8002c58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002c5a:	2305      	movs	r3, #5
 8002c5c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c5e:	463b      	mov	r3, r7
 8002c60:	4619      	mov	r1, r3
 8002c62:	4813      	ldr	r0, [pc, #76]	; (8002cb0 <MX_SPI1_Init+0x9c>)
 8002c64:	f003 f921 	bl	8005eaa <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002c6c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002c70:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002c72:	2300      	movs	r3, #0
 8002c74:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002c76:	2302      	movs	r3, #2
 8002c78:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002c7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c82:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8002c84:	2310      	movs	r3, #16
 8002c86:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002c90:	230a      	movs	r3, #10
 8002c92:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002c94:	f107 0318 	add.w	r3, r7, #24
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4806      	ldr	r0, [pc, #24]	; (8002cb4 <MX_SPI1_Init+0xa0>)
 8002c9c:	f003 fad5 	bl	800624a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	4804      	ldr	r0, [pc, #16]	; (8002cb4 <MX_SPI1_Init+0xa0>)
 8002ca4:	f7ff ff5b 	bl	8002b5e <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ca8:	bf00      	nop
 8002caa:	3740      	adds	r7, #64	; 0x40
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40020000 	.word	0x40020000
 8002cb4:	40013000 	.word	0x40013000

08002cb8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b090      	sub	sp, #64	; 0x40
 8002cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002cbe:	f107 0318 	add.w	r3, r7, #24
 8002cc2:	2228      	movs	r2, #40	; 0x28
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f004 f914 	bl	8006ef4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ccc:	463b      	mov	r3, r7
 8002cce:	2200      	movs	r2, #0
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	605a      	str	r2, [r3, #4]
 8002cd4:	609a      	str	r2, [r3, #8]
 8002cd6:	60da      	str	r2, [r3, #12]
 8002cd8:	611a      	str	r2, [r3, #16]
 8002cda:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002cdc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002ce0:	f7ff ff68 	bl	8002bb4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002ce4:	2002      	movs	r0, #2
 8002ce6:	f7ff ff4d 	bl	8002b84 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8002cea:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002cee:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002d00:	2305      	movs	r3, #5
 8002d02:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d04:	463b      	mov	r3, r7
 8002d06:	4619      	mov	r1, r3
 8002d08:	4813      	ldr	r0, [pc, #76]	; (8002d58 <MX_SPI2_Init+0xa0>)
 8002d0a:	f003 f8ce 	bl	8005eaa <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002d12:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002d16:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002d20:	2301      	movs	r3, #1
 8002d22:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002d24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d28:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8002d2a:	2318      	movs	r3, #24
 8002d2c:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002d32:	2300      	movs	r3, #0
 8002d34:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002d36:	230a      	movs	r3, #10
 8002d38:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002d3a:	f107 0318 	add.w	r3, r7, #24
 8002d3e:	4619      	mov	r1, r3
 8002d40:	4806      	ldr	r0, [pc, #24]	; (8002d5c <MX_SPI2_Init+0xa4>)
 8002d42:	f003 fa82 	bl	800624a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8002d46:	2100      	movs	r1, #0
 8002d48:	4804      	ldr	r0, [pc, #16]	; (8002d5c <MX_SPI2_Init+0xa4>)
 8002d4a:	f7ff ff08 	bl	8002b5e <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002d4e:	bf00      	nop
 8002d50:	3740      	adds	r7, #64	; 0x40
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40020400 	.word	0x40020400
 8002d5c:	40003800 	.word	0x40003800

08002d60 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b090      	sub	sp, #64	; 0x40
 8002d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002d66:	f107 0318 	add.w	r3, r7, #24
 8002d6a:	2228      	movs	r2, #40	; 0x28
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f004 f8c0 	bl	8006ef4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d74:	463b      	mov	r3, r7
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	605a      	str	r2, [r3, #4]
 8002d7c:	609a      	str	r2, [r3, #8]
 8002d7e:	60da      	str	r2, [r3, #12]
 8002d80:	611a      	str	r2, [r3, #16]
 8002d82:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8002d84:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d88:	f7ff ff14 	bl	8002bb4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002d8c:	2002      	movs	r0, #2
 8002d8e:	f7ff fef9 	bl	8002b84 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002d92:	2338      	movs	r3, #56	; 0x38
 8002d94:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d96:	2302      	movs	r3, #2
 8002d98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002da2:	2300      	movs	r3, #0
 8002da4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8002da6:	2306      	movs	r3, #6
 8002da8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002daa:	463b      	mov	r3, r7
 8002dac:	4619      	mov	r1, r3
 8002dae:	4813      	ldr	r0, [pc, #76]	; (8002dfc <MX_SPI3_Init+0x9c>)
 8002db0:	f003 f87b 	bl	8005eaa <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002db4:	2300      	movs	r3, #0
 8002db6:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002db8:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002dbc:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002dca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dce:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8002dd0:	2308      	movs	r3, #8
 8002dd2:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8002ddc:	230a      	movs	r3, #10
 8002dde:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8002de0:	f107 0318 	add.w	r3, r7, #24
 8002de4:	4619      	mov	r1, r3
 8002de6:	4806      	ldr	r0, [pc, #24]	; (8002e00 <MX_SPI3_Init+0xa0>)
 8002de8:	f003 fa2f 	bl	800624a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8002dec:	2100      	movs	r1, #0
 8002dee:	4804      	ldr	r0, [pc, #16]	; (8002e00 <MX_SPI3_Init+0xa0>)
 8002df0:	f7ff feb5 	bl	8002b5e <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002df4:	bf00      	nop
 8002df6:	3740      	adds	r7, #64	; 0x40
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40020400 	.word	0x40020400
 8002e00:	40003c00 	.word	0x40003c00

08002e04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	607b      	str	r3, [r7, #4]
 8002e0e:	4b10      	ldr	r3, [pc, #64]	; (8002e50 <HAL_MspInit+0x4c>)
 8002e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e12:	4a0f      	ldr	r2, [pc, #60]	; (8002e50 <HAL_MspInit+0x4c>)
 8002e14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e18:	6453      	str	r3, [r2, #68]	; 0x44
 8002e1a:	4b0d      	ldr	r3, [pc, #52]	; (8002e50 <HAL_MspInit+0x4c>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e22:	607b      	str	r3, [r7, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	603b      	str	r3, [r7, #0]
 8002e2a:	4b09      	ldr	r3, [pc, #36]	; (8002e50 <HAL_MspInit+0x4c>)
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	4a08      	ldr	r2, [pc, #32]	; (8002e50 <HAL_MspInit+0x4c>)
 8002e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e34:	6413      	str	r3, [r2, #64]	; 0x40
 8002e36:	4b06      	ldr	r3, [pc, #24]	; (8002e50 <HAL_MspInit+0x4c>)
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e3e:	603b      	str	r3, [r7, #0]
 8002e40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e42:	bf00      	nop
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	40023800 	.word	0x40023800

08002e54 <LL_USART_IsActiveFlag_RXNE>:
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0320 	and.w	r3, r3, #32
 8002e64:	2b20      	cmp	r3, #32
 8002e66:	bf0c      	ite	eq
 8002e68:	2301      	moveq	r3, #1
 8002e6a:	2300      	movne	r3, #0
 8002e6c:	b2db      	uxtb	r3, r3
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <LL_USART_ClearFlag_RXNE>:
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f06f 0220 	mvn.w	r2, #32
 8002e88:	601a      	str	r2, [r3, #0]
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <LL_USART_ReceiveData8>:
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	b2db      	uxtb	r3, r3
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002eb4:	e7fe      	b.n	8002eb4 <NMI_Handler+0x4>

08002eb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eba:	e7fe      	b.n	8002eba <HardFault_Handler+0x4>

08002ebc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ec0:	e7fe      	b.n	8002ec0 <MemManage_Handler+0x4>

08002ec2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ec6:	e7fe      	b.n	8002ec6 <BusFault_Handler+0x4>

08002ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ecc:	e7fe      	b.n	8002ecc <UsageFault_Handler+0x4>

08002ece <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ee0:	bf00      	nop
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr

08002eea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002eea:	b480      	push	{r7}
 8002eec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002eee:	bf00      	nop
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002efc:	f000 fe94 	bl	8003c28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f00:	bf00      	nop
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	static unsigned char cnt = 0;

	if(LL_USART_IsActiveFlag_RXNE(UART4)){
 8002f08:	4833      	ldr	r0, [pc, #204]	; (8002fd8 <UART4_IRQHandler+0xd4>)
 8002f0a:	f7ff ffa3 	bl	8002e54 <LL_USART_IsActiveFlag_RXNE>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d05b      	beq.n	8002fcc <UART4_IRQHandler+0xc8>
			LL_USART_ClearFlag_RXNE(UART4);
 8002f14:	4830      	ldr	r0, [pc, #192]	; (8002fd8 <UART4_IRQHandler+0xd4>)
 8002f16:	f7ff ffb0 	bl	8002e7a <LL_USART_ClearFlag_RXNE>
			uart4_rx_data = LL_USART_ReceiveData8(UART4);
 8002f1a:	482f      	ldr	r0, [pc, #188]	; (8002fd8 <UART4_IRQHandler+0xd4>)
 8002f1c:	f7ff ffbb 	bl	8002e96 <LL_USART_ReceiveData8>
 8002f20:	4603      	mov	r3, r0
 8002f22:	461a      	mov	r2, r3
 8002f24:	4b2d      	ldr	r3, [pc, #180]	; (8002fdc <UART4_IRQHandler+0xd8>)
 8002f26:	701a      	strb	r2, [r3, #0]
			uart4_rx_flag = 1;
 8002f28:	4b2d      	ldr	r3, [pc, #180]	; (8002fe0 <UART4_IRQHandler+0xdc>)
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	701a      	strb	r2, [r3, #0]

//			LL_USART_TransmitData8(USART6, uart4_rx_data);

			switch(cnt){
 8002f2e:	4b2d      	ldr	r3, [pc, #180]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b23      	cmp	r3, #35	; 0x23
 8002f34:	d02e      	beq.n	8002f94 <UART4_IRQHandler+0x90>
 8002f36:	2b23      	cmp	r3, #35	; 0x23
 8002f38:	dc3a      	bgt.n	8002fb0 <UART4_IRQHandler+0xac>
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <UART4_IRQHandler+0x40>
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d012      	beq.n	8002f68 <UART4_IRQHandler+0x64>
 8002f42:	e035      	b.n	8002fb0 <UART4_IRQHandler+0xac>
			case 0:
				if(uart4_rx_data == 0xb5){
 8002f44:	4b25      	ldr	r3, [pc, #148]	; (8002fdc <UART4_IRQHandler+0xd8>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	2bb5      	cmp	r3, #181	; 0xb5
 8002f4a:	d141      	bne.n	8002fd0 <UART4_IRQHandler+0xcc>
					m8n_rx_buf[cnt] = uart4_rx_data;
 8002f4c:	4b25      	ldr	r3, [pc, #148]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	461a      	mov	r2, r3
 8002f52:	4b22      	ldr	r3, [pc, #136]	; (8002fdc <UART4_IRQHandler+0xd8>)
 8002f54:	7819      	ldrb	r1, [r3, #0]
 8002f56:	4b24      	ldr	r3, [pc, #144]	; (8002fe8 <UART4_IRQHandler+0xe4>)
 8002f58:	5499      	strb	r1, [r3, r2]
					cnt++;
 8002f5a:	4b22      	ldr	r3, [pc, #136]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	4b20      	ldr	r3, [pc, #128]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002f64:	701a      	strb	r2, [r3, #0]
				}
				break;
 8002f66:	e033      	b.n	8002fd0 <UART4_IRQHandler+0xcc>
			case 1:
				if(uart4_rx_data == 0x62) {
 8002f68:	4b1c      	ldr	r3, [pc, #112]	; (8002fdc <UART4_IRQHandler+0xd8>)
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b62      	cmp	r3, #98	; 0x62
 8002f6e:	d10d      	bne.n	8002f8c <UART4_IRQHandler+0x88>
					m8n_rx_buf[cnt] = uart4_rx_data;
 8002f70:	4b1c      	ldr	r3, [pc, #112]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	461a      	mov	r2, r3
 8002f76:	4b19      	ldr	r3, [pc, #100]	; (8002fdc <UART4_IRQHandler+0xd8>)
 8002f78:	7819      	ldrb	r1, [r3, #0]
 8002f7a:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <UART4_IRQHandler+0xe4>)
 8002f7c:	5499      	strb	r1, [r3, r2]
					cnt++;
 8002f7e:	4b19      	ldr	r3, [pc, #100]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	3301      	adds	r3, #1
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	4b17      	ldr	r3, [pc, #92]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002f88:	701a      	strb	r2, [r3, #0]
				}
				else
					cnt = 0;
				break;
 8002f8a:	e022      	b.n	8002fd2 <UART4_IRQHandler+0xce>
					cnt = 0;
 8002f8c:	4b15      	ldr	r3, [pc, #84]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	701a      	strb	r2, [r3, #0]
				break;
 8002f92:	e01e      	b.n	8002fd2 <UART4_IRQHandler+0xce>
			case 35:
				m8n_rx_buf[cnt] = uart4_rx_data;
 8002f94:	4b13      	ldr	r3, [pc, #76]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	461a      	mov	r2, r3
 8002f9a:	4b10      	ldr	r3, [pc, #64]	; (8002fdc <UART4_IRQHandler+0xd8>)
 8002f9c:	7819      	ldrb	r1, [r3, #0]
 8002f9e:	4b12      	ldr	r3, [pc, #72]	; (8002fe8 <UART4_IRQHandler+0xe4>)
 8002fa0:	5499      	strb	r1, [r3, r2]
				cnt = 0;
 8002fa2:	4b10      	ldr	r3, [pc, #64]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	701a      	strb	r2, [r3, #0]
				m8n_rx_cplt_flag = 1;
 8002fa8:	4b10      	ldr	r3, [pc, #64]	; (8002fec <UART4_IRQHandler+0xe8>)
 8002faa:	2201      	movs	r2, #1
 8002fac:	701a      	strb	r2, [r3, #0]
				break;
 8002fae:	e010      	b.n	8002fd2 <UART4_IRQHandler+0xce>
			default:
				m8n_rx_buf[cnt] = uart4_rx_data;
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	4b09      	ldr	r3, [pc, #36]	; (8002fdc <UART4_IRQHandler+0xd8>)
 8002fb8:	7819      	ldrb	r1, [r3, #0]
 8002fba:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <UART4_IRQHandler+0xe4>)
 8002fbc:	5499      	strb	r1, [r3, r2]
				cnt++;
 8002fbe:	4b09      	ldr	r3, [pc, #36]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	4b07      	ldr	r3, [pc, #28]	; (8002fe4 <UART4_IRQHandler+0xe0>)
 8002fc8:	701a      	strb	r2, [r3, #0]
				break;
 8002fca:	e002      	b.n	8002fd2 <UART4_IRQHandler+0xce>
			}
	}
 8002fcc:	bf00      	nop
 8002fce:	e000      	b.n	8002fd2 <UART4_IRQHandler+0xce>
				break;
 8002fd0:	bf00      	nop
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002fd2:	bf00      	nop
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40004c00 	.word	0x40004c00
 8002fdc:	200003ab 	.word	0x200003ab
 8002fe0:	200003aa 	.word	0x200003aa
 8002fe4:	200003f5 	.word	0x200003f5
 8002fe8:	200003ac 	.word	0x200003ac
 8002fec:	200003d0 	.word	0x200003d0

08002ff0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	static unsigned char cnt = 0;
	if(LL_USART_IsActiveFlag_RXNE(UART5)){
 8002ff4:	4833      	ldr	r0, [pc, #204]	; (80030c4 <UART5_IRQHandler+0xd4>)
 8002ff6:	f7ff ff2d 	bl	8002e54 <LL_USART_IsActiveFlag_RXNE>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d05b      	beq.n	80030b8 <UART5_IRQHandler+0xc8>
		LL_USART_ClearFlag_RXNE(UART5);
 8003000:	4830      	ldr	r0, [pc, #192]	; (80030c4 <UART5_IRQHandler+0xd4>)
 8003002:	f7ff ff3a 	bl	8002e7a <LL_USART_ClearFlag_RXNE>
		uart5_rx_data = LL_USART_ReceiveData8(UART5);
 8003006:	482f      	ldr	r0, [pc, #188]	; (80030c4 <UART5_IRQHandler+0xd4>)
 8003008:	f7ff ff45 	bl	8002e96 <LL_USART_ReceiveData8>
 800300c:	4603      	mov	r3, r0
 800300e:	461a      	mov	r2, r3
 8003010:	4b2d      	ldr	r3, [pc, #180]	; (80030c8 <UART5_IRQHandler+0xd8>)
 8003012:	701a      	strb	r2, [r3, #0]
		uart5_rx_flag = 1;
 8003014:	4b2d      	ldr	r3, [pc, #180]	; (80030cc <UART5_IRQHandler+0xdc>)
 8003016:	2201      	movs	r2, #1
 8003018:	701a      	strb	r2, [r3, #0]
		/*while(!LL_USART_IsActiveFlag_TXE(USART6));
		LL_USART_TransmitData8(USART6, uart5_rx_data);*/

		switch(cnt){
 800301a:	4b2d      	ldr	r3, [pc, #180]	; (80030d0 <UART5_IRQHandler+0xe0>)
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	2b1f      	cmp	r3, #31
 8003020:	d02e      	beq.n	8003080 <UART5_IRQHandler+0x90>
 8003022:	2b1f      	cmp	r3, #31
 8003024:	dc3a      	bgt.n	800309c <UART5_IRQHandler+0xac>
 8003026:	2b00      	cmp	r3, #0
 8003028:	d002      	beq.n	8003030 <UART5_IRQHandler+0x40>
 800302a:	2b01      	cmp	r3, #1
 800302c:	d012      	beq.n	8003054 <UART5_IRQHandler+0x64>
 800302e:	e035      	b.n	800309c <UART5_IRQHandler+0xac>
		case 0:
			if(uart5_rx_data == 0x20){
 8003030:	4b25      	ldr	r3, [pc, #148]	; (80030c8 <UART5_IRQHandler+0xd8>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b20      	cmp	r3, #32
 8003036:	d141      	bne.n	80030bc <UART5_IRQHandler+0xcc>
				ibus_rx_buf[cnt] = uart5_rx_data;
 8003038:	4b25      	ldr	r3, [pc, #148]	; (80030d0 <UART5_IRQHandler+0xe0>)
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	461a      	mov	r2, r3
 800303e:	4b22      	ldr	r3, [pc, #136]	; (80030c8 <UART5_IRQHandler+0xd8>)
 8003040:	7819      	ldrb	r1, [r3, #0]
 8003042:	4b24      	ldr	r3, [pc, #144]	; (80030d4 <UART5_IRQHandler+0xe4>)
 8003044:	5499      	strb	r1, [r3, r2]
				cnt++;
 8003046:	4b22      	ldr	r3, [pc, #136]	; (80030d0 <UART5_IRQHandler+0xe0>)
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	3301      	adds	r3, #1
 800304c:	b2da      	uxtb	r2, r3
 800304e:	4b20      	ldr	r3, [pc, #128]	; (80030d0 <UART5_IRQHandler+0xe0>)
 8003050:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003052:	e033      	b.n	80030bc <UART5_IRQHandler+0xcc>

		case 1:
			if(uart5_rx_data == 0x40) {
 8003054:	4b1c      	ldr	r3, [pc, #112]	; (80030c8 <UART5_IRQHandler+0xd8>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b40      	cmp	r3, #64	; 0x40
 800305a:	d10d      	bne.n	8003078 <UART5_IRQHandler+0x88>
				ibus_rx_buf[cnt] = uart5_rx_data;
 800305c:	4b1c      	ldr	r3, [pc, #112]	; (80030d0 <UART5_IRQHandler+0xe0>)
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	461a      	mov	r2, r3
 8003062:	4b19      	ldr	r3, [pc, #100]	; (80030c8 <UART5_IRQHandler+0xd8>)
 8003064:	7819      	ldrb	r1, [r3, #0]
 8003066:	4b1b      	ldr	r3, [pc, #108]	; (80030d4 <UART5_IRQHandler+0xe4>)
 8003068:	5499      	strb	r1, [r3, r2]
				cnt++;
 800306a:	4b19      	ldr	r3, [pc, #100]	; (80030d0 <UART5_IRQHandler+0xe0>)
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	3301      	adds	r3, #1
 8003070:	b2da      	uxtb	r2, r3
 8003072:	4b17      	ldr	r3, [pc, #92]	; (80030d0 <UART5_IRQHandler+0xe0>)
 8003074:	701a      	strb	r2, [r3, #0]
			}
			else
				cnt = 0;
			break;
 8003076:	e022      	b.n	80030be <UART5_IRQHandler+0xce>
				cnt = 0;
 8003078:	4b15      	ldr	r3, [pc, #84]	; (80030d0 <UART5_IRQHandler+0xe0>)
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]
			break;
 800307e:	e01e      	b.n	80030be <UART5_IRQHandler+0xce>

		case 31:
			ibus_rx_buf[cnt] = uart5_rx_data;
 8003080:	4b13      	ldr	r3, [pc, #76]	; (80030d0 <UART5_IRQHandler+0xe0>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	461a      	mov	r2, r3
 8003086:	4b10      	ldr	r3, [pc, #64]	; (80030c8 <UART5_IRQHandler+0xd8>)
 8003088:	7819      	ldrb	r1, [r3, #0]
 800308a:	4b12      	ldr	r3, [pc, #72]	; (80030d4 <UART5_IRQHandler+0xe4>)
 800308c:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 800308e:	4b10      	ldr	r3, [pc, #64]	; (80030d0 <UART5_IRQHandler+0xe0>)
 8003090:	2200      	movs	r2, #0
 8003092:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8003094:	4b10      	ldr	r3, [pc, #64]	; (80030d8 <UART5_IRQHandler+0xe8>)
 8003096:	2201      	movs	r2, #1
 8003098:	701a      	strb	r2, [r3, #0]
			break;
 800309a:	e010      	b.n	80030be <UART5_IRQHandler+0xce>

		default:
			ibus_rx_buf[cnt] = uart5_rx_data;
 800309c:	4b0c      	ldr	r3, [pc, #48]	; (80030d0 <UART5_IRQHandler+0xe0>)
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	461a      	mov	r2, r3
 80030a2:	4b09      	ldr	r3, [pc, #36]	; (80030c8 <UART5_IRQHandler+0xd8>)
 80030a4:	7819      	ldrb	r1, [r3, #0]
 80030a6:	4b0b      	ldr	r3, [pc, #44]	; (80030d4 <UART5_IRQHandler+0xe4>)
 80030a8:	5499      	strb	r1, [r3, r2]
			cnt++;
 80030aa:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <UART5_IRQHandler+0xe0>)
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	3301      	adds	r3, #1
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	4b07      	ldr	r3, [pc, #28]	; (80030d0 <UART5_IRQHandler+0xe0>)
 80030b4:	701a      	strb	r2, [r3, #0]
			break;
 80030b6:	e002      	b.n	80030be <UART5_IRQHandler+0xce>
		}
	}
 80030b8:	bf00      	nop
 80030ba:	e000      	b.n	80030be <UART5_IRQHandler+0xce>
			break;
 80030bc:	bf00      	nop

  /* USER CODE END UART5_IRQn 0 */
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	40005000 	.word	0x40005000
 80030c8:	200003d2 	.word	0x200003d2
 80030cc:	200003d1 	.word	0x200003d1
 80030d0:	200003f6 	.word	0x200003f6
 80030d4:	200003d4 	.word	0x200003d4
 80030d8:	200003f4 	.word	0x200003f4

080030dc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030e0:	4802      	ldr	r0, [pc, #8]	; (80030ec <DMA2_Stream0_IRQHandler+0x10>)
 80030e2:	f001 fc0f 	bl	8004904 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	200002f4 	.word	0x200002f4

080030f0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6)){
 80030f4:	480a      	ldr	r0, [pc, #40]	; (8003120 <USART6_IRQHandler+0x30>)
 80030f6:	f7ff fead 	bl	8002e54 <LL_USART_IsActiveFlag_RXNE>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00c      	beq.n	800311a <USART6_IRQHandler+0x2a>
		LL_USART_ClearFlag_RXNE(USART6);
 8003100:	4807      	ldr	r0, [pc, #28]	; (8003120 <USART6_IRQHandler+0x30>)
 8003102:	f7ff feba 	bl	8002e7a <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 8003106:	4806      	ldr	r0, [pc, #24]	; (8003120 <USART6_IRQHandler+0x30>)
 8003108:	f7ff fec5 	bl	8002e96 <LL_USART_ReceiveData8>
 800310c:	4603      	mov	r3, r0
 800310e:	461a      	mov	r2, r3
 8003110:	4b04      	ldr	r3, [pc, #16]	; (8003124 <USART6_IRQHandler+0x34>)
 8003112:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 8003114:	4b04      	ldr	r3, [pc, #16]	; (8003128 <USART6_IRQHandler+0x38>)
 8003116:	2201      	movs	r2, #1
 8003118:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	40011400 	.word	0x40011400
 8003124:	200003a9 	.word	0x200003a9
 8003128:	200003a8 	.word	0x200003a8

0800312c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  return 1;
 8003130:	2301      	movs	r3, #1
}
 8003132:	4618      	mov	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <_kill>:

int _kill(int pid, int sig)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003146:	f003 feab 	bl	8006ea0 <__errno>
 800314a:	4603      	mov	r3, r0
 800314c:	2216      	movs	r2, #22
 800314e:	601a      	str	r2, [r3, #0]
  return -1;
 8003150:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003154:	4618      	mov	r0, r3
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <_exit>:

void _exit (int status)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003164:	f04f 31ff 	mov.w	r1, #4294967295
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f7ff ffe7 	bl	800313c <_kill>
  while (1) {}    /* Make sure we hang here */
 800316e:	e7fe      	b.n	800316e <_exit+0x12>

08003170 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800317c:	2300      	movs	r3, #0
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	e00a      	b.n	8003198 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003182:	f3af 8000 	nop.w
 8003186:	4601      	mov	r1, r0
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	1c5a      	adds	r2, r3, #1
 800318c:	60ba      	str	r2, [r7, #8]
 800318e:	b2ca      	uxtb	r2, r1
 8003190:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	3301      	adds	r3, #1
 8003196:	617b      	str	r3, [r7, #20]
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	429a      	cmp	r2, r3
 800319e:	dbf0      	blt.n	8003182 <_read+0x12>
  }

  return len;
 80031a0:	687b      	ldr	r3, [r7, #4]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3718      	adds	r7, #24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <_close>:
  }
  return len;
}

int _close(int file)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b083      	sub	sp, #12
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr

080031c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031c2:	b480      	push	{r7}
 80031c4:	b083      	sub	sp, #12
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
 80031ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031d2:	605a      	str	r2, [r3, #4]
  return 0;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr

080031e2 <_isatty>:

int _isatty(int file)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031ea:	2301      	movs	r3, #1
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	60b9      	str	r1, [r7, #8]
 8003202:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
	...

08003214 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800321c:	4a14      	ldr	r2, [pc, #80]	; (8003270 <_sbrk+0x5c>)
 800321e:	4b15      	ldr	r3, [pc, #84]	; (8003274 <_sbrk+0x60>)
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003228:	4b13      	ldr	r3, [pc, #76]	; (8003278 <_sbrk+0x64>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d102      	bne.n	8003236 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003230:	4b11      	ldr	r3, [pc, #68]	; (8003278 <_sbrk+0x64>)
 8003232:	4a12      	ldr	r2, [pc, #72]	; (800327c <_sbrk+0x68>)
 8003234:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003236:	4b10      	ldr	r3, [pc, #64]	; (8003278 <_sbrk+0x64>)
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4413      	add	r3, r2
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	429a      	cmp	r2, r3
 8003242:	d207      	bcs.n	8003254 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003244:	f003 fe2c 	bl	8006ea0 <__errno>
 8003248:	4603      	mov	r3, r0
 800324a:	220c      	movs	r2, #12
 800324c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800324e:	f04f 33ff 	mov.w	r3, #4294967295
 8003252:	e009      	b.n	8003268 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <_sbrk+0x64>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800325a:	4b07      	ldr	r3, [pc, #28]	; (8003278 <_sbrk+0x64>)
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4413      	add	r3, r2
 8003262:	4a05      	ldr	r2, [pc, #20]	; (8003278 <_sbrk+0x64>)
 8003264:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003266:	68fb      	ldr	r3, [r7, #12]
}
 8003268:	4618      	mov	r0, r3
 800326a:	3718      	adds	r7, #24
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	20020000 	.word	0x20020000
 8003274:	00000400 	.word	0x00000400
 8003278:	200003f8 	.word	0x200003f8
 800327c:	20000410 	.word	0x20000410

08003280 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003284:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <SystemInit+0x20>)
 8003286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328a:	4a05      	ldr	r2, [pc, #20]	; (80032a0 <SystemInit+0x20>)
 800328c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003290:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003294:	bf00      	nop
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <LL_TIM_EnableARRPreload>:
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	601a      	str	r2, [r3, #0]
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d01c      	beq.n	800330e <LL_TIM_OC_EnableFast+0x4a>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	d017      	beq.n	800330a <LL_TIM_OC_EnableFast+0x46>
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	2b10      	cmp	r3, #16
 80032de:	d012      	beq.n	8003306 <LL_TIM_OC_EnableFast+0x42>
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	2b40      	cmp	r3, #64	; 0x40
 80032e4:	d00d      	beq.n	8003302 <LL_TIM_OC_EnableFast+0x3e>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ec:	d007      	beq.n	80032fe <LL_TIM_OC_EnableFast+0x3a>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032f4:	d101      	bne.n	80032fa <LL_TIM_OC_EnableFast+0x36>
 80032f6:	2305      	movs	r3, #5
 80032f8:	e00a      	b.n	8003310 <LL_TIM_OC_EnableFast+0x4c>
 80032fa:	2306      	movs	r3, #6
 80032fc:	e008      	b.n	8003310 <LL_TIM_OC_EnableFast+0x4c>
 80032fe:	2304      	movs	r3, #4
 8003300:	e006      	b.n	8003310 <LL_TIM_OC_EnableFast+0x4c>
 8003302:	2303      	movs	r3, #3
 8003304:	e004      	b.n	8003310 <LL_TIM_OC_EnableFast+0x4c>
 8003306:	2302      	movs	r3, #2
 8003308:	e002      	b.n	8003310 <LL_TIM_OC_EnableFast+0x4c>
 800330a:	2301      	movs	r3, #1
 800330c:	e000      	b.n	8003310 <LL_TIM_OC_EnableFast+0x4c>
 800330e:	2300      	movs	r3, #0
 8003310:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3318      	adds	r3, #24
 8003316:	4619      	mov	r1, r3
 8003318:	7bfb      	ldrb	r3, [r7, #15]
 800331a:	4a0a      	ldr	r2, [pc, #40]	; (8003344 <LL_TIM_OC_EnableFast+0x80>)
 800331c:	5cd3      	ldrb	r3, [r2, r3]
 800331e:	440b      	add	r3, r1
 8003320:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	4907      	ldr	r1, [pc, #28]	; (8003348 <LL_TIM_OC_EnableFast+0x84>)
 800332a:	5ccb      	ldrb	r3, [r1, r3]
 800332c:	4619      	mov	r1, r3
 800332e:	2304      	movs	r3, #4
 8003330:	408b      	lsls	r3, r1
 8003332:	431a      	orrs	r2, r3
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	601a      	str	r2, [r3, #0]

}
 8003338:	bf00      	nop
 800333a:	3714      	adds	r7, #20
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	08009da0 	.word	0x08009da0
 8003348:	08009da8 	.word	0x08009da8

0800334c <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800334c:	b480      	push	{r7}
 800334e:	b085      	sub	sp, #20
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	2b01      	cmp	r3, #1
 800335a:	d01c      	beq.n	8003396 <LL_TIM_OC_EnablePreload+0x4a>
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	2b04      	cmp	r3, #4
 8003360:	d017      	beq.n	8003392 <LL_TIM_OC_EnablePreload+0x46>
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	2b10      	cmp	r3, #16
 8003366:	d012      	beq.n	800338e <LL_TIM_OC_EnablePreload+0x42>
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	2b40      	cmp	r3, #64	; 0x40
 800336c:	d00d      	beq.n	800338a <LL_TIM_OC_EnablePreload+0x3e>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003374:	d007      	beq.n	8003386 <LL_TIM_OC_EnablePreload+0x3a>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800337c:	d101      	bne.n	8003382 <LL_TIM_OC_EnablePreload+0x36>
 800337e:	2305      	movs	r3, #5
 8003380:	e00a      	b.n	8003398 <LL_TIM_OC_EnablePreload+0x4c>
 8003382:	2306      	movs	r3, #6
 8003384:	e008      	b.n	8003398 <LL_TIM_OC_EnablePreload+0x4c>
 8003386:	2304      	movs	r3, #4
 8003388:	e006      	b.n	8003398 <LL_TIM_OC_EnablePreload+0x4c>
 800338a:	2303      	movs	r3, #3
 800338c:	e004      	b.n	8003398 <LL_TIM_OC_EnablePreload+0x4c>
 800338e:	2302      	movs	r3, #2
 8003390:	e002      	b.n	8003398 <LL_TIM_OC_EnablePreload+0x4c>
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <LL_TIM_OC_EnablePreload+0x4c>
 8003396:	2300      	movs	r3, #0
 8003398:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	3318      	adds	r3, #24
 800339e:	4619      	mov	r1, r3
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
 80033a2:	4a0a      	ldr	r2, [pc, #40]	; (80033cc <LL_TIM_OC_EnablePreload+0x80>)
 80033a4:	5cd3      	ldrb	r3, [r2, r3]
 80033a6:	440b      	add	r3, r1
 80033a8:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	7bfb      	ldrb	r3, [r7, #15]
 80033b0:	4907      	ldr	r1, [pc, #28]	; (80033d0 <LL_TIM_OC_EnablePreload+0x84>)
 80033b2:	5ccb      	ldrb	r3, [r1, r3]
 80033b4:	4619      	mov	r1, r3
 80033b6:	2308      	movs	r3, #8
 80033b8:	408b      	lsls	r3, r1
 80033ba:	431a      	orrs	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	601a      	str	r2, [r3, #0]
}
 80033c0:	bf00      	nop
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr
 80033cc:	08009da0 	.word	0x08009da0
 80033d0:	08009da8 	.word	0x08009da8

080033d4 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80033e6:	f023 0307 	bic.w	r3, r3, #7
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	431a      	orrs	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	609a      	str	r2, [r3, #8]
}
 80033f2:	bf00      	nop
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
 8003406:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	605a      	str	r2, [r3, #4]
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	609a      	str	r2, [r3, #8]
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <LL_AHB1_GRP1_EnableClock>:
{
 8003444:	b480      	push	{r7}
 8003446:	b085      	sub	sp, #20
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800344c:	4b08      	ldr	r3, [pc, #32]	; (8003470 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800344e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003450:	4907      	ldr	r1, [pc, #28]	; (8003470 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4313      	orrs	r3, r2
 8003456:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003458:	4b05      	ldr	r3, [pc, #20]	; (8003470 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800345a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4013      	ands	r3, r2
 8003460:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003462:	68fb      	ldr	r3, [r7, #12]
}
 8003464:	bf00      	nop
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	40023800 	.word	0x40023800

08003474 <LL_APB1_GRP1_EnableClock>:
{
 8003474:	b480      	push	{r7}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800347c:	4b08      	ldr	r3, [pc, #32]	; (80034a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800347e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003480:	4907      	ldr	r1, [pc, #28]	; (80034a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4313      	orrs	r3, r2
 8003486:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003488:	4b05      	ldr	r3, [pc, #20]	; (80034a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800348a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4013      	ands	r3, r2
 8003490:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003492:	68fb      	ldr	r3, [r7, #12]
}
 8003494:	bf00      	nop
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	40023800 	.word	0x40023800

080034a4 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b094      	sub	sp, #80	; 0x50
 80034a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80034aa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034ae:	2200      	movs	r2, #0
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	605a      	str	r2, [r3, #4]
 80034b4:	609a      	str	r2, [r3, #8]
 80034b6:	60da      	str	r2, [r3, #12]
 80034b8:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80034ba:	f107 031c 	add.w	r3, r7, #28
 80034be:	2220      	movs	r2, #32
 80034c0:	2100      	movs	r1, #0
 80034c2:	4618      	mov	r0, r3
 80034c4:	f003 fd16 	bl	8006ef4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	1d3b      	adds	r3, r7, #4
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	605a      	str	r2, [r3, #4]
 80034d0:	609a      	str	r2, [r3, #8]
 80034d2:	60da      	str	r2, [r3, #12]
 80034d4:	611a      	str	r2, [r3, #16]
 80034d6:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80034d8:	2002      	movs	r0, #2
 80034da:	f7ff ffcb 	bl	8003474 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 80034de:	f240 33e7 	movw	r3, #999	; 0x3e7
 80034e2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80034e4:	2300      	movs	r3, #0
 80034e6:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 80034e8:	2314      	movs	r3, #20
 80034ea:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80034ec:	2300      	movs	r3, #0
 80034ee:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80034f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034f4:	4619      	mov	r1, r3
 80034f6:	4822      	ldr	r0, [pc, #136]	; (8003580 <MX_TIM3_Init+0xdc>)
 80034f8:	f002 ff6c 	bl	80063d4 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 80034fc:	4820      	ldr	r0, [pc, #128]	; (8003580 <MX_TIM3_Init+0xdc>)
 80034fe:	f7ff fed1 	bl	80032a4 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003502:	2100      	movs	r1, #0
 8003504:	481e      	ldr	r0, [pc, #120]	; (8003580 <MX_TIM3_Init+0xdc>)
 8003506:	f7ff ff65 	bl	80033d4 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 800350a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800350e:	481c      	ldr	r0, [pc, #112]	; (8003580 <MX_TIM3_Init+0xdc>)
 8003510:	f7ff ff1c 	bl	800334c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003514:	2360      	movs	r3, #96	; 0x60
 8003516:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003518:	2300      	movs	r3, #0
 800351a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800351c:	2300      	movs	r3, #0
 800351e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 8003520:	230a      	movs	r3, #10
 8003522:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003524:	2300      	movs	r3, #0
 8003526:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8003528:	f107 031c 	add.w	r3, r7, #28
 800352c:	461a      	mov	r2, r3
 800352e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003532:	4813      	ldr	r0, [pc, #76]	; (8003580 <MX_TIM3_Init+0xdc>)
 8003534:	f002 ffe8 	bl	8006508 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8003538:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800353c:	4810      	ldr	r0, [pc, #64]	; (8003580 <MX_TIM3_Init+0xdc>)
 800353e:	f7ff fec1 	bl	80032c4 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8003542:	2100      	movs	r1, #0
 8003544:	480e      	ldr	r0, [pc, #56]	; (8003580 <MX_TIM3_Init+0xdc>)
 8003546:	f7ff ff5a 	bl	80033fe <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800354a:	480d      	ldr	r0, [pc, #52]	; (8003580 <MX_TIM3_Init+0xdc>)
 800354c:	f7ff ff6a 	bl	8003424 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8003550:	2002      	movs	r0, #2
 8003552:	f7ff ff77 	bl	8003444 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8003556:	2302      	movs	r3, #2
 8003558:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800355a:	2302      	movs	r3, #2
 800355c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800355e:	2300      	movs	r3, #0
 8003560:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003562:	2300      	movs	r3, #0
 8003564:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003566:	2300      	movs	r3, #0
 8003568:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800356a:	2302      	movs	r3, #2
 800356c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800356e:	1d3b      	adds	r3, r7, #4
 8003570:	4619      	mov	r1, r3
 8003572:	4804      	ldr	r0, [pc, #16]	; (8003584 <MX_TIM3_Init+0xe0>)
 8003574:	f002 fc99 	bl	8005eaa <LL_GPIO_Init>

}
 8003578:	bf00      	nop
 800357a:	3750      	adds	r7, #80	; 0x50
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40000400 	.word	0x40000400
 8003584:	40020400 	.word	0x40020400

08003588 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b094      	sub	sp, #80	; 0x50
 800358c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800358e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	605a      	str	r2, [r3, #4]
 8003598:	609a      	str	r2, [r3, #8]
 800359a:	60da      	str	r2, [r3, #12]
 800359c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800359e:	f107 031c 	add.w	r3, r7, #28
 80035a2:	2220      	movs	r2, #32
 80035a4:	2100      	movs	r1, #0
 80035a6:	4618      	mov	r0, r3
 80035a8:	f003 fca4 	bl	8006ef4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ac:	1d3b      	adds	r3, r7, #4
 80035ae:	2200      	movs	r2, #0
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	605a      	str	r2, [r3, #4]
 80035b4:	609a      	str	r2, [r3, #8]
 80035b6:	60da      	str	r2, [r3, #12]
 80035b8:	611a      	str	r2, [r3, #16]
 80035ba:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 80035bc:	2008      	movs	r0, #8
 80035be:	f7ff ff59 	bl	8003474 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80035c2:	2300      	movs	r3, #0
 80035c4:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80035c6:	2300      	movs	r3, #0
 80035c8:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 41999;
 80035ca:	f24a 430f 	movw	r3, #41999	; 0xa40f
 80035ce:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80035d0:	2300      	movs	r3, #0
 80035d2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 80035d4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80035d8:	4619      	mov	r1, r3
 80035da:	483a      	ldr	r0, [pc, #232]	; (80036c4 <MX_TIM5_Init+0x13c>)
 80035dc:	f002 fefa 	bl	80063d4 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM5);
 80035e0:	4838      	ldr	r0, [pc, #224]	; (80036c4 <MX_TIM5_Init+0x13c>)
 80035e2:	f7ff fe5f 	bl	80032a4 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 80035e6:	2100      	movs	r1, #0
 80035e8:	4836      	ldr	r0, [pc, #216]	; (80036c4 <MX_TIM5_Init+0x13c>)
 80035ea:	f7ff fef3 	bl	80033d4 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 80035ee:	2101      	movs	r1, #1
 80035f0:	4834      	ldr	r0, [pc, #208]	; (80036c4 <MX_TIM5_Init+0x13c>)
 80035f2:	f7ff feab 	bl	800334c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80035f6:	2360      	movs	r3, #96	; 0x60
 80035f8:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80035fa:	2300      	movs	r3, #0
 80035fc:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80035fe:	2300      	movs	r3, #0
 8003600:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8003602:	2300      	movs	r3, #0
 8003604:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003606:	2300      	movs	r3, #0
 8003608:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800360a:	f107 031c 	add.w	r3, r7, #28
 800360e:	461a      	mov	r2, r3
 8003610:	2101      	movs	r1, #1
 8003612:	482c      	ldr	r0, [pc, #176]	; (80036c4 <MX_TIM5_Init+0x13c>)
 8003614:	f002 ff78 	bl	8006508 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH1);
 8003618:	2101      	movs	r1, #1
 800361a:	482a      	ldr	r0, [pc, #168]	; (80036c4 <MX_TIM5_Init+0x13c>)
 800361c:	f7ff fe52 	bl	80032c4 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH2);
 8003620:	2110      	movs	r1, #16
 8003622:	4828      	ldr	r0, [pc, #160]	; (80036c4 <MX_TIM5_Init+0x13c>)
 8003624:	f7ff fe92 	bl	800334c <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8003628:	f107 031c 	add.w	r3, r7, #28
 800362c:	461a      	mov	r2, r3
 800362e:	2110      	movs	r1, #16
 8003630:	4824      	ldr	r0, [pc, #144]	; (80036c4 <MX_TIM5_Init+0x13c>)
 8003632:	f002 ff69 	bl	8006508 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH2);
 8003636:	2110      	movs	r1, #16
 8003638:	4822      	ldr	r0, [pc, #136]	; (80036c4 <MX_TIM5_Init+0x13c>)
 800363a:	f7ff fe43 	bl	80032c4 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH3);
 800363e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003642:	4820      	ldr	r0, [pc, #128]	; (80036c4 <MX_TIM5_Init+0x13c>)
 8003644:	f7ff fe82 	bl	800334c <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8003648:	f107 031c 	add.w	r3, r7, #28
 800364c:	461a      	mov	r2, r3
 800364e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003652:	481c      	ldr	r0, [pc, #112]	; (80036c4 <MX_TIM5_Init+0x13c>)
 8003654:	f002 ff58 	bl	8006508 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH3);
 8003658:	f44f 7180 	mov.w	r1, #256	; 0x100
 800365c:	4819      	ldr	r0, [pc, #100]	; (80036c4 <MX_TIM5_Init+0x13c>)
 800365e:	f7ff fe31 	bl	80032c4 <LL_TIM_OC_EnableFast>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH4);
 8003662:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003666:	4817      	ldr	r0, [pc, #92]	; (80036c4 <MX_TIM5_Init+0x13c>)
 8003668:	f7ff fe70 	bl	800334c <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 800366c:	f107 031c 	add.w	r3, r7, #28
 8003670:	461a      	mov	r2, r3
 8003672:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003676:	4813      	ldr	r0, [pc, #76]	; (80036c4 <MX_TIM5_Init+0x13c>)
 8003678:	f002 ff46 	bl	8006508 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH4);
 800367c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003680:	4810      	ldr	r0, [pc, #64]	; (80036c4 <MX_TIM5_Init+0x13c>)
 8003682:	f7ff fe1f 	bl	80032c4 <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8003686:	2100      	movs	r1, #0
 8003688:	480e      	ldr	r0, [pc, #56]	; (80036c4 <MX_TIM5_Init+0x13c>)
 800368a:	f7ff feb8 	bl	80033fe <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 800368e:	480d      	ldr	r0, [pc, #52]	; (80036c4 <MX_TIM5_Init+0x13c>)
 8003690:	f7ff fec8 	bl	8003424 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8003694:	2001      	movs	r0, #1
 8003696:	f7ff fed5 	bl	8003444 <LL_AHB1_GRP1_EnableClock>
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 800369a:	230f      	movs	r3, #15
 800369c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800369e:	2302      	movs	r3, #2
 80036a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80036a6:	2300      	movs	r3, #0
 80036a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80036aa:	2300      	movs	r3, #0
 80036ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80036ae:	2302      	movs	r3, #2
 80036b0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036b2:	1d3b      	adds	r3, r7, #4
 80036b4:	4619      	mov	r1, r3
 80036b6:	4804      	ldr	r0, [pc, #16]	; (80036c8 <MX_TIM5_Init+0x140>)
 80036b8:	f002 fbf7 	bl	8005eaa <LL_GPIO_Init>

}
 80036bc:	bf00      	nop
 80036be:	3750      	adds	r7, #80	; 0x50
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	40000c00 	.word	0x40000c00
 80036c8:	40020000 	.word	0x40020000

080036cc <__NVIC_GetPriorityGrouping>:
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036d0:	4b04      	ldr	r3, [pc, #16]	; (80036e4 <__NVIC_GetPriorityGrouping+0x18>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	0a1b      	lsrs	r3, r3, #8
 80036d6:	f003 0307 	and.w	r3, r3, #7
}
 80036da:	4618      	mov	r0, r3
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr
 80036e4:	e000ed00 	.word	0xe000ed00

080036e8 <__NVIC_EnableIRQ>:
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	4603      	mov	r3, r0
 80036f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	db0b      	blt.n	8003712 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036fa:	79fb      	ldrb	r3, [r7, #7]
 80036fc:	f003 021f 	and.w	r2, r3, #31
 8003700:	4907      	ldr	r1, [pc, #28]	; (8003720 <__NVIC_EnableIRQ+0x38>)
 8003702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003706:	095b      	lsrs	r3, r3, #5
 8003708:	2001      	movs	r0, #1
 800370a:	fa00 f202 	lsl.w	r2, r0, r2
 800370e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	e000e100 	.word	0xe000e100

08003724 <__NVIC_SetPriority>:
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	4603      	mov	r3, r0
 800372c:	6039      	str	r1, [r7, #0]
 800372e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003734:	2b00      	cmp	r3, #0
 8003736:	db0a      	blt.n	800374e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	b2da      	uxtb	r2, r3
 800373c:	490c      	ldr	r1, [pc, #48]	; (8003770 <__NVIC_SetPriority+0x4c>)
 800373e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003742:	0112      	lsls	r2, r2, #4
 8003744:	b2d2      	uxtb	r2, r2
 8003746:	440b      	add	r3, r1
 8003748:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800374c:	e00a      	b.n	8003764 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	b2da      	uxtb	r2, r3
 8003752:	4908      	ldr	r1, [pc, #32]	; (8003774 <__NVIC_SetPriority+0x50>)
 8003754:	79fb      	ldrb	r3, [r7, #7]
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	3b04      	subs	r3, #4
 800375c:	0112      	lsls	r2, r2, #4
 800375e:	b2d2      	uxtb	r2, r2
 8003760:	440b      	add	r3, r1
 8003762:	761a      	strb	r2, [r3, #24]
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	e000e100 	.word	0xe000e100
 8003774:	e000ed00 	.word	0xe000ed00

08003778 <NVIC_EncodePriority>:
{
 8003778:	b480      	push	{r7}
 800377a:	b089      	sub	sp, #36	; 0x24
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f1c3 0307 	rsb	r3, r3, #7
 8003792:	2b04      	cmp	r3, #4
 8003794:	bf28      	it	cs
 8003796:	2304      	movcs	r3, #4
 8003798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	3304      	adds	r3, #4
 800379e:	2b06      	cmp	r3, #6
 80037a0:	d902      	bls.n	80037a8 <NVIC_EncodePriority+0x30>
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	3b03      	subs	r3, #3
 80037a6:	e000      	b.n	80037aa <NVIC_EncodePriority+0x32>
 80037a8:	2300      	movs	r3, #0
 80037aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037ac:	f04f 32ff 	mov.w	r2, #4294967295
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	fa02 f303 	lsl.w	r3, r2, r3
 80037b6:	43da      	mvns	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	401a      	ands	r2, r3
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037c0:	f04f 31ff 	mov.w	r1, #4294967295
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ca:	43d9      	mvns	r1, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d0:	4313      	orrs	r3, r2
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3724      	adds	r7, #36	; 0x24
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr

080037de <LL_USART_Enable>:
{
 80037de:	b480      	push	{r7}
 80037e0:	b083      	sub	sp, #12
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	60da      	str	r2, [r3, #12]
}
 80037f2:	bf00      	nop
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr

080037fe <LL_USART_ConfigAsyncMode>:
{
 80037fe:	b480      	push	{r7}
 8003800:	b083      	sub	sp, #12
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	615a      	str	r2, [r3, #20]
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
	...

0800382c <LL_AHB1_GRP1_EnableClock>:
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003834:	4b08      	ldr	r3, [pc, #32]	; (8003858 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003836:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003838:	4907      	ldr	r1, [pc, #28]	; (8003858 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4313      	orrs	r3, r2
 800383e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003840:	4b05      	ldr	r3, [pc, #20]	; (8003858 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003842:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4013      	ands	r3, r2
 8003848:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800384a:	68fb      	ldr	r3, [r7, #12]
}
 800384c:	bf00      	nop
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	40023800 	.word	0x40023800

0800385c <LL_APB1_GRP1_EnableClock>:
{
 800385c:	b480      	push	{r7}
 800385e:	b085      	sub	sp, #20
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8003864:	4b08      	ldr	r3, [pc, #32]	; (8003888 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003866:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003868:	4907      	ldr	r1, [pc, #28]	; (8003888 <LL_APB1_GRP1_EnableClock+0x2c>)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4313      	orrs	r3, r2
 800386e:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8003870:	4b05      	ldr	r3, [pc, #20]	; (8003888 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003872:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4013      	ands	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800387a:	68fb      	ldr	r3, [r7, #12]
}
 800387c:	bf00      	nop
 800387e:	3714      	adds	r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr
 8003888:	40023800 	.word	0x40023800

0800388c <LL_APB2_GRP1_EnableClock>:
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003894:	4b08      	ldr	r3, [pc, #32]	; (80038b8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003896:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003898:	4907      	ldr	r1, [pc, #28]	; (80038b8 <LL_APB2_GRP1_EnableClock+0x2c>)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4313      	orrs	r3, r2
 800389e:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80038a0:	4b05      	ldr	r3, [pc, #20]	; (80038b8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80038a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4013      	ands	r3, r2
 80038a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038aa:	68fb      	ldr	r3, [r7, #12]
}
 80038ac:	bf00      	nop
 80038ae:	3714      	adds	r7, #20
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	40023800 	.word	0x40023800

080038bc <MX_UART4_Init>:

/* USER CODE END 0 */

/* UART4 init function */
void MX_UART4_Init(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b08e      	sub	sp, #56	; 0x38
 80038c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80038c2:	f107 031c 	add.w	r3, r7, #28
 80038c6:	2200      	movs	r2, #0
 80038c8:	601a      	str	r2, [r3, #0]
 80038ca:	605a      	str	r2, [r3, #4]
 80038cc:	609a      	str	r2, [r3, #8]
 80038ce:	60da      	str	r2, [r3, #12]
 80038d0:	611a      	str	r2, [r3, #16]
 80038d2:	615a      	str	r2, [r3, #20]
 80038d4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d6:	1d3b      	adds	r3, r7, #4
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	609a      	str	r2, [r3, #8]
 80038e0:	60da      	str	r2, [r3, #12]
 80038e2:	611a      	str	r2, [r3, #16]
 80038e4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 80038e6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80038ea:	f7ff ffb7 	bl	800385c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80038ee:	2004      	movs	r0, #4
 80038f0:	f7ff ff9c 	bl	800382c <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 80038f4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80038f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80038fa:	2302      	movs	r3, #2
 80038fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80038fe:	2303      	movs	r3, #3
 8003900:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003902:	2300      	movs	r3, #0
 8003904:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003906:	2300      	movs	r3, #0
 8003908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800390a:	2308      	movs	r3, #8
 800390c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800390e:	1d3b      	adds	r3, r7, #4
 8003910:	4619      	mov	r1, r3
 8003912:	4819      	ldr	r0, [pc, #100]	; (8003978 <MX_UART4_Init+0xbc>)
 8003914:	f002 fac9 	bl	8005eaa <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003918:	f7ff fed8 	bl	80036cc <__NVIC_GetPriorityGrouping>
 800391c:	4603      	mov	r3, r0
 800391e:	2200      	movs	r2, #0
 8003920:	2100      	movs	r1, #0
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff ff28 	bl	8003778 <NVIC_EncodePriority>
 8003928:	4603      	mov	r3, r0
 800392a:	4619      	mov	r1, r3
 800392c:	2034      	movs	r0, #52	; 0x34
 800392e:	f7ff fef9 	bl	8003724 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8003932:	2034      	movs	r0, #52	; 0x34
 8003934:	f7ff fed8 	bl	80036e8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 8003938:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800393c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800393e:	2300      	movs	r3, #0
 8003940:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003942:	2300      	movs	r3, #0
 8003944:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003946:	2300      	movs	r3, #0
 8003948:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800394a:	230c      	movs	r3, #12
 800394c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800394e:	2300      	movs	r3, #0
 8003950:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003952:	2300      	movs	r3, #0
 8003954:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8003956:	f107 031c 	add.w	r3, r7, #28
 800395a:	4619      	mov	r1, r3
 800395c:	4807      	ldr	r0, [pc, #28]	; (800397c <MX_UART4_Init+0xc0>)
 800395e:	f003 fa1f 	bl	8006da0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8003962:	4806      	ldr	r0, [pc, #24]	; (800397c <MX_UART4_Init+0xc0>)
 8003964:	f7ff ff4b 	bl	80037fe <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8003968:	4804      	ldr	r0, [pc, #16]	; (800397c <MX_UART4_Init+0xc0>)
 800396a:	f7ff ff38 	bl	80037de <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800396e:	bf00      	nop
 8003970:	3738      	adds	r7, #56	; 0x38
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40020800 	.word	0x40020800
 800397c:	40004c00 	.word	0x40004c00

08003980 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b08e      	sub	sp, #56	; 0x38
 8003984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003986:	f107 031c 	add.w	r3, r7, #28
 800398a:	2200      	movs	r2, #0
 800398c:	601a      	str	r2, [r3, #0]
 800398e:	605a      	str	r2, [r3, #4]
 8003990:	609a      	str	r2, [r3, #8]
 8003992:	60da      	str	r2, [r3, #12]
 8003994:	611a      	str	r2, [r3, #16]
 8003996:	615a      	str	r2, [r3, #20]
 8003998:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800399a:	1d3b      	adds	r3, r7, #4
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	605a      	str	r2, [r3, #4]
 80039a2:	609a      	str	r2, [r3, #8]
 80039a4:	60da      	str	r2, [r3, #12]
 80039a6:	611a      	str	r2, [r3, #16]
 80039a8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 80039aa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80039ae:	f7ff ff55 	bl	800385c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80039b2:	2004      	movs	r0, #4
 80039b4:	f7ff ff3a 	bl	800382c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80039b8:	2008      	movs	r0, #8
 80039ba:	f7ff ff37 	bl	800382c <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80039be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80039c4:	2302      	movs	r3, #2
 80039c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80039c8:	2303      	movs	r3, #3
 80039ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039cc:	2300      	movs	r3, #0
 80039ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80039d4:	2308      	movs	r3, #8
 80039d6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039d8:	1d3b      	adds	r3, r7, #4
 80039da:	4619      	mov	r1, r3
 80039dc:	4821      	ldr	r0, [pc, #132]	; (8003a64 <MX_UART5_Init+0xe4>)
 80039de:	f002 fa64 	bl	8005eaa <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80039e2:	2304      	movs	r3, #4
 80039e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80039e6:	2302      	movs	r3, #2
 80039e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80039ea:	2303      	movs	r3, #3
 80039ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039ee:	2300      	movs	r3, #0
 80039f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039f2:	2300      	movs	r3, #0
 80039f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80039f6:	2308      	movs	r3, #8
 80039f8:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80039fa:	1d3b      	adds	r3, r7, #4
 80039fc:	4619      	mov	r1, r3
 80039fe:	481a      	ldr	r0, [pc, #104]	; (8003a68 <MX_UART5_Init+0xe8>)
 8003a00:	f002 fa53 	bl	8005eaa <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003a04:	f7ff fe62 	bl	80036cc <__NVIC_GetPriorityGrouping>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff feb2 	bl	8003778 <NVIC_EncodePriority>
 8003a14:	4603      	mov	r3, r0
 8003a16:	4619      	mov	r1, r3
 8003a18:	2035      	movs	r0, #53	; 0x35
 8003a1a:	f7ff fe83 	bl	8003724 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 8003a1e:	2035      	movs	r0, #53	; 0x35
 8003a20:	f7ff fe62 	bl	80036e8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8003a24:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003a28:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003a32:	2300      	movs	r3, #0
 8003a34:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 8003a36:	2304      	movs	r3, #4
 8003a38:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8003a42:	f107 031c 	add.w	r3, r7, #28
 8003a46:	4619      	mov	r1, r3
 8003a48:	4808      	ldr	r0, [pc, #32]	; (8003a6c <MX_UART5_Init+0xec>)
 8003a4a:	f003 f9a9 	bl	8006da0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8003a4e:	4807      	ldr	r0, [pc, #28]	; (8003a6c <MX_UART5_Init+0xec>)
 8003a50:	f7ff fed5 	bl	80037fe <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8003a54:	4805      	ldr	r0, [pc, #20]	; (8003a6c <MX_UART5_Init+0xec>)
 8003a56:	f7ff fec2 	bl	80037de <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003a5a:	bf00      	nop
 8003a5c:	3738      	adds	r7, #56	; 0x38
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	40020800 	.word	0x40020800
 8003a68:	40020c00 	.word	0x40020c00
 8003a6c:	40005000 	.word	0x40005000

08003a70 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b08e      	sub	sp, #56	; 0x38
 8003a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8003a76:	f107 031c 	add.w	r3, r7, #28
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	601a      	str	r2, [r3, #0]
 8003a7e:	605a      	str	r2, [r3, #4]
 8003a80:	609a      	str	r2, [r3, #8]
 8003a82:	60da      	str	r2, [r3, #12]
 8003a84:	611a      	str	r2, [r3, #16]
 8003a86:	615a      	str	r2, [r3, #20]
 8003a88:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a8a:	1d3b      	adds	r3, r7, #4
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	605a      	str	r2, [r3, #4]
 8003a92:	609a      	str	r2, [r3, #8]
 8003a94:	60da      	str	r2, [r3, #12]
 8003a96:	611a      	str	r2, [r3, #16]
 8003a98:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8003a9a:	2020      	movs	r0, #32
 8003a9c:	f7ff fef6 	bl	800388c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8003aa0:	2004      	movs	r0, #4
 8003aa2:	f7ff fec3 	bl	800382c <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003aa6:	23c0      	movs	r3, #192	; 0xc0
 8003aa8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003aaa:	2302      	movs	r3, #2
 8003aac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8003aba:	2308      	movs	r3, #8
 8003abc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003abe:	1d3b      	adds	r3, r7, #4
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4819      	ldr	r0, [pc, #100]	; (8003b28 <MX_USART6_UART_Init+0xb8>)
 8003ac4:	f002 f9f1 	bl	8005eaa <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003ac8:	f7ff fe00 	bl	80036cc <__NVIC_GetPriorityGrouping>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7ff fe50 	bl	8003778 <NVIC_EncodePriority>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	4619      	mov	r1, r3
 8003adc:	2047      	movs	r0, #71	; 0x47
 8003ade:	f7ff fe21 	bl	8003724 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8003ae2:	2047      	movs	r0, #71	; 0x47
 8003ae4:	f7ff fe00 	bl	80036e8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8003ae8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003aec:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003aee:	2300      	movs	r3, #0
 8003af0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8003af2:	2300      	movs	r3, #0
 8003af4:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8003af6:	2300      	movs	r3, #0
 8003af8:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003afa:	230c      	movs	r3, #12
 8003afc:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003afe:	2300      	movs	r3, #0
 8003b00:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003b02:	2300      	movs	r3, #0
 8003b04:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8003b06:	f107 031c 	add.w	r3, r7, #28
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4807      	ldr	r0, [pc, #28]	; (8003b2c <MX_USART6_UART_Init+0xbc>)
 8003b0e:	f003 f947 	bl	8006da0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8003b12:	4806      	ldr	r0, [pc, #24]	; (8003b2c <MX_USART6_UART_Init+0xbc>)
 8003b14:	f7ff fe73 	bl	80037fe <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8003b18:	4804      	ldr	r0, [pc, #16]	; (8003b2c <MX_USART6_UART_Init+0xbc>)
 8003b1a:	f7ff fe60 	bl	80037de <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003b1e:	bf00      	nop
 8003b20:	3738      	adds	r7, #56	; 0x38
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	40020800 	.word	0x40020800
 8003b2c:	40011400 	.word	0x40011400

08003b30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003b30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b68 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b34:	480d      	ldr	r0, [pc, #52]	; (8003b6c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003b36:	490e      	ldr	r1, [pc, #56]	; (8003b70 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003b38:	4a0e      	ldr	r2, [pc, #56]	; (8003b74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003b3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b3c:	e002      	b.n	8003b44 <LoopCopyDataInit>

08003b3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b42:	3304      	adds	r3, #4

08003b44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b48:	d3f9      	bcc.n	8003b3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b4a:	4a0b      	ldr	r2, [pc, #44]	; (8003b78 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003b4c:	4c0b      	ldr	r4, [pc, #44]	; (8003b7c <LoopFillZerobss+0x26>)
  movs r3, #0
 8003b4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b50:	e001      	b.n	8003b56 <LoopFillZerobss>

08003b52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b54:	3204      	adds	r2, #4

08003b56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b58:	d3fb      	bcc.n	8003b52 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b5a:	f7ff fb91 	bl	8003280 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b5e:	f003 f9a5 	bl	8006eac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b62:	f7fe fe35 	bl	80027d0 <main>
  bx  lr    
 8003b66:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003b68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b70:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003b74:	0800a1a4 	.word	0x0800a1a4
  ldr r2, =_sbss
 8003b78:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003b7c:	20000410 	.word	0x20000410

08003b80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b80:	e7fe      	b.n	8003b80 <ADC_IRQHandler>
	...

08003b84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b88:	4b0e      	ldr	r3, [pc, #56]	; (8003bc4 <HAL_Init+0x40>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a0d      	ldr	r2, [pc, #52]	; (8003bc4 <HAL_Init+0x40>)
 8003b8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b94:	4b0b      	ldr	r3, [pc, #44]	; (8003bc4 <HAL_Init+0x40>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a0a      	ldr	r2, [pc, #40]	; (8003bc4 <HAL_Init+0x40>)
 8003b9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ba0:	4b08      	ldr	r3, [pc, #32]	; (8003bc4 <HAL_Init+0x40>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a07      	ldr	r2, [pc, #28]	; (8003bc4 <HAL_Init+0x40>)
 8003ba6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003baa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bac:	2003      	movs	r0, #3
 8003bae:	f000 fd61 	bl	8004674 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bb2:	200f      	movs	r0, #15
 8003bb4:	f000 f808 	bl	8003bc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bb8:	f7ff f924 	bl	8002e04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	40023c00 	.word	0x40023c00

08003bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bd0:	4b12      	ldr	r3, [pc, #72]	; (8003c1c <HAL_InitTick+0x54>)
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	4b12      	ldr	r3, [pc, #72]	; (8003c20 <HAL_InitTick+0x58>)
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	4619      	mov	r1, r3
 8003bda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bde:	fbb3 f3f1 	udiv	r3, r3, r1
 8003be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be6:	4618      	mov	r0, r3
 8003be8:	f000 fd79 	bl	80046de <HAL_SYSTICK_Config>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e00e      	b.n	8003c14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b0f      	cmp	r3, #15
 8003bfa:	d80a      	bhi.n	8003c12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	f04f 30ff 	mov.w	r0, #4294967295
 8003c04:	f000 fd41 	bl	800468a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c08:	4a06      	ldr	r2, [pc, #24]	; (8003c24 <HAL_InitTick+0x5c>)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	e000      	b.n	8003c14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3708      	adds	r7, #8
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	20000000 	.word	0x20000000
 8003c20:	20000008 	.word	0x20000008
 8003c24:	20000004 	.word	0x20000004

08003c28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c2c:	4b06      	ldr	r3, [pc, #24]	; (8003c48 <HAL_IncTick+0x20>)
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	461a      	mov	r2, r3
 8003c32:	4b06      	ldr	r3, [pc, #24]	; (8003c4c <HAL_IncTick+0x24>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4413      	add	r3, r2
 8003c38:	4a04      	ldr	r2, [pc, #16]	; (8003c4c <HAL_IncTick+0x24>)
 8003c3a:	6013      	str	r3, [r2, #0]
}
 8003c3c:	bf00      	nop
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	20000008 	.word	0x20000008
 8003c4c:	200003fc 	.word	0x200003fc

08003c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
  return uwTick;
 8003c54:	4b03      	ldr	r3, [pc, #12]	; (8003c64 <HAL_GetTick+0x14>)
 8003c56:	681b      	ldr	r3, [r3, #0]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	200003fc 	.word	0x200003fc

08003c68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c70:	f7ff ffee 	bl	8003c50 <HAL_GetTick>
 8003c74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c80:	d005      	beq.n	8003c8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c82:	4b0a      	ldr	r3, [pc, #40]	; (8003cac <HAL_Delay+0x44>)
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	461a      	mov	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c8e:	bf00      	nop
 8003c90:	f7ff ffde 	bl	8003c50 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d8f7      	bhi.n	8003c90 <HAL_Delay+0x28>
  {
  }
}
 8003ca0:	bf00      	nop
 8003ca2:	bf00      	nop
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	20000008 	.word	0x20000008

08003cb0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e033      	b.n	8003d2e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d109      	bne.n	8003ce2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f7fe fb04 	bl	80022dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce6:	f003 0310 	and.w	r3, r3, #16
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d118      	bne.n	8003d20 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003cf6:	f023 0302 	bic.w	r3, r3, #2
 8003cfa:	f043 0202 	orr.w	r2, r3, #2
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 fa68 	bl	80041d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d12:	f023 0303 	bic.w	r3, r3, #3
 8003d16:	f043 0201 	orr.w	r2, r3, #1
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	641a      	str	r2, [r3, #64]	; 0x40
 8003d1e:	e001      	b.n	8003d24 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
	...

08003d38 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b086      	sub	sp, #24
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d101      	bne.n	8003d56 <HAL_ADC_Start_DMA+0x1e>
 8003d52:	2302      	movs	r3, #2
 8003d54:	e0e9      	b.n	8003f2a <HAL_ADC_Start_DMA+0x1f2>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 0301 	and.w	r3, r3, #1
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d018      	beq.n	8003d9e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689a      	ldr	r2, [r3, #8]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f042 0201 	orr.w	r2, r2, #1
 8003d7a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003d7c:	4b6d      	ldr	r3, [pc, #436]	; (8003f34 <HAL_ADC_Start_DMA+0x1fc>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a6d      	ldr	r2, [pc, #436]	; (8003f38 <HAL_ADC_Start_DMA+0x200>)
 8003d82:	fba2 2303 	umull	r2, r3, r2, r3
 8003d86:	0c9a      	lsrs	r2, r3, #18
 8003d88:	4613      	mov	r3, r2
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	4413      	add	r3, r2
 8003d8e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003d90:	e002      	b.n	8003d98 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	3b01      	subs	r3, #1
 8003d96:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1f9      	bne.n	8003d92 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dac:	d107      	bne.n	8003dbe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003dbc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	f040 80a1 	bne.w	8003f10 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003dd6:	f023 0301 	bic.w	r3, r3, #1
 8003dda:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d007      	beq.n	8003e00 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003df8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e0c:	d106      	bne.n	8003e1c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e12:	f023 0206 	bic.w	r2, r3, #6
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	645a      	str	r2, [r3, #68]	; 0x44
 8003e1a:	e002      	b.n	8003e22 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e2a:	4b44      	ldr	r3, [pc, #272]	; (8003f3c <HAL_ADC_Start_DMA+0x204>)
 8003e2c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e32:	4a43      	ldr	r2, [pc, #268]	; (8003f40 <HAL_ADC_Start_DMA+0x208>)
 8003e34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e3a:	4a42      	ldr	r2, [pc, #264]	; (8003f44 <HAL_ADC_Start_DMA+0x20c>)
 8003e3c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e42:	4a41      	ldr	r2, [pc, #260]	; (8003f48 <HAL_ADC_Start_DMA+0x210>)
 8003e44:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003e4e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003e5e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	689a      	ldr	r2, [r3, #8]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e6e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	334c      	adds	r3, #76	; 0x4c
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f000 fce8 	bl	8004854 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f003 031f 	and.w	r3, r3, #31
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d12a      	bne.n	8003ee6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a2d      	ldr	r2, [pc, #180]	; (8003f4c <HAL_ADC_Start_DMA+0x214>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d015      	beq.n	8003ec6 <HAL_ADC_Start_DMA+0x18e>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a2c      	ldr	r2, [pc, #176]	; (8003f50 <HAL_ADC_Start_DMA+0x218>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d105      	bne.n	8003eb0 <HAL_ADC_Start_DMA+0x178>
 8003ea4:	4b25      	ldr	r3, [pc, #148]	; (8003f3c <HAL_ADC_Start_DMA+0x204>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f003 031f 	and.w	r3, r3, #31
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00a      	beq.n	8003ec6 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a27      	ldr	r2, [pc, #156]	; (8003f54 <HAL_ADC_Start_DMA+0x21c>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d136      	bne.n	8003f28 <HAL_ADC_Start_DMA+0x1f0>
 8003eba:	4b20      	ldr	r3, [pc, #128]	; (8003f3c <HAL_ADC_Start_DMA+0x204>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f003 0310 	and.w	r3, r3, #16
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d130      	bne.n	8003f28 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d129      	bne.n	8003f28 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	689a      	ldr	r2, [r3, #8]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ee2:	609a      	str	r2, [r3, #8]
 8003ee4:	e020      	b.n	8003f28 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a18      	ldr	r2, [pc, #96]	; (8003f4c <HAL_ADC_Start_DMA+0x214>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d11b      	bne.n	8003f28 <HAL_ADC_Start_DMA+0x1f0>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d114      	bne.n	8003f28 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689a      	ldr	r2, [r3, #8]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f0c:	609a      	str	r2, [r3, #8]
 8003f0e:	e00b      	b.n	8003f28 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f14:	f043 0210 	orr.w	r2, r3, #16
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f20:	f043 0201 	orr.w	r2, r3, #1
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3718      	adds	r7, #24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	20000000 	.word	0x20000000
 8003f38:	431bde83 	.word	0x431bde83
 8003f3c:	40012300 	.word	0x40012300
 8003f40:	080043d1 	.word	0x080043d1
 8003f44:	0800448b 	.word	0x0800448b
 8003f48:	080044a7 	.word	0x080044a7
 8003f4c:	40012000 	.word	0x40012000
 8003f50:	40012100 	.word	0x40012100
 8003f54:	40012200 	.word	0x40012200

08003f58 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d101      	bne.n	8003fb0 <HAL_ADC_ConfigChannel+0x1c>
 8003fac:	2302      	movs	r3, #2
 8003fae:	e105      	b.n	80041bc <HAL_ADC_ConfigChannel+0x228>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2b09      	cmp	r3, #9
 8003fbe:	d925      	bls.n	800400c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68d9      	ldr	r1, [r3, #12]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	461a      	mov	r2, r3
 8003fce:	4613      	mov	r3, r2
 8003fd0:	005b      	lsls	r3, r3, #1
 8003fd2:	4413      	add	r3, r2
 8003fd4:	3b1e      	subs	r3, #30
 8003fd6:	2207      	movs	r2, #7
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	43da      	mvns	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	400a      	ands	r2, r1
 8003fe4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68d9      	ldr	r1, [r3, #12]
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	4403      	add	r3, r0
 8003ffe:	3b1e      	subs	r3, #30
 8004000:	409a      	lsls	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	430a      	orrs	r2, r1
 8004008:	60da      	str	r2, [r3, #12]
 800400a:	e022      	b.n	8004052 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6919      	ldr	r1, [r3, #16]
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	b29b      	uxth	r3, r3
 8004018:	461a      	mov	r2, r3
 800401a:	4613      	mov	r3, r2
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	4413      	add	r3, r2
 8004020:	2207      	movs	r2, #7
 8004022:	fa02 f303 	lsl.w	r3, r2, r3
 8004026:	43da      	mvns	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	400a      	ands	r2, r1
 800402e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6919      	ldr	r1, [r3, #16]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	b29b      	uxth	r3, r3
 8004040:	4618      	mov	r0, r3
 8004042:	4603      	mov	r3, r0
 8004044:	005b      	lsls	r3, r3, #1
 8004046:	4403      	add	r3, r0
 8004048:	409a      	lsls	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	430a      	orrs	r2, r1
 8004050:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2b06      	cmp	r3, #6
 8004058:	d824      	bhi.n	80040a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	4613      	mov	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4413      	add	r3, r2
 800406a:	3b05      	subs	r3, #5
 800406c:	221f      	movs	r2, #31
 800406e:	fa02 f303 	lsl.w	r3, r2, r3
 8004072:	43da      	mvns	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	400a      	ands	r2, r1
 800407a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	b29b      	uxth	r3, r3
 8004088:	4618      	mov	r0, r3
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	4613      	mov	r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4413      	add	r3, r2
 8004094:	3b05      	subs	r3, #5
 8004096:	fa00 f203 	lsl.w	r2, r0, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	430a      	orrs	r2, r1
 80040a0:	635a      	str	r2, [r3, #52]	; 0x34
 80040a2:	e04c      	b.n	800413e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b0c      	cmp	r3, #12
 80040aa:	d824      	bhi.n	80040f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	4613      	mov	r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4413      	add	r3, r2
 80040bc:	3b23      	subs	r3, #35	; 0x23
 80040be:	221f      	movs	r2, #31
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	43da      	mvns	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	400a      	ands	r2, r1
 80040cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	b29b      	uxth	r3, r3
 80040da:	4618      	mov	r0, r3
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	3b23      	subs	r3, #35	; 0x23
 80040e8:	fa00 f203 	lsl.w	r2, r0, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	631a      	str	r2, [r3, #48]	; 0x30
 80040f4:	e023      	b.n	800413e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685a      	ldr	r2, [r3, #4]
 8004100:	4613      	mov	r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	4413      	add	r3, r2
 8004106:	3b41      	subs	r3, #65	; 0x41
 8004108:	221f      	movs	r2, #31
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	43da      	mvns	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	400a      	ands	r2, r1
 8004116:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	b29b      	uxth	r3, r3
 8004124:	4618      	mov	r0, r3
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	685a      	ldr	r2, [r3, #4]
 800412a:	4613      	mov	r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	4413      	add	r3, r2
 8004130:	3b41      	subs	r3, #65	; 0x41
 8004132:	fa00 f203 	lsl.w	r2, r0, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	430a      	orrs	r2, r1
 800413c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800413e:	4b22      	ldr	r3, [pc, #136]	; (80041c8 <HAL_ADC_ConfigChannel+0x234>)
 8004140:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a21      	ldr	r2, [pc, #132]	; (80041cc <HAL_ADC_ConfigChannel+0x238>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d109      	bne.n	8004160 <HAL_ADC_ConfigChannel+0x1cc>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b12      	cmp	r3, #18
 8004152:	d105      	bne.n	8004160 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a19      	ldr	r2, [pc, #100]	; (80041cc <HAL_ADC_ConfigChannel+0x238>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d123      	bne.n	80041b2 <HAL_ADC_ConfigChannel+0x21e>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2b10      	cmp	r3, #16
 8004170:	d003      	beq.n	800417a <HAL_ADC_ConfigChannel+0x1e6>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	2b11      	cmp	r3, #17
 8004178:	d11b      	bne.n	80041b2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2b10      	cmp	r3, #16
 800418c:	d111      	bne.n	80041b2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800418e:	4b10      	ldr	r3, [pc, #64]	; (80041d0 <HAL_ADC_ConfigChannel+0x23c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a10      	ldr	r2, [pc, #64]	; (80041d4 <HAL_ADC_ConfigChannel+0x240>)
 8004194:	fba2 2303 	umull	r2, r3, r2, r3
 8004198:	0c9a      	lsrs	r2, r3, #18
 800419a:	4613      	mov	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	005b      	lsls	r3, r3, #1
 80041a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041a4:	e002      	b.n	80041ac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f9      	bne.n	80041a6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3714      	adds	r7, #20
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	40012300 	.word	0x40012300
 80041cc:	40012000 	.word	0x40012000
 80041d0:	20000000 	.word	0x20000000
 80041d4:	431bde83 	.word	0x431bde83

080041d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80041e0:	4b79      	ldr	r3, [pc, #484]	; (80043c8 <ADC_Init+0x1f0>)
 80041e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	685a      	ldr	r2, [r3, #4]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	431a      	orrs	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800420c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6859      	ldr	r1, [r3, #4]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	021a      	lsls	r2, r3, #8
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004230:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	6859      	ldr	r1, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	689a      	ldr	r2, [r3, #8]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004252:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	6899      	ldr	r1, [r3, #8]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	430a      	orrs	r2, r1
 8004264:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426a:	4a58      	ldr	r2, [pc, #352]	; (80043cc <ADC_Init+0x1f4>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d022      	beq.n	80042b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	689a      	ldr	r2, [r3, #8]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800427e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6899      	ldr	r1, [r3, #8]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	430a      	orrs	r2, r1
 8004290:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6899      	ldr	r1, [r3, #8]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	609a      	str	r2, [r3, #8]
 80042b4:	e00f      	b.n	80042d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689a      	ldr	r2, [r3, #8]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0202 	bic.w	r2, r2, #2
 80042e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	6899      	ldr	r1, [r3, #8]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	7e1b      	ldrb	r3, [r3, #24]
 80042f0:	005a      	lsls	r2, r3, #1
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d01b      	beq.n	800433c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004312:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004322:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6859      	ldr	r1, [r3, #4]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432e:	3b01      	subs	r3, #1
 8004330:	035a      	lsls	r2, r3, #13
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]
 800433a:	e007      	b.n	800434c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800434a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800435a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	3b01      	subs	r3, #1
 8004368:	051a      	lsls	r2, r3, #20
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	430a      	orrs	r2, r1
 8004370:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004380:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	6899      	ldr	r1, [r3, #8]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800438e:	025a      	lsls	r2, r3, #9
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	430a      	orrs	r2, r1
 8004396:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6899      	ldr	r1, [r3, #8]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	029a      	lsls	r2, r3, #10
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	430a      	orrs	r2, r1
 80043ba:	609a      	str	r2, [r3, #8]
}
 80043bc:	bf00      	nop
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr
 80043c8:	40012300 	.word	0x40012300
 80043cc:	0f000001 	.word	0x0f000001

080043d0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043dc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d13c      	bne.n	8004464 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d12b      	bne.n	800445c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004408:	2b00      	cmp	r3, #0
 800440a:	d127      	bne.n	800445c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004412:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004416:	2b00      	cmp	r3, #0
 8004418:	d006      	beq.n	8004428 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004424:	2b00      	cmp	r3, #0
 8004426:	d119      	bne.n	800445c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 0220 	bic.w	r2, r2, #32
 8004436:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004448:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d105      	bne.n	800445c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004454:	f043 0201 	orr.w	r2, r3, #1
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f7ff fd7b 	bl	8003f58 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004462:	e00e      	b.n	8004482 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004468:	f003 0310 	and.w	r3, r3, #16
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f7ff fd85 	bl	8003f80 <HAL_ADC_ErrorCallback>
}
 8004476:	e004      	b.n	8004482 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	4798      	blx	r3
}
 8004482:	bf00      	nop
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b084      	sub	sp, #16
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004496:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f7ff fd67 	bl	8003f6c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800449e:	bf00      	nop
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b084      	sub	sp, #16
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2240      	movs	r2, #64	; 0x40
 80044b8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044be:	f043 0204 	orr.w	r2, r3, #4
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80044c6:	68f8      	ldr	r0, [r7, #12]
 80044c8:	f7ff fd5a 	bl	8003f80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80044cc:	bf00      	nop
 80044ce:	3710      	adds	r7, #16
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <__NVIC_SetPriorityGrouping>:
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f003 0307 	and.w	r3, r3, #7
 80044e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044e4:	4b0c      	ldr	r3, [pc, #48]	; (8004518 <__NVIC_SetPriorityGrouping+0x44>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044f0:	4013      	ands	r3, r2
 80044f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004506:	4a04      	ldr	r2, [pc, #16]	; (8004518 <__NVIC_SetPriorityGrouping+0x44>)
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	60d3      	str	r3, [r2, #12]
}
 800450c:	bf00      	nop
 800450e:	3714      	adds	r7, #20
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	e000ed00 	.word	0xe000ed00

0800451c <__NVIC_GetPriorityGrouping>:
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004520:	4b04      	ldr	r3, [pc, #16]	; (8004534 <__NVIC_GetPriorityGrouping+0x18>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	0a1b      	lsrs	r3, r3, #8
 8004526:	f003 0307 	and.w	r3, r3, #7
}
 800452a:	4618      	mov	r0, r3
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	e000ed00 	.word	0xe000ed00

08004538 <__NVIC_EnableIRQ>:
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	4603      	mov	r3, r0
 8004540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004546:	2b00      	cmp	r3, #0
 8004548:	db0b      	blt.n	8004562 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800454a:	79fb      	ldrb	r3, [r7, #7]
 800454c:	f003 021f 	and.w	r2, r3, #31
 8004550:	4907      	ldr	r1, [pc, #28]	; (8004570 <__NVIC_EnableIRQ+0x38>)
 8004552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	2001      	movs	r0, #1
 800455a:	fa00 f202 	lsl.w	r2, r0, r2
 800455e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	e000e100 	.word	0xe000e100

08004574 <__NVIC_SetPriority>:
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	6039      	str	r1, [r7, #0]
 800457e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004584:	2b00      	cmp	r3, #0
 8004586:	db0a      	blt.n	800459e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	b2da      	uxtb	r2, r3
 800458c:	490c      	ldr	r1, [pc, #48]	; (80045c0 <__NVIC_SetPriority+0x4c>)
 800458e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004592:	0112      	lsls	r2, r2, #4
 8004594:	b2d2      	uxtb	r2, r2
 8004596:	440b      	add	r3, r1
 8004598:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800459c:	e00a      	b.n	80045b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	4908      	ldr	r1, [pc, #32]	; (80045c4 <__NVIC_SetPriority+0x50>)
 80045a4:	79fb      	ldrb	r3, [r7, #7]
 80045a6:	f003 030f 	and.w	r3, r3, #15
 80045aa:	3b04      	subs	r3, #4
 80045ac:	0112      	lsls	r2, r2, #4
 80045ae:	b2d2      	uxtb	r2, r2
 80045b0:	440b      	add	r3, r1
 80045b2:	761a      	strb	r2, [r3, #24]
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr
 80045c0:	e000e100 	.word	0xe000e100
 80045c4:	e000ed00 	.word	0xe000ed00

080045c8 <NVIC_EncodePriority>:
{
 80045c8:	b480      	push	{r7}
 80045ca:	b089      	sub	sp, #36	; 0x24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f003 0307 	and.w	r3, r3, #7
 80045da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f1c3 0307 	rsb	r3, r3, #7
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	bf28      	it	cs
 80045e6:	2304      	movcs	r3, #4
 80045e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	3304      	adds	r3, #4
 80045ee:	2b06      	cmp	r3, #6
 80045f0:	d902      	bls.n	80045f8 <NVIC_EncodePriority+0x30>
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	3b03      	subs	r3, #3
 80045f6:	e000      	b.n	80045fa <NVIC_EncodePriority+0x32>
 80045f8:	2300      	movs	r3, #0
 80045fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	fa02 f303 	lsl.w	r3, r2, r3
 8004606:	43da      	mvns	r2, r3
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	401a      	ands	r2, r3
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004610:	f04f 31ff 	mov.w	r1, #4294967295
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	fa01 f303 	lsl.w	r3, r1, r3
 800461a:	43d9      	mvns	r1, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004620:	4313      	orrs	r3, r2
}
 8004622:	4618      	mov	r0, r3
 8004624:	3724      	adds	r7, #36	; 0x24
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
	...

08004630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3b01      	subs	r3, #1
 800463c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004640:	d301      	bcc.n	8004646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004642:	2301      	movs	r3, #1
 8004644:	e00f      	b.n	8004666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004646:	4a0a      	ldr	r2, [pc, #40]	; (8004670 <SysTick_Config+0x40>)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	3b01      	subs	r3, #1
 800464c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800464e:	210f      	movs	r1, #15
 8004650:	f04f 30ff 	mov.w	r0, #4294967295
 8004654:	f7ff ff8e 	bl	8004574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004658:	4b05      	ldr	r3, [pc, #20]	; (8004670 <SysTick_Config+0x40>)
 800465a:	2200      	movs	r2, #0
 800465c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800465e:	4b04      	ldr	r3, [pc, #16]	; (8004670 <SysTick_Config+0x40>)
 8004660:	2207      	movs	r2, #7
 8004662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	e000e010 	.word	0xe000e010

08004674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f7ff ff29 	bl	80044d4 <__NVIC_SetPriorityGrouping>
}
 8004682:	bf00      	nop
 8004684:	3708      	adds	r7, #8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800468a:	b580      	push	{r7, lr}
 800468c:	b086      	sub	sp, #24
 800468e:	af00      	add	r7, sp, #0
 8004690:	4603      	mov	r3, r0
 8004692:	60b9      	str	r1, [r7, #8]
 8004694:	607a      	str	r2, [r7, #4]
 8004696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004698:	2300      	movs	r3, #0
 800469a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800469c:	f7ff ff3e 	bl	800451c <__NVIC_GetPriorityGrouping>
 80046a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	6978      	ldr	r0, [r7, #20]
 80046a8:	f7ff ff8e 	bl	80045c8 <NVIC_EncodePriority>
 80046ac:	4602      	mov	r2, r0
 80046ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046b2:	4611      	mov	r1, r2
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7ff ff5d 	bl	8004574 <__NVIC_SetPriority>
}
 80046ba:	bf00      	nop
 80046bc:	3718      	adds	r7, #24
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b082      	sub	sp, #8
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	4603      	mov	r3, r0
 80046ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d0:	4618      	mov	r0, r3
 80046d2:	f7ff ff31 	bl	8004538 <__NVIC_EnableIRQ>
}
 80046d6:	bf00      	nop
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b082      	sub	sp, #8
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f7ff ffa2 	bl	8004630 <SysTick_Config>
 80046ec:	4603      	mov	r3, r0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3708      	adds	r7, #8
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
	...

080046f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b086      	sub	sp, #24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004700:	2300      	movs	r3, #0
 8004702:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004704:	f7ff faa4 	bl	8003c50 <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d101      	bne.n	8004714 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e099      	b.n	8004848 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2202      	movs	r2, #2
 8004718:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0201 	bic.w	r2, r2, #1
 8004732:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004734:	e00f      	b.n	8004756 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004736:	f7ff fa8b 	bl	8003c50 <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	2b05      	cmp	r3, #5
 8004742:	d908      	bls.n	8004756 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2220      	movs	r2, #32
 8004748:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2203      	movs	r2, #3
 800474e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e078      	b.n	8004848 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0301 	and.w	r3, r3, #1
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1e8      	bne.n	8004736 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	4b38      	ldr	r3, [pc, #224]	; (8004850 <HAL_DMA_Init+0x158>)
 8004770:	4013      	ands	r3, r2
 8004772:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004782:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800478e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800479a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d107      	bne.n	80047c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b8:	4313      	orrs	r3, r2
 80047ba:	697a      	ldr	r2, [r7, #20]
 80047bc:	4313      	orrs	r3, r2
 80047be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	f023 0307 	bic.w	r3, r3, #7
 80047d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047dc:	697a      	ldr	r2, [r7, #20]
 80047de:	4313      	orrs	r3, r2
 80047e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	2b04      	cmp	r3, #4
 80047e8:	d117      	bne.n	800481a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00e      	beq.n	800481a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 fa6f 	bl	8004ce0 <DMA_CheckFifoParam>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d008      	beq.n	800481a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2240      	movs	r2, #64	; 0x40
 800480c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004816:	2301      	movs	r3, #1
 8004818:	e016      	b.n	8004848 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 fa26 	bl	8004c74 <DMA_CalcBaseAndBitshift>
 8004828:	4603      	mov	r3, r0
 800482a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004830:	223f      	movs	r2, #63	; 0x3f
 8004832:	409a      	lsls	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	3718      	adds	r7, #24
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}
 8004850:	f010803f 	.word	0xf010803f

08004854 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
 8004860:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004862:	2300      	movs	r3, #0
 8004864:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800486a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004872:	2b01      	cmp	r3, #1
 8004874:	d101      	bne.n	800487a <HAL_DMA_Start_IT+0x26>
 8004876:	2302      	movs	r3, #2
 8004878:	e040      	b.n	80048fc <HAL_DMA_Start_IT+0xa8>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b01      	cmp	r3, #1
 800488c:	d12f      	bne.n	80048ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2202      	movs	r2, #2
 8004892:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	68b9      	ldr	r1, [r7, #8]
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 f9b8 	bl	8004c18 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ac:	223f      	movs	r2, #63	; 0x3f
 80048ae:	409a      	lsls	r2, r3
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f042 0216 	orr.w	r2, r2, #22
 80048c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d007      	beq.n	80048dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f042 0208 	orr.w	r2, r2, #8
 80048da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0201 	orr.w	r2, r2, #1
 80048ea:	601a      	str	r2, [r3, #0]
 80048ec:	e005      	b.n	80048fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80048f6:	2302      	movs	r3, #2
 80048f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80048fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b086      	sub	sp, #24
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800490c:	2300      	movs	r3, #0
 800490e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004910:	4b8e      	ldr	r3, [pc, #568]	; (8004b4c <HAL_DMA_IRQHandler+0x248>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a8e      	ldr	r2, [pc, #568]	; (8004b50 <HAL_DMA_IRQHandler+0x24c>)
 8004916:	fba2 2303 	umull	r2, r3, r2, r3
 800491a:	0a9b      	lsrs	r3, r3, #10
 800491c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004922:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800492e:	2208      	movs	r2, #8
 8004930:	409a      	lsls	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4013      	ands	r3, r2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d01a      	beq.n	8004970 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0304 	and.w	r3, r3, #4
 8004944:	2b00      	cmp	r3, #0
 8004946:	d013      	beq.n	8004970 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f022 0204 	bic.w	r2, r2, #4
 8004956:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800495c:	2208      	movs	r2, #8
 800495e:	409a      	lsls	r2, r3
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004968:	f043 0201 	orr.w	r2, r3, #1
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004974:	2201      	movs	r2, #1
 8004976:	409a      	lsls	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	4013      	ands	r3, r2
 800497c:	2b00      	cmp	r3, #0
 800497e:	d012      	beq.n	80049a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00b      	beq.n	80049a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004992:	2201      	movs	r2, #1
 8004994:	409a      	lsls	r2, r3
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499e:	f043 0202 	orr.w	r2, r3, #2
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049aa:	2204      	movs	r2, #4
 80049ac:	409a      	lsls	r2, r3
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	4013      	ands	r3, r2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d012      	beq.n	80049dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00b      	beq.n	80049dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049c8:	2204      	movs	r2, #4
 80049ca:	409a      	lsls	r2, r3
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d4:	f043 0204 	orr.w	r2, r3, #4
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049e0:	2210      	movs	r2, #16
 80049e2:	409a      	lsls	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	4013      	ands	r3, r2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d043      	beq.n	8004a74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0308 	and.w	r3, r3, #8
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d03c      	beq.n	8004a74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049fe:	2210      	movs	r2, #16
 8004a00:	409a      	lsls	r2, r3
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d018      	beq.n	8004a46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d108      	bne.n	8004a34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d024      	beq.n	8004a74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	4798      	blx	r3
 8004a32:	e01f      	b.n	8004a74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d01b      	beq.n	8004a74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	4798      	blx	r3
 8004a44:	e016      	b.n	8004a74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d107      	bne.n	8004a64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f022 0208 	bic.w	r2, r2, #8
 8004a62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a78:	2220      	movs	r2, #32
 8004a7a:	409a      	lsls	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	4013      	ands	r3, r2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 808f 	beq.w	8004ba4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0310 	and.w	r3, r3, #16
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	f000 8087 	beq.w	8004ba4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	409a      	lsls	r2, r3
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	2b05      	cmp	r3, #5
 8004aac:	d136      	bne.n	8004b1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f022 0216 	bic.w	r2, r2, #22
 8004abc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	695a      	ldr	r2, [r3, #20]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004acc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d103      	bne.n	8004ade <HAL_DMA_IRQHandler+0x1da>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d007      	beq.n	8004aee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f022 0208 	bic.w	r2, r2, #8
 8004aec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af2:	223f      	movs	r2, #63	; 0x3f
 8004af4:	409a      	lsls	r2, r3
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d07e      	beq.n	8004c10 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	4798      	blx	r3
        }
        return;
 8004b1a:	e079      	b.n	8004c10 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d01d      	beq.n	8004b66 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d10d      	bne.n	8004b54 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d031      	beq.n	8004ba4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	4798      	blx	r3
 8004b48:	e02c      	b.n	8004ba4 <HAL_DMA_IRQHandler+0x2a0>
 8004b4a:	bf00      	nop
 8004b4c:	20000000 	.word	0x20000000
 8004b50:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d023      	beq.n	8004ba4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	4798      	blx	r3
 8004b64:	e01e      	b.n	8004ba4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10f      	bne.n	8004b94 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f022 0210 	bic.w	r2, r2, #16
 8004b82:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d003      	beq.n	8004ba4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d032      	beq.n	8004c12 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d022      	beq.n	8004bfe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2205      	movs	r2, #5
 8004bbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0201 	bic.w	r2, r2, #1
 8004bce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	60bb      	str	r3, [r7, #8]
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d307      	bcc.n	8004bec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 0301 	and.w	r3, r3, #1
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1f2      	bne.n	8004bd0 <HAL_DMA_IRQHandler+0x2cc>
 8004bea:	e000      	b.n	8004bee <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004bec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d005      	beq.n	8004c12 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	4798      	blx	r3
 8004c0e:	e000      	b.n	8004c12 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004c10:	bf00      	nop
    }
  }
}
 8004c12:	3718      	adds	r7, #24
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c34:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	2b40      	cmp	r3, #64	; 0x40
 8004c44:	d108      	bne.n	8004c58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68ba      	ldr	r2, [r7, #8]
 8004c54:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c56:	e007      	b.n	8004c68 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	60da      	str	r2, [r3, #12]
}
 8004c68:	bf00      	nop
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	3b10      	subs	r3, #16
 8004c84:	4a14      	ldr	r2, [pc, #80]	; (8004cd8 <DMA_CalcBaseAndBitshift+0x64>)
 8004c86:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8a:	091b      	lsrs	r3, r3, #4
 8004c8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c8e:	4a13      	ldr	r2, [pc, #76]	; (8004cdc <DMA_CalcBaseAndBitshift+0x68>)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	4413      	add	r3, r2
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	461a      	mov	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2b03      	cmp	r3, #3
 8004ca0:	d909      	bls.n	8004cb6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004caa:	f023 0303 	bic.w	r3, r3, #3
 8004cae:	1d1a      	adds	r2, r3, #4
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	659a      	str	r2, [r3, #88]	; 0x58
 8004cb4:	e007      	b.n	8004cc6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004cbe:	f023 0303 	bic.w	r3, r3, #3
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	aaaaaaab 	.word	0xaaaaaaab
 8004cdc:	08009db0 	.word	0x08009db0

08004ce0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d11f      	bne.n	8004d3a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	2b03      	cmp	r3, #3
 8004cfe:	d856      	bhi.n	8004dae <DMA_CheckFifoParam+0xce>
 8004d00:	a201      	add	r2, pc, #4	; (adr r2, 8004d08 <DMA_CheckFifoParam+0x28>)
 8004d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d06:	bf00      	nop
 8004d08:	08004d19 	.word	0x08004d19
 8004d0c:	08004d2b 	.word	0x08004d2b
 8004d10:	08004d19 	.word	0x08004d19
 8004d14:	08004daf 	.word	0x08004daf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d046      	beq.n	8004db2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d28:	e043      	b.n	8004db2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d2e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d32:	d140      	bne.n	8004db6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d38:	e03d      	b.n	8004db6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d42:	d121      	bne.n	8004d88 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	2b03      	cmp	r3, #3
 8004d48:	d837      	bhi.n	8004dba <DMA_CheckFifoParam+0xda>
 8004d4a:	a201      	add	r2, pc, #4	; (adr r2, 8004d50 <DMA_CheckFifoParam+0x70>)
 8004d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d50:	08004d61 	.word	0x08004d61
 8004d54:	08004d67 	.word	0x08004d67
 8004d58:	08004d61 	.word	0x08004d61
 8004d5c:	08004d79 	.word	0x08004d79
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	73fb      	strb	r3, [r7, #15]
      break;
 8004d64:	e030      	b.n	8004dc8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d025      	beq.n	8004dbe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d76:	e022      	b.n	8004dbe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d80:	d11f      	bne.n	8004dc2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d86:	e01c      	b.n	8004dc2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d903      	bls.n	8004d96 <DMA_CheckFifoParam+0xb6>
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	2b03      	cmp	r3, #3
 8004d92:	d003      	beq.n	8004d9c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004d94:	e018      	b.n	8004dc8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	73fb      	strb	r3, [r7, #15]
      break;
 8004d9a:	e015      	b.n	8004dc8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00e      	beq.n	8004dc6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	73fb      	strb	r3, [r7, #15]
      break;
 8004dac:	e00b      	b.n	8004dc6 <DMA_CheckFifoParam+0xe6>
      break;
 8004dae:	bf00      	nop
 8004db0:	e00a      	b.n	8004dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8004db2:	bf00      	nop
 8004db4:	e008      	b.n	8004dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8004db6:	bf00      	nop
 8004db8:	e006      	b.n	8004dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dba:	bf00      	nop
 8004dbc:	e004      	b.n	8004dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dbe:	bf00      	nop
 8004dc0:	e002      	b.n	8004dc8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004dc2:	bf00      	nop
 8004dc4:	e000      	b.n	8004dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8004dc6:	bf00      	nop
    }
  } 
  
  return status; 
 8004dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3714      	adds	r7, #20
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop

08004dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b089      	sub	sp, #36	; 0x24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004de6:	2300      	movs	r3, #0
 8004de8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004dea:	2300      	movs	r3, #0
 8004dec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dee:	2300      	movs	r3, #0
 8004df0:	61fb      	str	r3, [r7, #28]
 8004df2:	e16b      	b.n	80050cc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004df4:	2201      	movs	r2, #1
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	4013      	ands	r3, r2
 8004e06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	f040 815a 	bne.w	80050c6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f003 0303 	and.w	r3, r3, #3
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d005      	beq.n	8004e2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d130      	bne.n	8004e8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	005b      	lsls	r3, r3, #1
 8004e34:	2203      	movs	r2, #3
 8004e36:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3a:	43db      	mvns	r3, r3
 8004e3c:	69ba      	ldr	r2, [r7, #24]
 8004e3e:	4013      	ands	r3, r2
 8004e40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	68da      	ldr	r2, [r3, #12]
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	005b      	lsls	r3, r3, #1
 8004e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4e:	69ba      	ldr	r2, [r7, #24]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	69ba      	ldr	r2, [r7, #24]
 8004e58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e60:	2201      	movs	r2, #1
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	fa02 f303 	lsl.w	r3, r2, r3
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	091b      	lsrs	r3, r3, #4
 8004e76:	f003 0201 	and.w	r2, r3, #1
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e80:	69ba      	ldr	r2, [r7, #24]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	69ba      	ldr	r2, [r7, #24]
 8004e8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f003 0303 	and.w	r3, r3, #3
 8004e94:	2b03      	cmp	r3, #3
 8004e96:	d017      	beq.n	8004ec8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	005b      	lsls	r3, r3, #1
 8004ea2:	2203      	movs	r2, #3
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	4013      	ands	r3, r2
 8004eae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	689a      	ldr	r2, [r3, #8]
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	005b      	lsls	r3, r3, #1
 8004eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebc:	69ba      	ldr	r2, [r7, #24]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f003 0303 	and.w	r3, r3, #3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d123      	bne.n	8004f1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	08da      	lsrs	r2, r3, #3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	3208      	adds	r2, #8
 8004edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	f003 0307 	and.w	r3, r3, #7
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	220f      	movs	r2, #15
 8004eec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef0:	43db      	mvns	r3, r3
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	691a      	ldr	r2, [r3, #16]
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	f003 0307 	and.w	r3, r3, #7
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	fa02 f303 	lsl.w	r3, r2, r3
 8004f08:	69ba      	ldr	r2, [r7, #24]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	08da      	lsrs	r2, r3, #3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	3208      	adds	r2, #8
 8004f16:	69b9      	ldr	r1, [r7, #24]
 8004f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	2203      	movs	r2, #3
 8004f28:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2c:	43db      	mvns	r3, r3
 8004f2e:	69ba      	ldr	r2, [r7, #24]
 8004f30:	4013      	ands	r3, r2
 8004f32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f003 0203 	and.w	r2, r3, #3
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	005b      	lsls	r3, r3, #1
 8004f40:	fa02 f303 	lsl.w	r3, r2, r3
 8004f44:	69ba      	ldr	r2, [r7, #24]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 80b4 	beq.w	80050c6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60fb      	str	r3, [r7, #12]
 8004f62:	4b60      	ldr	r3, [pc, #384]	; (80050e4 <HAL_GPIO_Init+0x30c>)
 8004f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f66:	4a5f      	ldr	r2, [pc, #380]	; (80050e4 <HAL_GPIO_Init+0x30c>)
 8004f68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f6c:	6453      	str	r3, [r2, #68]	; 0x44
 8004f6e:	4b5d      	ldr	r3, [pc, #372]	; (80050e4 <HAL_GPIO_Init+0x30c>)
 8004f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f76:	60fb      	str	r3, [r7, #12]
 8004f78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f7a:	4a5b      	ldr	r2, [pc, #364]	; (80050e8 <HAL_GPIO_Init+0x310>)
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	089b      	lsrs	r3, r3, #2
 8004f80:	3302      	adds	r3, #2
 8004f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	f003 0303 	and.w	r3, r3, #3
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	220f      	movs	r2, #15
 8004f92:	fa02 f303 	lsl.w	r3, r2, r3
 8004f96:	43db      	mvns	r3, r3
 8004f98:	69ba      	ldr	r2, [r7, #24]
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a52      	ldr	r2, [pc, #328]	; (80050ec <HAL_GPIO_Init+0x314>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d02b      	beq.n	8004ffe <HAL_GPIO_Init+0x226>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a51      	ldr	r2, [pc, #324]	; (80050f0 <HAL_GPIO_Init+0x318>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d025      	beq.n	8004ffa <HAL_GPIO_Init+0x222>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a50      	ldr	r2, [pc, #320]	; (80050f4 <HAL_GPIO_Init+0x31c>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d01f      	beq.n	8004ff6 <HAL_GPIO_Init+0x21e>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a4f      	ldr	r2, [pc, #316]	; (80050f8 <HAL_GPIO_Init+0x320>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d019      	beq.n	8004ff2 <HAL_GPIO_Init+0x21a>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a4e      	ldr	r2, [pc, #312]	; (80050fc <HAL_GPIO_Init+0x324>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d013      	beq.n	8004fee <HAL_GPIO_Init+0x216>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a4d      	ldr	r2, [pc, #308]	; (8005100 <HAL_GPIO_Init+0x328>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d00d      	beq.n	8004fea <HAL_GPIO_Init+0x212>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a4c      	ldr	r2, [pc, #304]	; (8005104 <HAL_GPIO_Init+0x32c>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d007      	beq.n	8004fe6 <HAL_GPIO_Init+0x20e>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a4b      	ldr	r2, [pc, #300]	; (8005108 <HAL_GPIO_Init+0x330>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d101      	bne.n	8004fe2 <HAL_GPIO_Init+0x20a>
 8004fde:	2307      	movs	r3, #7
 8004fe0:	e00e      	b.n	8005000 <HAL_GPIO_Init+0x228>
 8004fe2:	2308      	movs	r3, #8
 8004fe4:	e00c      	b.n	8005000 <HAL_GPIO_Init+0x228>
 8004fe6:	2306      	movs	r3, #6
 8004fe8:	e00a      	b.n	8005000 <HAL_GPIO_Init+0x228>
 8004fea:	2305      	movs	r3, #5
 8004fec:	e008      	b.n	8005000 <HAL_GPIO_Init+0x228>
 8004fee:	2304      	movs	r3, #4
 8004ff0:	e006      	b.n	8005000 <HAL_GPIO_Init+0x228>
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e004      	b.n	8005000 <HAL_GPIO_Init+0x228>
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	e002      	b.n	8005000 <HAL_GPIO_Init+0x228>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e000      	b.n	8005000 <HAL_GPIO_Init+0x228>
 8004ffe:	2300      	movs	r3, #0
 8005000:	69fa      	ldr	r2, [r7, #28]
 8005002:	f002 0203 	and.w	r2, r2, #3
 8005006:	0092      	lsls	r2, r2, #2
 8005008:	4093      	lsls	r3, r2
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	4313      	orrs	r3, r2
 800500e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005010:	4935      	ldr	r1, [pc, #212]	; (80050e8 <HAL_GPIO_Init+0x310>)
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	089b      	lsrs	r3, r3, #2
 8005016:	3302      	adds	r3, #2
 8005018:	69ba      	ldr	r2, [r7, #24]
 800501a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800501e:	4b3b      	ldr	r3, [pc, #236]	; (800510c <HAL_GPIO_Init+0x334>)
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	43db      	mvns	r3, r3
 8005028:	69ba      	ldr	r2, [r7, #24]
 800502a:	4013      	ands	r3, r2
 800502c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	4313      	orrs	r3, r2
 8005040:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005042:	4a32      	ldr	r2, [pc, #200]	; (800510c <HAL_GPIO_Init+0x334>)
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005048:	4b30      	ldr	r3, [pc, #192]	; (800510c <HAL_GPIO_Init+0x334>)
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	43db      	mvns	r3, r3
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	4013      	ands	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d003      	beq.n	800506c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	4313      	orrs	r3, r2
 800506a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800506c:	4a27      	ldr	r2, [pc, #156]	; (800510c <HAL_GPIO_Init+0x334>)
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005072:	4b26      	ldr	r3, [pc, #152]	; (800510c <HAL_GPIO_Init+0x334>)
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	43db      	mvns	r3, r3
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	4013      	ands	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800508e:	69ba      	ldr	r2, [r7, #24]
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	4313      	orrs	r3, r2
 8005094:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005096:	4a1d      	ldr	r2, [pc, #116]	; (800510c <HAL_GPIO_Init+0x334>)
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800509c:	4b1b      	ldr	r3, [pc, #108]	; (800510c <HAL_GPIO_Init+0x334>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	43db      	mvns	r3, r3
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4013      	ands	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d003      	beq.n	80050c0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	4313      	orrs	r3, r2
 80050be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80050c0:	4a12      	ldr	r2, [pc, #72]	; (800510c <HAL_GPIO_Init+0x334>)
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	3301      	adds	r3, #1
 80050ca:	61fb      	str	r3, [r7, #28]
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	2b0f      	cmp	r3, #15
 80050d0:	f67f ae90 	bls.w	8004df4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop
 80050d8:	3724      	adds	r7, #36	; 0x24
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	40023800 	.word	0x40023800
 80050e8:	40013800 	.word	0x40013800
 80050ec:	40020000 	.word	0x40020000
 80050f0:	40020400 	.word	0x40020400
 80050f4:	40020800 	.word	0x40020800
 80050f8:	40020c00 	.word	0x40020c00
 80050fc:	40021000 	.word	0x40021000
 8005100:	40021400 	.word	0x40021400
 8005104:	40021800 	.word	0x40021800
 8005108:	40021c00 	.word	0x40021c00
 800510c:	40013c00 	.word	0x40013c00

08005110 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e12b      	b.n	800537a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d106      	bne.n	800513c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f7fd fa4a 	bl	80025d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2224      	movs	r2, #36	; 0x24
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f022 0201 	bic.w	r2, r2, #1
 8005152:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005162:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005172:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005174:	f000 fd80 	bl	8005c78 <HAL_RCC_GetPCLK1Freq>
 8005178:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	4a81      	ldr	r2, [pc, #516]	; (8005384 <HAL_I2C_Init+0x274>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d807      	bhi.n	8005194 <HAL_I2C_Init+0x84>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	4a80      	ldr	r2, [pc, #512]	; (8005388 <HAL_I2C_Init+0x278>)
 8005188:	4293      	cmp	r3, r2
 800518a:	bf94      	ite	ls
 800518c:	2301      	movls	r3, #1
 800518e:	2300      	movhi	r3, #0
 8005190:	b2db      	uxtb	r3, r3
 8005192:	e006      	b.n	80051a2 <HAL_I2C_Init+0x92>
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	4a7d      	ldr	r2, [pc, #500]	; (800538c <HAL_I2C_Init+0x27c>)
 8005198:	4293      	cmp	r3, r2
 800519a:	bf94      	ite	ls
 800519c:	2301      	movls	r3, #1
 800519e:	2300      	movhi	r3, #0
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d001      	beq.n	80051aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e0e7      	b.n	800537a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	4a78      	ldr	r2, [pc, #480]	; (8005390 <HAL_I2C_Init+0x280>)
 80051ae:	fba2 2303 	umull	r2, r3, r2, r3
 80051b2:	0c9b      	lsrs	r3, r3, #18
 80051b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	4a6a      	ldr	r2, [pc, #424]	; (8005384 <HAL_I2C_Init+0x274>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d802      	bhi.n	80051e4 <HAL_I2C_Init+0xd4>
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	3301      	adds	r3, #1
 80051e2:	e009      	b.n	80051f8 <HAL_I2C_Init+0xe8>
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80051ea:	fb02 f303 	mul.w	r3, r2, r3
 80051ee:	4a69      	ldr	r2, [pc, #420]	; (8005394 <HAL_I2C_Init+0x284>)
 80051f0:	fba2 2303 	umull	r2, r3, r2, r3
 80051f4:	099b      	lsrs	r3, r3, #6
 80051f6:	3301      	adds	r3, #1
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	6812      	ldr	r2, [r2, #0]
 80051fc:	430b      	orrs	r3, r1
 80051fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	69db      	ldr	r3, [r3, #28]
 8005206:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800520a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	495c      	ldr	r1, [pc, #368]	; (8005384 <HAL_I2C_Init+0x274>)
 8005214:	428b      	cmp	r3, r1
 8005216:	d819      	bhi.n	800524c <HAL_I2C_Init+0x13c>
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	1e59      	subs	r1, r3, #1
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	fbb1 f3f3 	udiv	r3, r1, r3
 8005226:	1c59      	adds	r1, r3, #1
 8005228:	f640 73fc 	movw	r3, #4092	; 0xffc
 800522c:	400b      	ands	r3, r1
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00a      	beq.n	8005248 <HAL_I2C_Init+0x138>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	1e59      	subs	r1, r3, #1
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	005b      	lsls	r3, r3, #1
 800523c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005240:	3301      	adds	r3, #1
 8005242:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005246:	e051      	b.n	80052ec <HAL_I2C_Init+0x1dc>
 8005248:	2304      	movs	r3, #4
 800524a:	e04f      	b.n	80052ec <HAL_I2C_Init+0x1dc>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d111      	bne.n	8005278 <HAL_I2C_Init+0x168>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	1e58      	subs	r0, r3, #1
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6859      	ldr	r1, [r3, #4]
 800525c:	460b      	mov	r3, r1
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	440b      	add	r3, r1
 8005262:	fbb0 f3f3 	udiv	r3, r0, r3
 8005266:	3301      	adds	r3, #1
 8005268:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800526c:	2b00      	cmp	r3, #0
 800526e:	bf0c      	ite	eq
 8005270:	2301      	moveq	r3, #1
 8005272:	2300      	movne	r3, #0
 8005274:	b2db      	uxtb	r3, r3
 8005276:	e012      	b.n	800529e <HAL_I2C_Init+0x18e>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	1e58      	subs	r0, r3, #1
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6859      	ldr	r1, [r3, #4]
 8005280:	460b      	mov	r3, r1
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	440b      	add	r3, r1
 8005286:	0099      	lsls	r1, r3, #2
 8005288:	440b      	add	r3, r1
 800528a:	fbb0 f3f3 	udiv	r3, r0, r3
 800528e:	3301      	adds	r3, #1
 8005290:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005294:	2b00      	cmp	r3, #0
 8005296:	bf0c      	ite	eq
 8005298:	2301      	moveq	r3, #1
 800529a:	2300      	movne	r3, #0
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d001      	beq.n	80052a6 <HAL_I2C_Init+0x196>
 80052a2:	2301      	movs	r3, #1
 80052a4:	e022      	b.n	80052ec <HAL_I2C_Init+0x1dc>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10e      	bne.n	80052cc <HAL_I2C_Init+0x1bc>
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	1e58      	subs	r0, r3, #1
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6859      	ldr	r1, [r3, #4]
 80052b6:	460b      	mov	r3, r1
 80052b8:	005b      	lsls	r3, r3, #1
 80052ba:	440b      	add	r3, r1
 80052bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80052c0:	3301      	adds	r3, #1
 80052c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052ca:	e00f      	b.n	80052ec <HAL_I2C_Init+0x1dc>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	1e58      	subs	r0, r3, #1
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6859      	ldr	r1, [r3, #4]
 80052d4:	460b      	mov	r3, r1
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	440b      	add	r3, r1
 80052da:	0099      	lsls	r1, r3, #2
 80052dc:	440b      	add	r3, r1
 80052de:	fbb0 f3f3 	udiv	r3, r0, r3
 80052e2:	3301      	adds	r3, #1
 80052e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80052ec:	6879      	ldr	r1, [r7, #4]
 80052ee:	6809      	ldr	r1, [r1, #0]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	69da      	ldr	r2, [r3, #28]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	431a      	orrs	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	430a      	orrs	r2, r1
 800530e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800531a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	6911      	ldr	r1, [r2, #16]
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	68d2      	ldr	r2, [r2, #12]
 8005326:	4311      	orrs	r1, r2
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	6812      	ldr	r2, [r2, #0]
 800532c:	430b      	orrs	r3, r1
 800532e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	695a      	ldr	r2, [r3, #20]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	431a      	orrs	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f042 0201 	orr.w	r2, r2, #1
 800535a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2220      	movs	r2, #32
 8005366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	000186a0 	.word	0x000186a0
 8005388:	001e847f 	.word	0x001e847f
 800538c:	003d08ff 	.word	0x003d08ff
 8005390:	431bde83 	.word	0x431bde83
 8005394:	10624dd3 	.word	0x10624dd3

08005398 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b086      	sub	sp, #24
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e267      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d075      	beq.n	80054a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053b6:	4b88      	ldr	r3, [pc, #544]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f003 030c 	and.w	r3, r3, #12
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d00c      	beq.n	80053dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053c2:	4b85      	ldr	r3, [pc, #532]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053ca:	2b08      	cmp	r3, #8
 80053cc:	d112      	bne.n	80053f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053ce:	4b82      	ldr	r3, [pc, #520]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053da:	d10b      	bne.n	80053f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053dc:	4b7e      	ldr	r3, [pc, #504]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d05b      	beq.n	80054a0 <HAL_RCC_OscConfig+0x108>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d157      	bne.n	80054a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e242      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053fc:	d106      	bne.n	800540c <HAL_RCC_OscConfig+0x74>
 80053fe:	4b76      	ldr	r3, [pc, #472]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a75      	ldr	r2, [pc, #468]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005408:	6013      	str	r3, [r2, #0]
 800540a:	e01d      	b.n	8005448 <HAL_RCC_OscConfig+0xb0>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005414:	d10c      	bne.n	8005430 <HAL_RCC_OscConfig+0x98>
 8005416:	4b70      	ldr	r3, [pc, #448]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a6f      	ldr	r2, [pc, #444]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 800541c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005420:	6013      	str	r3, [r2, #0]
 8005422:	4b6d      	ldr	r3, [pc, #436]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a6c      	ldr	r2, [pc, #432]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005428:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800542c:	6013      	str	r3, [r2, #0]
 800542e:	e00b      	b.n	8005448 <HAL_RCC_OscConfig+0xb0>
 8005430:	4b69      	ldr	r3, [pc, #420]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a68      	ldr	r2, [pc, #416]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800543a:	6013      	str	r3, [r2, #0]
 800543c:	4b66      	ldr	r3, [pc, #408]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a65      	ldr	r2, [pc, #404]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005442:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005446:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d013      	beq.n	8005478 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005450:	f7fe fbfe 	bl	8003c50 <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005456:	e008      	b.n	800546a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005458:	f7fe fbfa 	bl	8003c50 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b64      	cmp	r3, #100	; 0x64
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e207      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800546a:	4b5b      	ldr	r3, [pc, #364]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0f0      	beq.n	8005458 <HAL_RCC_OscConfig+0xc0>
 8005476:	e014      	b.n	80054a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005478:	f7fe fbea 	bl	8003c50 <HAL_GetTick>
 800547c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800547e:	e008      	b.n	8005492 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005480:	f7fe fbe6 	bl	8003c50 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b64      	cmp	r3, #100	; 0x64
 800548c:	d901      	bls.n	8005492 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e1f3      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005492:	4b51      	ldr	r3, [pc, #324]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1f0      	bne.n	8005480 <HAL_RCC_OscConfig+0xe8>
 800549e:	e000      	b.n	80054a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0302 	and.w	r3, r3, #2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d063      	beq.n	8005576 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054ae:	4b4a      	ldr	r3, [pc, #296]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f003 030c 	and.w	r3, r3, #12
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00b      	beq.n	80054d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054ba:	4b47      	ldr	r3, [pc, #284]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054c2:	2b08      	cmp	r3, #8
 80054c4:	d11c      	bne.n	8005500 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054c6:	4b44      	ldr	r3, [pc, #272]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d116      	bne.n	8005500 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054d2:	4b41      	ldr	r3, [pc, #260]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d005      	beq.n	80054ea <HAL_RCC_OscConfig+0x152>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d001      	beq.n	80054ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e1c7      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ea:	4b3b      	ldr	r3, [pc, #236]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	00db      	lsls	r3, r3, #3
 80054f8:	4937      	ldr	r1, [pc, #220]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054fe:	e03a      	b.n	8005576 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d020      	beq.n	800554a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005508:	4b34      	ldr	r3, [pc, #208]	; (80055dc <HAL_RCC_OscConfig+0x244>)
 800550a:	2201      	movs	r2, #1
 800550c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550e:	f7fe fb9f 	bl	8003c50 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005516:	f7fe fb9b 	bl	8003c50 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e1a8      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005528:	4b2b      	ldr	r3, [pc, #172]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0302 	and.w	r3, r3, #2
 8005530:	2b00      	cmp	r3, #0
 8005532:	d0f0      	beq.n	8005516 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005534:	4b28      	ldr	r3, [pc, #160]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	00db      	lsls	r3, r3, #3
 8005542:	4925      	ldr	r1, [pc, #148]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 8005544:	4313      	orrs	r3, r2
 8005546:	600b      	str	r3, [r1, #0]
 8005548:	e015      	b.n	8005576 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800554a:	4b24      	ldr	r3, [pc, #144]	; (80055dc <HAL_RCC_OscConfig+0x244>)
 800554c:	2200      	movs	r2, #0
 800554e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005550:	f7fe fb7e 	bl	8003c50 <HAL_GetTick>
 8005554:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005556:	e008      	b.n	800556a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005558:	f7fe fb7a 	bl	8003c50 <HAL_GetTick>
 800555c:	4602      	mov	r2, r0
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	2b02      	cmp	r3, #2
 8005564:	d901      	bls.n	800556a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e187      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800556a:	4b1b      	ldr	r3, [pc, #108]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1f0      	bne.n	8005558 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0308 	and.w	r3, r3, #8
 800557e:	2b00      	cmp	r3, #0
 8005580:	d036      	beq.n	80055f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d016      	beq.n	80055b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800558a:	4b15      	ldr	r3, [pc, #84]	; (80055e0 <HAL_RCC_OscConfig+0x248>)
 800558c:	2201      	movs	r2, #1
 800558e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005590:	f7fe fb5e 	bl	8003c50 <HAL_GetTick>
 8005594:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005596:	e008      	b.n	80055aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005598:	f7fe fb5a 	bl	8003c50 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e167      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055aa:	4b0b      	ldr	r3, [pc, #44]	; (80055d8 <HAL_RCC_OscConfig+0x240>)
 80055ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d0f0      	beq.n	8005598 <HAL_RCC_OscConfig+0x200>
 80055b6:	e01b      	b.n	80055f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055b8:	4b09      	ldr	r3, [pc, #36]	; (80055e0 <HAL_RCC_OscConfig+0x248>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055be:	f7fe fb47 	bl	8003c50 <HAL_GetTick>
 80055c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055c4:	e00e      	b.n	80055e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055c6:	f7fe fb43 	bl	8003c50 <HAL_GetTick>
 80055ca:	4602      	mov	r2, r0
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	2b02      	cmp	r3, #2
 80055d2:	d907      	bls.n	80055e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e150      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
 80055d8:	40023800 	.word	0x40023800
 80055dc:	42470000 	.word	0x42470000
 80055e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055e4:	4b88      	ldr	r3, [pc, #544]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 80055e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055e8:	f003 0302 	and.w	r3, r3, #2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1ea      	bne.n	80055c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0304 	and.w	r3, r3, #4
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f000 8097 	beq.w	800572c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055fe:	2300      	movs	r3, #0
 8005600:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005602:	4b81      	ldr	r3, [pc, #516]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d10f      	bne.n	800562e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800560e:	2300      	movs	r3, #0
 8005610:	60bb      	str	r3, [r7, #8]
 8005612:	4b7d      	ldr	r3, [pc, #500]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	4a7c      	ldr	r2, [pc, #496]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800561c:	6413      	str	r3, [r2, #64]	; 0x40
 800561e:	4b7a      	ldr	r3, [pc, #488]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005626:	60bb      	str	r3, [r7, #8]
 8005628:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800562a:	2301      	movs	r3, #1
 800562c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800562e:	4b77      	ldr	r3, [pc, #476]	; (800580c <HAL_RCC_OscConfig+0x474>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005636:	2b00      	cmp	r3, #0
 8005638:	d118      	bne.n	800566c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800563a:	4b74      	ldr	r3, [pc, #464]	; (800580c <HAL_RCC_OscConfig+0x474>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a73      	ldr	r2, [pc, #460]	; (800580c <HAL_RCC_OscConfig+0x474>)
 8005640:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005644:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005646:	f7fe fb03 	bl	8003c50 <HAL_GetTick>
 800564a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800564c:	e008      	b.n	8005660 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800564e:	f7fe faff 	bl	8003c50 <HAL_GetTick>
 8005652:	4602      	mov	r2, r0
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	2b02      	cmp	r3, #2
 800565a:	d901      	bls.n	8005660 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e10c      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005660:	4b6a      	ldr	r3, [pc, #424]	; (800580c <HAL_RCC_OscConfig+0x474>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005668:	2b00      	cmp	r3, #0
 800566a:	d0f0      	beq.n	800564e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d106      	bne.n	8005682 <HAL_RCC_OscConfig+0x2ea>
 8005674:	4b64      	ldr	r3, [pc, #400]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005678:	4a63      	ldr	r2, [pc, #396]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 800567a:	f043 0301 	orr.w	r3, r3, #1
 800567e:	6713      	str	r3, [r2, #112]	; 0x70
 8005680:	e01c      	b.n	80056bc <HAL_RCC_OscConfig+0x324>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	2b05      	cmp	r3, #5
 8005688:	d10c      	bne.n	80056a4 <HAL_RCC_OscConfig+0x30c>
 800568a:	4b5f      	ldr	r3, [pc, #380]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 800568c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800568e:	4a5e      	ldr	r2, [pc, #376]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005690:	f043 0304 	orr.w	r3, r3, #4
 8005694:	6713      	str	r3, [r2, #112]	; 0x70
 8005696:	4b5c      	ldr	r3, [pc, #368]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800569a:	4a5b      	ldr	r2, [pc, #364]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 800569c:	f043 0301 	orr.w	r3, r3, #1
 80056a0:	6713      	str	r3, [r2, #112]	; 0x70
 80056a2:	e00b      	b.n	80056bc <HAL_RCC_OscConfig+0x324>
 80056a4:	4b58      	ldr	r3, [pc, #352]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 80056a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a8:	4a57      	ldr	r2, [pc, #348]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 80056aa:	f023 0301 	bic.w	r3, r3, #1
 80056ae:	6713      	str	r3, [r2, #112]	; 0x70
 80056b0:	4b55      	ldr	r3, [pc, #340]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 80056b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b4:	4a54      	ldr	r2, [pc, #336]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 80056b6:	f023 0304 	bic.w	r3, r3, #4
 80056ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d015      	beq.n	80056f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056c4:	f7fe fac4 	bl	8003c50 <HAL_GetTick>
 80056c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ca:	e00a      	b.n	80056e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056cc:	f7fe fac0 	bl	8003c50 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80056da:	4293      	cmp	r3, r2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e0cb      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056e2:	4b49      	ldr	r3, [pc, #292]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 80056e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d0ee      	beq.n	80056cc <HAL_RCC_OscConfig+0x334>
 80056ee:	e014      	b.n	800571a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056f0:	f7fe faae 	bl	8003c50 <HAL_GetTick>
 80056f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056f6:	e00a      	b.n	800570e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056f8:	f7fe faaa 	bl	8003c50 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	f241 3288 	movw	r2, #5000	; 0x1388
 8005706:	4293      	cmp	r3, r2
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e0b5      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800570e:	4b3e      	ldr	r3, [pc, #248]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005712:	f003 0302 	and.w	r3, r3, #2
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1ee      	bne.n	80056f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800571a:	7dfb      	ldrb	r3, [r7, #23]
 800571c:	2b01      	cmp	r3, #1
 800571e:	d105      	bne.n	800572c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005720:	4b39      	ldr	r3, [pc, #228]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005724:	4a38      	ldr	r2, [pc, #224]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005726:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800572a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	2b00      	cmp	r3, #0
 8005732:	f000 80a1 	beq.w	8005878 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005736:	4b34      	ldr	r3, [pc, #208]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f003 030c 	and.w	r3, r3, #12
 800573e:	2b08      	cmp	r3, #8
 8005740:	d05c      	beq.n	80057fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	2b02      	cmp	r3, #2
 8005748:	d141      	bne.n	80057ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800574a:	4b31      	ldr	r3, [pc, #196]	; (8005810 <HAL_RCC_OscConfig+0x478>)
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005750:	f7fe fa7e 	bl	8003c50 <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005758:	f7fe fa7a 	bl	8003c50 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e087      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800576a:	4b27      	ldr	r3, [pc, #156]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1f0      	bne.n	8005758 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	69da      	ldr	r2, [r3, #28]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	431a      	orrs	r2, r3
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005784:	019b      	lsls	r3, r3, #6
 8005786:	431a      	orrs	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800578c:	085b      	lsrs	r3, r3, #1
 800578e:	3b01      	subs	r3, #1
 8005790:	041b      	lsls	r3, r3, #16
 8005792:	431a      	orrs	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005798:	061b      	lsls	r3, r3, #24
 800579a:	491b      	ldr	r1, [pc, #108]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 800579c:	4313      	orrs	r3, r2
 800579e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057a0:	4b1b      	ldr	r3, [pc, #108]	; (8005810 <HAL_RCC_OscConfig+0x478>)
 80057a2:	2201      	movs	r2, #1
 80057a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057a6:	f7fe fa53 	bl	8003c50 <HAL_GetTick>
 80057aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ac:	e008      	b.n	80057c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057ae:	f7fe fa4f 	bl	8003c50 <HAL_GetTick>
 80057b2:	4602      	mov	r2, r0
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	1ad3      	subs	r3, r2, r3
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	d901      	bls.n	80057c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e05c      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057c0:	4b11      	ldr	r3, [pc, #68]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d0f0      	beq.n	80057ae <HAL_RCC_OscConfig+0x416>
 80057cc:	e054      	b.n	8005878 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ce:	4b10      	ldr	r3, [pc, #64]	; (8005810 <HAL_RCC_OscConfig+0x478>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057d4:	f7fe fa3c 	bl	8003c50 <HAL_GetTick>
 80057d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057dc:	f7fe fa38 	bl	8003c50 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e045      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057ee:	4b06      	ldr	r3, [pc, #24]	; (8005808 <HAL_RCC_OscConfig+0x470>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1f0      	bne.n	80057dc <HAL_RCC_OscConfig+0x444>
 80057fa:	e03d      	b.n	8005878 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d107      	bne.n	8005814 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e038      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
 8005808:	40023800 	.word	0x40023800
 800580c:	40007000 	.word	0x40007000
 8005810:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005814:	4b1b      	ldr	r3, [pc, #108]	; (8005884 <HAL_RCC_OscConfig+0x4ec>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	699b      	ldr	r3, [r3, #24]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d028      	beq.n	8005874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800582c:	429a      	cmp	r2, r3
 800582e:	d121      	bne.n	8005874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800583a:	429a      	cmp	r2, r3
 800583c:	d11a      	bne.n	8005874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005844:	4013      	ands	r3, r2
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800584a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800584c:	4293      	cmp	r3, r2
 800584e:	d111      	bne.n	8005874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585a:	085b      	lsrs	r3, r3, #1
 800585c:	3b01      	subs	r3, #1
 800585e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005860:	429a      	cmp	r2, r3
 8005862:	d107      	bne.n	8005874 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800586e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005870:	429a      	cmp	r2, r3
 8005872:	d001      	beq.n	8005878 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	e000      	b.n	800587a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3718      	adds	r7, #24
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	40023800 	.word	0x40023800

08005888 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d101      	bne.n	800589c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e0cc      	b.n	8005a36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800589c:	4b68      	ldr	r3, [pc, #416]	; (8005a40 <HAL_RCC_ClockConfig+0x1b8>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0307 	and.w	r3, r3, #7
 80058a4:	683a      	ldr	r2, [r7, #0]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d90c      	bls.n	80058c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058aa:	4b65      	ldr	r3, [pc, #404]	; (8005a40 <HAL_RCC_ClockConfig+0x1b8>)
 80058ac:	683a      	ldr	r2, [r7, #0]
 80058ae:	b2d2      	uxtb	r2, r2
 80058b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058b2:	4b63      	ldr	r3, [pc, #396]	; (8005a40 <HAL_RCC_ClockConfig+0x1b8>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0307 	and.w	r3, r3, #7
 80058ba:	683a      	ldr	r2, [r7, #0]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d001      	beq.n	80058c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e0b8      	b.n	8005a36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0302 	and.w	r3, r3, #2
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d020      	beq.n	8005912 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0304 	and.w	r3, r3, #4
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d005      	beq.n	80058e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058dc:	4b59      	ldr	r3, [pc, #356]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	4a58      	ldr	r2, [pc, #352]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 80058e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80058e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0308 	and.w	r3, r3, #8
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d005      	beq.n	8005900 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80058f4:	4b53      	ldr	r3, [pc, #332]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	4a52      	ldr	r2, [pc, #328]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 80058fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80058fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005900:	4b50      	ldr	r3, [pc, #320]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	494d      	ldr	r1, [pc, #308]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 800590e:	4313      	orrs	r3, r2
 8005910:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b00      	cmp	r3, #0
 800591c:	d044      	beq.n	80059a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d107      	bne.n	8005936 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005926:	4b47      	ldr	r3, [pc, #284]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d119      	bne.n	8005966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e07f      	b.n	8005a36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	2b02      	cmp	r3, #2
 800593c:	d003      	beq.n	8005946 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005942:	2b03      	cmp	r3, #3
 8005944:	d107      	bne.n	8005956 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005946:	4b3f      	ldr	r3, [pc, #252]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d109      	bne.n	8005966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e06f      	b.n	8005a36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005956:	4b3b      	ldr	r3, [pc, #236]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d101      	bne.n	8005966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e067      	b.n	8005a36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005966:	4b37      	ldr	r3, [pc, #220]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f023 0203 	bic.w	r2, r3, #3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	4934      	ldr	r1, [pc, #208]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 8005974:	4313      	orrs	r3, r2
 8005976:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005978:	f7fe f96a 	bl	8003c50 <HAL_GetTick>
 800597c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800597e:	e00a      	b.n	8005996 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005980:	f7fe f966 	bl	8003c50 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	f241 3288 	movw	r2, #5000	; 0x1388
 800598e:	4293      	cmp	r3, r2
 8005990:	d901      	bls.n	8005996 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e04f      	b.n	8005a36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005996:	4b2b      	ldr	r3, [pc, #172]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 020c 	and.w	r2, r3, #12
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d1eb      	bne.n	8005980 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059a8:	4b25      	ldr	r3, [pc, #148]	; (8005a40 <HAL_RCC_ClockConfig+0x1b8>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0307 	and.w	r3, r3, #7
 80059b0:	683a      	ldr	r2, [r7, #0]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d20c      	bcs.n	80059d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059b6:	4b22      	ldr	r3, [pc, #136]	; (8005a40 <HAL_RCC_ClockConfig+0x1b8>)
 80059b8:	683a      	ldr	r2, [r7, #0]
 80059ba:	b2d2      	uxtb	r2, r2
 80059bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059be:	4b20      	ldr	r3, [pc, #128]	; (8005a40 <HAL_RCC_ClockConfig+0x1b8>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0307 	and.w	r3, r3, #7
 80059c6:	683a      	ldr	r2, [r7, #0]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d001      	beq.n	80059d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e032      	b.n	8005a36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0304 	and.w	r3, r3, #4
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d008      	beq.n	80059ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059dc:	4b19      	ldr	r3, [pc, #100]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	4916      	ldr	r1, [pc, #88]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0308 	and.w	r3, r3, #8
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d009      	beq.n	8005a0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059fa:	4b12      	ldr	r3, [pc, #72]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	00db      	lsls	r3, r3, #3
 8005a08:	490e      	ldr	r1, [pc, #56]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a0e:	f000 f821 	bl	8005a54 <HAL_RCC_GetSysClockFreq>
 8005a12:	4602      	mov	r2, r0
 8005a14:	4b0b      	ldr	r3, [pc, #44]	; (8005a44 <HAL_RCC_ClockConfig+0x1bc>)
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	091b      	lsrs	r3, r3, #4
 8005a1a:	f003 030f 	and.w	r3, r3, #15
 8005a1e:	490a      	ldr	r1, [pc, #40]	; (8005a48 <HAL_RCC_ClockConfig+0x1c0>)
 8005a20:	5ccb      	ldrb	r3, [r1, r3]
 8005a22:	fa22 f303 	lsr.w	r3, r2, r3
 8005a26:	4a09      	ldr	r2, [pc, #36]	; (8005a4c <HAL_RCC_ClockConfig+0x1c4>)
 8005a28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a2a:	4b09      	ldr	r3, [pc, #36]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7fe f8ca 	bl	8003bc8 <HAL_InitTick>

  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	40023c00 	.word	0x40023c00
 8005a44:	40023800 	.word	0x40023800
 8005a48:	08009d88 	.word	0x08009d88
 8005a4c:	20000000 	.word	0x20000000
 8005a50:	20000004 	.word	0x20000004

08005a54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a58:	b094      	sub	sp, #80	; 0x50
 8005a5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	647b      	str	r3, [r7, #68]	; 0x44
 8005a60:	2300      	movs	r3, #0
 8005a62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a64:	2300      	movs	r3, #0
 8005a66:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a6c:	4b79      	ldr	r3, [pc, #484]	; (8005c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f003 030c 	and.w	r3, r3, #12
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d00d      	beq.n	8005a94 <HAL_RCC_GetSysClockFreq+0x40>
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	f200 80e1 	bhi.w	8005c40 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <HAL_RCC_GetSysClockFreq+0x34>
 8005a82:	2b04      	cmp	r3, #4
 8005a84:	d003      	beq.n	8005a8e <HAL_RCC_GetSysClockFreq+0x3a>
 8005a86:	e0db      	b.n	8005c40 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a88:	4b73      	ldr	r3, [pc, #460]	; (8005c58 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a8a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005a8c:	e0db      	b.n	8005c46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a8e:	4b73      	ldr	r3, [pc, #460]	; (8005c5c <HAL_RCC_GetSysClockFreq+0x208>)
 8005a90:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a92:	e0d8      	b.n	8005c46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a94:	4b6f      	ldr	r3, [pc, #444]	; (8005c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005a9c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a9e:	4b6d      	ldr	r3, [pc, #436]	; (8005c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d063      	beq.n	8005b72 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005aaa:	4b6a      	ldr	r3, [pc, #424]	; (8005c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	099b      	lsrs	r3, r3, #6
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ab4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005abc:	633b      	str	r3, [r7, #48]	; 0x30
 8005abe:	2300      	movs	r3, #0
 8005ac0:	637b      	str	r3, [r7, #52]	; 0x34
 8005ac2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005ac6:	4622      	mov	r2, r4
 8005ac8:	462b      	mov	r3, r5
 8005aca:	f04f 0000 	mov.w	r0, #0
 8005ace:	f04f 0100 	mov.w	r1, #0
 8005ad2:	0159      	lsls	r1, r3, #5
 8005ad4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ad8:	0150      	lsls	r0, r2, #5
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	4621      	mov	r1, r4
 8005ae0:	1a51      	subs	r1, r2, r1
 8005ae2:	6139      	str	r1, [r7, #16]
 8005ae4:	4629      	mov	r1, r5
 8005ae6:	eb63 0301 	sbc.w	r3, r3, r1
 8005aea:	617b      	str	r3, [r7, #20]
 8005aec:	f04f 0200 	mov.w	r2, #0
 8005af0:	f04f 0300 	mov.w	r3, #0
 8005af4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005af8:	4659      	mov	r1, fp
 8005afa:	018b      	lsls	r3, r1, #6
 8005afc:	4651      	mov	r1, sl
 8005afe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005b02:	4651      	mov	r1, sl
 8005b04:	018a      	lsls	r2, r1, #6
 8005b06:	4651      	mov	r1, sl
 8005b08:	ebb2 0801 	subs.w	r8, r2, r1
 8005b0c:	4659      	mov	r1, fp
 8005b0e:	eb63 0901 	sbc.w	r9, r3, r1
 8005b12:	f04f 0200 	mov.w	r2, #0
 8005b16:	f04f 0300 	mov.w	r3, #0
 8005b1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b26:	4690      	mov	r8, r2
 8005b28:	4699      	mov	r9, r3
 8005b2a:	4623      	mov	r3, r4
 8005b2c:	eb18 0303 	adds.w	r3, r8, r3
 8005b30:	60bb      	str	r3, [r7, #8]
 8005b32:	462b      	mov	r3, r5
 8005b34:	eb49 0303 	adc.w	r3, r9, r3
 8005b38:	60fb      	str	r3, [r7, #12]
 8005b3a:	f04f 0200 	mov.w	r2, #0
 8005b3e:	f04f 0300 	mov.w	r3, #0
 8005b42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005b46:	4629      	mov	r1, r5
 8005b48:	024b      	lsls	r3, r1, #9
 8005b4a:	4621      	mov	r1, r4
 8005b4c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005b50:	4621      	mov	r1, r4
 8005b52:	024a      	lsls	r2, r1, #9
 8005b54:	4610      	mov	r0, r2
 8005b56:	4619      	mov	r1, r3
 8005b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b5e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b64:	f7fb f820 	bl	8000ba8 <__aeabi_uldivmod>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b70:	e058      	b.n	8005c24 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b72:	4b38      	ldr	r3, [pc, #224]	; (8005c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	099b      	lsrs	r3, r3, #6
 8005b78:	2200      	movs	r2, #0
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	4611      	mov	r1, r2
 8005b7e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b82:	623b      	str	r3, [r7, #32]
 8005b84:	2300      	movs	r3, #0
 8005b86:	627b      	str	r3, [r7, #36]	; 0x24
 8005b88:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005b8c:	4642      	mov	r2, r8
 8005b8e:	464b      	mov	r3, r9
 8005b90:	f04f 0000 	mov.w	r0, #0
 8005b94:	f04f 0100 	mov.w	r1, #0
 8005b98:	0159      	lsls	r1, r3, #5
 8005b9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b9e:	0150      	lsls	r0, r2, #5
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	4641      	mov	r1, r8
 8005ba6:	ebb2 0a01 	subs.w	sl, r2, r1
 8005baa:	4649      	mov	r1, r9
 8005bac:	eb63 0b01 	sbc.w	fp, r3, r1
 8005bb0:	f04f 0200 	mov.w	r2, #0
 8005bb4:	f04f 0300 	mov.w	r3, #0
 8005bb8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005bbc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005bc0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005bc4:	ebb2 040a 	subs.w	r4, r2, sl
 8005bc8:	eb63 050b 	sbc.w	r5, r3, fp
 8005bcc:	f04f 0200 	mov.w	r2, #0
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	00eb      	lsls	r3, r5, #3
 8005bd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bda:	00e2      	lsls	r2, r4, #3
 8005bdc:	4614      	mov	r4, r2
 8005bde:	461d      	mov	r5, r3
 8005be0:	4643      	mov	r3, r8
 8005be2:	18e3      	adds	r3, r4, r3
 8005be4:	603b      	str	r3, [r7, #0]
 8005be6:	464b      	mov	r3, r9
 8005be8:	eb45 0303 	adc.w	r3, r5, r3
 8005bec:	607b      	str	r3, [r7, #4]
 8005bee:	f04f 0200 	mov.w	r2, #0
 8005bf2:	f04f 0300 	mov.w	r3, #0
 8005bf6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005bfa:	4629      	mov	r1, r5
 8005bfc:	028b      	lsls	r3, r1, #10
 8005bfe:	4621      	mov	r1, r4
 8005c00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c04:	4621      	mov	r1, r4
 8005c06:	028a      	lsls	r2, r1, #10
 8005c08:	4610      	mov	r0, r2
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c0e:	2200      	movs	r2, #0
 8005c10:	61bb      	str	r3, [r7, #24]
 8005c12:	61fa      	str	r2, [r7, #28]
 8005c14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c18:	f7fa ffc6 	bl	8000ba8 <__aeabi_uldivmod>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4613      	mov	r3, r2
 8005c22:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c24:	4b0b      	ldr	r3, [pc, #44]	; (8005c54 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	0c1b      	lsrs	r3, r3, #16
 8005c2a:	f003 0303 	and.w	r3, r3, #3
 8005c2e:	3301      	adds	r3, #1
 8005c30:	005b      	lsls	r3, r3, #1
 8005c32:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005c34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c3c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c3e:	e002      	b.n	8005c46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c40:	4b05      	ldr	r3, [pc, #20]	; (8005c58 <HAL_RCC_GetSysClockFreq+0x204>)
 8005c42:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3750      	adds	r7, #80	; 0x50
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c52:	bf00      	nop
 8005c54:	40023800 	.word	0x40023800
 8005c58:	00f42400 	.word	0x00f42400
 8005c5c:	007a1200 	.word	0x007a1200

08005c60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c60:	b480      	push	{r7}
 8005c62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c64:	4b03      	ldr	r3, [pc, #12]	; (8005c74 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c66:	681b      	ldr	r3, [r3, #0]
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	20000000 	.word	0x20000000

08005c78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c7c:	f7ff fff0 	bl	8005c60 <HAL_RCC_GetHCLKFreq>
 8005c80:	4602      	mov	r2, r0
 8005c82:	4b05      	ldr	r3, [pc, #20]	; (8005c98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	0a9b      	lsrs	r3, r3, #10
 8005c88:	f003 0307 	and.w	r3, r3, #7
 8005c8c:	4903      	ldr	r1, [pc, #12]	; (8005c9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c8e:	5ccb      	ldrb	r3, [r1, r3]
 8005c90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	40023800 	.word	0x40023800
 8005c9c:	08009d98 	.word	0x08009d98

08005ca0 <LL_GPIO_SetPinMode>:
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b089      	sub	sp, #36	; 0x24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	fa93 f3a3 	rbit	r3, r3
 8005cba:	613b      	str	r3, [r7, #16]
  return result;
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	fab3 f383 	clz	r3, r3
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	2103      	movs	r1, #3
 8005cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ccc:	43db      	mvns	r3, r3
 8005cce:	401a      	ands	r2, r3
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	fa93 f3a3 	rbit	r3, r3
 8005cda:	61bb      	str	r3, [r7, #24]
  return result;
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	fab3 f383 	clz	r3, r3
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	005b      	lsls	r3, r3, #1
 8005ce6:	6879      	ldr	r1, [r7, #4]
 8005ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8005cec:	431a      	orrs	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	601a      	str	r2, [r3, #0]
}
 8005cf2:	bf00      	nop
 8005cf4:	3724      	adds	r7, #36	; 0x24
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr

08005cfe <LL_GPIO_SetPinOutputType>:
{
 8005cfe:	b480      	push	{r7}
 8005d00:	b085      	sub	sp, #20
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	60f8      	str	r0, [r7, #12]
 8005d06:	60b9      	str	r1, [r7, #8]
 8005d08:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	685a      	ldr	r2, [r3, #4]
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	43db      	mvns	r3, r3
 8005d12:	401a      	ands	r2, r3
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	6879      	ldr	r1, [r7, #4]
 8005d18:	fb01 f303 	mul.w	r3, r1, r3
 8005d1c:	431a      	orrs	r2, r3
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	605a      	str	r2, [r3, #4]
}
 8005d22:	bf00      	nop
 8005d24:	3714      	adds	r7, #20
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <LL_GPIO_SetPinSpeed>:
{
 8005d2e:	b480      	push	{r7}
 8005d30:	b089      	sub	sp, #36	; 0x24
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	60f8      	str	r0, [r7, #12]
 8005d36:	60b9      	str	r1, [r7, #8]
 8005d38:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	689a      	ldr	r2, [r3, #8]
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	fa93 f3a3 	rbit	r3, r3
 8005d48:	613b      	str	r3, [r7, #16]
  return result;
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	fab3 f383 	clz	r3, r3
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	005b      	lsls	r3, r3, #1
 8005d54:	2103      	movs	r1, #3
 8005d56:	fa01 f303 	lsl.w	r3, r1, r3
 8005d5a:	43db      	mvns	r3, r3
 8005d5c:	401a      	ands	r2, r3
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	fa93 f3a3 	rbit	r3, r3
 8005d68:	61bb      	str	r3, [r7, #24]
  return result;
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	fab3 f383 	clz	r3, r3
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	005b      	lsls	r3, r3, #1
 8005d74:	6879      	ldr	r1, [r7, #4]
 8005d76:	fa01 f303 	lsl.w	r3, r1, r3
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	609a      	str	r2, [r3, #8]
}
 8005d80:	bf00      	nop
 8005d82:	3724      	adds	r7, #36	; 0x24
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <LL_GPIO_SetPinPull>:
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b089      	sub	sp, #36	; 0x24
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	68da      	ldr	r2, [r3, #12]
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	fa93 f3a3 	rbit	r3, r3
 8005da6:	613b      	str	r3, [r7, #16]
  return result;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	fab3 f383 	clz	r3, r3
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	005b      	lsls	r3, r3, #1
 8005db2:	2103      	movs	r1, #3
 8005db4:	fa01 f303 	lsl.w	r3, r1, r3
 8005db8:	43db      	mvns	r3, r3
 8005dba:	401a      	ands	r2, r3
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	fa93 f3a3 	rbit	r3, r3
 8005dc6:	61bb      	str	r3, [r7, #24]
  return result;
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	fab3 f383 	clz	r3, r3
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	005b      	lsls	r3, r3, #1
 8005dd2:	6879      	ldr	r1, [r7, #4]
 8005dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd8:	431a      	orrs	r2, r3
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	60da      	str	r2, [r3, #12]
}
 8005dde:	bf00      	nop
 8005de0:	3724      	adds	r7, #36	; 0x24
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr

08005dea <LL_GPIO_SetAFPin_0_7>:
{
 8005dea:	b480      	push	{r7}
 8005dec:	b089      	sub	sp, #36	; 0x24
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	60f8      	str	r0, [r7, #12]
 8005df2:	60b9      	str	r1, [r7, #8]
 8005df4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6a1a      	ldr	r2, [r3, #32]
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	fa93 f3a3 	rbit	r3, r3
 8005e04:	613b      	str	r3, [r7, #16]
  return result;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	fab3 f383 	clz	r3, r3
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	210f      	movs	r1, #15
 8005e12:	fa01 f303 	lsl.w	r3, r1, r3
 8005e16:	43db      	mvns	r3, r3
 8005e18:	401a      	ands	r2, r3
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	fa93 f3a3 	rbit	r3, r3
 8005e24:	61bb      	str	r3, [r7, #24]
  return result;
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	fab3 f383 	clz	r3, r3
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	6879      	ldr	r1, [r7, #4]
 8005e32:	fa01 f303 	lsl.w	r3, r1, r3
 8005e36:	431a      	orrs	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	621a      	str	r2, [r3, #32]
}
 8005e3c:	bf00      	nop
 8005e3e:	3724      	adds	r7, #36	; 0x24
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <LL_GPIO_SetAFPin_8_15>:
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b089      	sub	sp, #36	; 0x24
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	0a1b      	lsrs	r3, r3, #8
 8005e5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	fa93 f3a3 	rbit	r3, r3
 8005e64:	613b      	str	r3, [r7, #16]
  return result;
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	fab3 f383 	clz	r3, r3
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	210f      	movs	r1, #15
 8005e72:	fa01 f303 	lsl.w	r3, r1, r3
 8005e76:	43db      	mvns	r3, r3
 8005e78:	401a      	ands	r2, r3
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	0a1b      	lsrs	r3, r3, #8
 8005e7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	fa93 f3a3 	rbit	r3, r3
 8005e86:	61bb      	str	r3, [r7, #24]
  return result;
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	fab3 f383 	clz	r3, r3
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	6879      	ldr	r1, [r7, #4]
 8005e94:	fa01 f303 	lsl.w	r3, r1, r3
 8005e98:	431a      	orrs	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005e9e:	bf00      	nop
 8005ea0:	3724      	adds	r7, #36	; 0x24
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr

08005eaa <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b088      	sub	sp, #32
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	fa93 f3a3 	rbit	r3, r3
 8005ec8:	613b      	str	r3, [r7, #16]
  return result;
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	fab3 f383 	clz	r3, r3
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005ed4:	e050      	b.n	8005f78 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	2101      	movs	r1, #1
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	fa01 f303 	lsl.w	r3, r1, r3
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d042      	beq.n	8005f72 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d003      	beq.n	8005efc <LL_GPIO_Init+0x52>
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d10d      	bne.n	8005f18 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	461a      	mov	r2, r3
 8005f02:	69b9      	ldr	r1, [r7, #24]
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f7ff ff12 	bl	8005d2e <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	461a      	mov	r2, r3
 8005f10:	69b9      	ldr	r1, [r7, #24]
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f7ff fef3 	bl	8005cfe <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	69b9      	ldr	r1, [r7, #24]
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f7ff ff33 	bl	8005d8c <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d11a      	bne.n	8005f64 <LL_GPIO_Init+0xba>
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	fa93 f3a3 	rbit	r3, r3
 8005f38:	60bb      	str	r3, [r7, #8]
  return result;
 8005f3a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8005f3c:	fab3 f383 	clz	r3, r3
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b07      	cmp	r3, #7
 8005f44:	d807      	bhi.n	8005f56 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	69b9      	ldr	r1, [r7, #24]
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7ff ff4b 	bl	8005dea <LL_GPIO_SetAFPin_0_7>
 8005f54:	e006      	b.n	8005f64 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	69b9      	ldr	r1, [r7, #24]
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f7ff ff72 	bl	8005e48 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	461a      	mov	r2, r3
 8005f6a:	69b9      	ldr	r1, [r7, #24]
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f7ff fe97 	bl	8005ca0 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	3301      	adds	r3, #1
 8005f76:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1a7      	bne.n	8005ed6 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3720      	adds	r7, #32
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005f90:	b480      	push	{r7}
 8005f92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005f94:	4b04      	ldr	r3, [pc, #16]	; (8005fa8 <LL_RCC_GetSysClkSource+0x18>)
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f003 030c 	and.w	r3, r3, #12
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop
 8005fa8:	40023800 	.word	0x40023800

08005fac <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8005fac:	b480      	push	{r7}
 8005fae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005fb0:	4b04      	ldr	r3, [pc, #16]	; (8005fc4 <LL_RCC_GetAHBPrescaler+0x18>)
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	40023800 	.word	0x40023800

08005fc8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005fcc:	4b04      	ldr	r3, [pc, #16]	; (8005fe0 <LL_RCC_GetAPB1Prescaler+0x18>)
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	40023800 	.word	0x40023800

08005fe4 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005fe8:	4b04      	ldr	r3, [pc, #16]	; (8005ffc <LL_RCC_GetAPB2Prescaler+0x18>)
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	40023800 	.word	0x40023800

08006000 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006000:	b480      	push	{r7}
 8006002:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006004:	4b04      	ldr	r3, [pc, #16]	; (8006018 <LL_RCC_PLL_GetMainSource+0x18>)
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 800600c:	4618      	mov	r0, r3
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
 8006016:	bf00      	nop
 8006018:	40023800 	.word	0x40023800

0800601c <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006020:	4b04      	ldr	r3, [pc, #16]	; (8006034 <LL_RCC_PLL_GetN+0x18>)
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	099b      	lsrs	r3, r3, #6
 8006026:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800602a:	4618      	mov	r0, r3
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr
 8006034:	40023800 	.word	0x40023800

08006038 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8006038:	b480      	push	{r7}
 800603a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800603c:	4b04      	ldr	r3, [pc, #16]	; (8006050 <LL_RCC_PLL_GetP+0x18>)
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8006044:	4618      	mov	r0, r3
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	40023800 	.word	0x40023800

08006054 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006058:	4b04      	ldr	r3, [pc, #16]	; (800606c <LL_RCC_PLL_GetDivider+0x18>)
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8006060:	4618      	mov	r0, r3
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	40023800 	.word	0x40023800

08006070 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8006078:	f000 f820 	bl	80060bc <RCC_GetSystemClockFreq>
 800607c:	4602      	mov	r2, r0
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4618      	mov	r0, r3
 8006088:	f000 f840 	bl	800610c <RCC_GetHCLKClockFreq>
 800608c:	4602      	mov	r2, r0
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	4618      	mov	r0, r3
 8006098:	f000 f84e 	bl	8006138 <RCC_GetPCLK1ClockFreq>
 800609c:	4602      	mov	r2, r0
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 f85a 	bl	8006160 <RCC_GetPCLK2ClockFreq>
 80060ac:	4602      	mov	r2, r0
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	60da      	str	r2, [r3, #12]
}
 80060b2:	bf00      	nop
 80060b4:	3708      	adds	r7, #8
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
	...

080060bc <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80060c2:	2300      	movs	r3, #0
 80060c4:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80060c6:	f7ff ff63 	bl	8005f90 <LL_RCC_GetSysClkSource>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b08      	cmp	r3, #8
 80060ce:	d00c      	beq.n	80060ea <RCC_GetSystemClockFreq+0x2e>
 80060d0:	2b08      	cmp	r3, #8
 80060d2:	d80f      	bhi.n	80060f4 <RCC_GetSystemClockFreq+0x38>
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d002      	beq.n	80060de <RCC_GetSystemClockFreq+0x22>
 80060d8:	2b04      	cmp	r3, #4
 80060da:	d003      	beq.n	80060e4 <RCC_GetSystemClockFreq+0x28>
 80060dc:	e00a      	b.n	80060f4 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80060de:	4b09      	ldr	r3, [pc, #36]	; (8006104 <RCC_GetSystemClockFreq+0x48>)
 80060e0:	607b      	str	r3, [r7, #4]
      break;
 80060e2:	e00a      	b.n	80060fa <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80060e4:	4b08      	ldr	r3, [pc, #32]	; (8006108 <RCC_GetSystemClockFreq+0x4c>)
 80060e6:	607b      	str	r3, [r7, #4]
      break;
 80060e8:	e007      	b.n	80060fa <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80060ea:	2008      	movs	r0, #8
 80060ec:	f000 f84c 	bl	8006188 <RCC_PLL_GetFreqDomain_SYS>
 80060f0:	6078      	str	r0, [r7, #4]
      break;
 80060f2:	e002      	b.n	80060fa <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80060f4:	4b03      	ldr	r3, [pc, #12]	; (8006104 <RCC_GetSystemClockFreq+0x48>)
 80060f6:	607b      	str	r3, [r7, #4]
      break;
 80060f8:	bf00      	nop
  }

  return frequency;
 80060fa:	687b      	ldr	r3, [r7, #4]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3708      	adds	r7, #8
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	00f42400 	.word	0x00f42400
 8006108:	007a1200 	.word	0x007a1200

0800610c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006114:	f7ff ff4a 	bl	8005fac <LL_RCC_GetAHBPrescaler>
 8006118:	4603      	mov	r3, r0
 800611a:	091b      	lsrs	r3, r3, #4
 800611c:	f003 030f 	and.w	r3, r3, #15
 8006120:	4a04      	ldr	r2, [pc, #16]	; (8006134 <RCC_GetHCLKClockFreq+0x28>)
 8006122:	5cd3      	ldrb	r3, [r2, r3]
 8006124:	461a      	mov	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	40d3      	lsrs	r3, r2
}
 800612a:	4618      	mov	r0, r3
 800612c:	3708      	adds	r7, #8
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	08009d88 	.word	0x08009d88

08006138 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006140:	f7ff ff42 	bl	8005fc8 <LL_RCC_GetAPB1Prescaler>
 8006144:	4603      	mov	r3, r0
 8006146:	0a9b      	lsrs	r3, r3, #10
 8006148:	4a04      	ldr	r2, [pc, #16]	; (800615c <RCC_GetPCLK1ClockFreq+0x24>)
 800614a:	5cd3      	ldrb	r3, [r2, r3]
 800614c:	461a      	mov	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	40d3      	lsrs	r3, r2
}
 8006152:	4618      	mov	r0, r3
 8006154:	3708      	adds	r7, #8
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	08009d98 	.word	0x08009d98

08006160 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006168:	f7ff ff3c 	bl	8005fe4 <LL_RCC_GetAPB2Prescaler>
 800616c:	4603      	mov	r3, r0
 800616e:	0b5b      	lsrs	r3, r3, #13
 8006170:	4a04      	ldr	r2, [pc, #16]	; (8006184 <RCC_GetPCLK2ClockFreq+0x24>)
 8006172:	5cd3      	ldrb	r3, [r2, r3]
 8006174:	461a      	mov	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	40d3      	lsrs	r3, r2
}
 800617a:	4618      	mov	r0, r3
 800617c:	3708      	adds	r7, #8
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	08009d98 	.word	0x08009d98

08006188 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8006188:	b590      	push	{r4, r7, lr}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8006190:	2300      	movs	r3, #0
 8006192:	617b      	str	r3, [r7, #20]
 8006194:	2300      	movs	r3, #0
 8006196:	60fb      	str	r3, [r7, #12]
 8006198:	2300      	movs	r3, #0
 800619a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800619c:	f7ff ff30 	bl	8006000 <LL_RCC_PLL_GetMainSource>
 80061a0:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d004      	beq.n	80061b2 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061ae:	d003      	beq.n	80061b8 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80061b0:	e005      	b.n	80061be <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80061b2:	4b12      	ldr	r3, [pc, #72]	; (80061fc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80061b4:	617b      	str	r3, [r7, #20]
      break;
 80061b6:	e005      	b.n	80061c4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80061b8:	4b11      	ldr	r3, [pc, #68]	; (8006200 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80061ba:	617b      	str	r3, [r7, #20]
      break;
 80061bc:	e002      	b.n	80061c4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80061be:	4b0f      	ldr	r3, [pc, #60]	; (80061fc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80061c0:	617b      	str	r3, [r7, #20]
      break;
 80061c2:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b08      	cmp	r3, #8
 80061c8:	d113      	bne.n	80061f2 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80061ca:	f7ff ff43 	bl	8006054 <LL_RCC_PLL_GetDivider>
 80061ce:	4602      	mov	r2, r0
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	fbb3 f4f2 	udiv	r4, r3, r2
 80061d6:	f7ff ff21 	bl	800601c <LL_RCC_PLL_GetN>
 80061da:	4603      	mov	r3, r0
 80061dc:	fb03 f404 	mul.w	r4, r3, r4
 80061e0:	f7ff ff2a 	bl	8006038 <LL_RCC_PLL_GetP>
 80061e4:	4603      	mov	r3, r0
 80061e6:	0c1b      	lsrs	r3, r3, #16
 80061e8:	3301      	adds	r3, #1
 80061ea:	005b      	lsls	r3, r3, #1
 80061ec:	fbb4 f3f3 	udiv	r3, r4, r3
 80061f0:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80061f2:	693b      	ldr	r3, [r7, #16]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	371c      	adds	r7, #28
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd90      	pop	{r4, r7, pc}
 80061fc:	00f42400 	.word	0x00f42400
 8006200:	007a1200 	.word	0x007a1200

08006204 <LL_SPI_IsEnabled>:
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006214:	2b40      	cmp	r3, #64	; 0x40
 8006216:	d101      	bne.n	800621c <LL_SPI_IsEnabled+0x18>
 8006218:	2301      	movs	r3, #1
 800621a:	e000      	b.n	800621e <LL_SPI_IsEnabled+0x1a>
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	370c      	adds	r7, #12
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr

0800622a <LL_SPI_SetCRCPolynomial>:
{
 800622a:	b480      	push	{r7}
 800622c:	b083      	sub	sp, #12
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
 8006232:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	b29b      	uxth	r3, r3
 8006238:	461a      	mov	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	611a      	str	r2, [r3, #16]
}
 800623e:	bf00      	nop
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr

0800624a <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800624a:	b580      	push	{r7, lr}
 800624c:	b084      	sub	sp, #16
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
 8006252:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f7ff ffd3 	bl	8006204 <LL_SPI_IsEnabled>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d139      	bne.n	80062d8 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800626c:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	6811      	ldr	r1, [r2, #0]
 8006274:	683a      	ldr	r2, [r7, #0]
 8006276:	6852      	ldr	r2, [r2, #4]
 8006278:	4311      	orrs	r1, r2
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	6892      	ldr	r2, [r2, #8]
 800627e:	4311      	orrs	r1, r2
 8006280:	683a      	ldr	r2, [r7, #0]
 8006282:	68d2      	ldr	r2, [r2, #12]
 8006284:	4311      	orrs	r1, r2
 8006286:	683a      	ldr	r2, [r7, #0]
 8006288:	6912      	ldr	r2, [r2, #16]
 800628a:	4311      	orrs	r1, r2
 800628c:	683a      	ldr	r2, [r7, #0]
 800628e:	6952      	ldr	r2, [r2, #20]
 8006290:	4311      	orrs	r1, r2
 8006292:	683a      	ldr	r2, [r7, #0]
 8006294:	6992      	ldr	r2, [r2, #24]
 8006296:	4311      	orrs	r1, r2
 8006298:	683a      	ldr	r2, [r7, #0]
 800629a:	69d2      	ldr	r2, [r2, #28]
 800629c:	4311      	orrs	r1, r2
 800629e:	683a      	ldr	r2, [r7, #0]
 80062a0:	6a12      	ldr	r2, [r2, #32]
 80062a2:	430a      	orrs	r2, r1
 80062a4:	431a      	orrs	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	f023 0204 	bic.w	r2, r3, #4
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	0c1b      	lsrs	r3, r3, #16
 80062b8:	431a      	orrs	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	6a1b      	ldr	r3, [r3, #32]
 80062c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062c6:	d105      	bne.n	80062d4 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062cc:	4619      	mov	r1, r3
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f7ff ffab 	bl	800622a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80062d4:	2300      	movs	r3, #0
 80062d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	69db      	ldr	r3, [r3, #28]
 80062dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	61da      	str	r2, [r3, #28]
  return status;
 80062e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}

080062ee <LL_TIM_SetPrescaler>:
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
 80062f6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80062fe:	bf00      	nop
 8006300:	370c      	adds	r7, #12
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <LL_TIM_SetAutoReload>:
{
 800630a:	b480      	push	{r7}
 800630c:	b083      	sub	sp, #12
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
 8006312:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	683a      	ldr	r2, [r7, #0]
 8006318:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800631a:	bf00      	nop
 800631c:	370c      	adds	r7, #12
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr

08006326 <LL_TIM_SetRepetitionCounter>:
{
 8006326:	b480      	push	{r7}
 8006328:	b083      	sub	sp, #12
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
 800632e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	683a      	ldr	r2, [r7, #0]
 8006334:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006336:	bf00      	nop
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr

08006342 <LL_TIM_OC_SetCompareCH1>:
{
 8006342:	b480      	push	{r7}
 8006344:	b083      	sub	sp, #12
 8006346:	af00      	add	r7, sp, #0
 8006348:	6078      	str	r0, [r7, #4]
 800634a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	683a      	ldr	r2, [r7, #0]
 8006350:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006352:	bf00      	nop
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <LL_TIM_OC_SetCompareCH2>:
{
 800635e:	b480      	push	{r7}
 8006360:	b083      	sub	sp, #12
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
 8006366:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800636e:	bf00      	nop
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr

0800637a <LL_TIM_OC_SetCompareCH3>:
{
 800637a:	b480      	push	{r7}
 800637c:	b083      	sub	sp, #12
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
 8006382:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800638a:	bf00      	nop
 800638c:	370c      	adds	r7, #12
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <LL_TIM_OC_SetCompareCH4>:
{
 8006396:	b480      	push	{r7}
 8006398:	b083      	sub	sp, #12
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
 800639e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80063a6:	bf00      	nop
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80063b2:	b480      	push	{r7}
 80063b4:	b083      	sub	sp, #12
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	f043 0201 	orr.w	r2, r3, #1
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	615a      	str	r2, [r3, #20]
}
 80063c6:	bf00      	nop
 80063c8:	370c      	adds	r7, #12
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
	...

080063d4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a3d      	ldr	r2, [pc, #244]	; (80064dc <LL_TIM_Init+0x108>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d013      	beq.n	8006414 <LL_TIM_Init+0x40>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063f2:	d00f      	beq.n	8006414 <LL_TIM_Init+0x40>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a3a      	ldr	r2, [pc, #232]	; (80064e0 <LL_TIM_Init+0x10c>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d00b      	beq.n	8006414 <LL_TIM_Init+0x40>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a39      	ldr	r2, [pc, #228]	; (80064e4 <LL_TIM_Init+0x110>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d007      	beq.n	8006414 <LL_TIM_Init+0x40>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a38      	ldr	r2, [pc, #224]	; (80064e8 <LL_TIM_Init+0x114>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d003      	beq.n	8006414 <LL_TIM_Init+0x40>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a37      	ldr	r2, [pc, #220]	; (80064ec <LL_TIM_Init+0x118>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d106      	bne.n	8006422 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	4313      	orrs	r3, r2
 8006420:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	4a2d      	ldr	r2, [pc, #180]	; (80064dc <LL_TIM_Init+0x108>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d02b      	beq.n	8006482 <LL_TIM_Init+0xae>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006430:	d027      	beq.n	8006482 <LL_TIM_Init+0xae>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	4a2a      	ldr	r2, [pc, #168]	; (80064e0 <LL_TIM_Init+0x10c>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d023      	beq.n	8006482 <LL_TIM_Init+0xae>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	4a29      	ldr	r2, [pc, #164]	; (80064e4 <LL_TIM_Init+0x110>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d01f      	beq.n	8006482 <LL_TIM_Init+0xae>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a28      	ldr	r2, [pc, #160]	; (80064e8 <LL_TIM_Init+0x114>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d01b      	beq.n	8006482 <LL_TIM_Init+0xae>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a27      	ldr	r2, [pc, #156]	; (80064ec <LL_TIM_Init+0x118>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d017      	beq.n	8006482 <LL_TIM_Init+0xae>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a26      	ldr	r2, [pc, #152]	; (80064f0 <LL_TIM_Init+0x11c>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d013      	beq.n	8006482 <LL_TIM_Init+0xae>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a25      	ldr	r2, [pc, #148]	; (80064f4 <LL_TIM_Init+0x120>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d00f      	beq.n	8006482 <LL_TIM_Init+0xae>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a24      	ldr	r2, [pc, #144]	; (80064f8 <LL_TIM_Init+0x124>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d00b      	beq.n	8006482 <LL_TIM_Init+0xae>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a23      	ldr	r2, [pc, #140]	; (80064fc <LL_TIM_Init+0x128>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d007      	beq.n	8006482 <LL_TIM_Init+0xae>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a22      	ldr	r2, [pc, #136]	; (8006500 <LL_TIM_Init+0x12c>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d003      	beq.n	8006482 <LL_TIM_Init+0xae>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a21      	ldr	r2, [pc, #132]	; (8006504 <LL_TIM_Init+0x130>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d106      	bne.n	8006490 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	4313      	orrs	r3, r2
 800648e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	4619      	mov	r1, r3
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f7ff ff34 	bl	800630a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	881b      	ldrh	r3, [r3, #0]
 80064a6:	4619      	mov	r1, r3
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f7ff ff20 	bl	80062ee <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a0a      	ldr	r2, [pc, #40]	; (80064dc <LL_TIM_Init+0x108>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d003      	beq.n	80064be <LL_TIM_Init+0xea>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a0c      	ldr	r2, [pc, #48]	; (80064ec <LL_TIM_Init+0x118>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d105      	bne.n	80064ca <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	4619      	mov	r1, r3
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f7ff ff2e 	bl	8006326 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f7ff ff71 	bl	80063b2 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3710      	adds	r7, #16
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	40010000 	.word	0x40010000
 80064e0:	40000400 	.word	0x40000400
 80064e4:	40000800 	.word	0x40000800
 80064e8:	40000c00 	.word	0x40000c00
 80064ec:	40010400 	.word	0x40010400
 80064f0:	40014000 	.word	0x40014000
 80064f4:	40014400 	.word	0x40014400
 80064f8:	40014800 	.word	0x40014800
 80064fc:	40001800 	.word	0x40001800
 8006500:	40001c00 	.word	0x40001c00
 8006504:	40002000 	.word	0x40002000

08006508 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800651e:	d027      	beq.n	8006570 <LL_TIM_OC_Init+0x68>
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006526:	d82a      	bhi.n	800657e <LL_TIM_OC_Init+0x76>
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800652e:	d018      	beq.n	8006562 <LL_TIM_OC_Init+0x5a>
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006536:	d822      	bhi.n	800657e <LL_TIM_OC_Init+0x76>
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	2b01      	cmp	r3, #1
 800653c:	d003      	beq.n	8006546 <LL_TIM_OC_Init+0x3e>
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	2b10      	cmp	r3, #16
 8006542:	d007      	beq.n	8006554 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8006544:	e01b      	b.n	800657e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8006546:	6879      	ldr	r1, [r7, #4]
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 f81f 	bl	800658c <OC1Config>
 800654e:	4603      	mov	r3, r0
 8006550:	75fb      	strb	r3, [r7, #23]
      break;
 8006552:	e015      	b.n	8006580 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8006554:	6879      	ldr	r1, [r7, #4]
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f000 f884 	bl	8006664 <OC2Config>
 800655c:	4603      	mov	r3, r0
 800655e:	75fb      	strb	r3, [r7, #23]
      break;
 8006560:	e00e      	b.n	8006580 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8006562:	6879      	ldr	r1, [r7, #4]
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f000 f8ed 	bl	8006744 <OC3Config>
 800656a:	4603      	mov	r3, r0
 800656c:	75fb      	strb	r3, [r7, #23]
      break;
 800656e:	e007      	b.n	8006580 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8006570:	6879      	ldr	r1, [r7, #4]
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f000 f956 	bl	8006824 <OC4Config>
 8006578:	4603      	mov	r3, r0
 800657a:	75fb      	strb	r3, [r7, #23]
      break;
 800657c:	e000      	b.n	8006580 <LL_TIM_OC_Init+0x78>
      break;
 800657e:	bf00      	nop
  }

  return result;
 8006580:	7dfb      	ldrb	r3, [r7, #23]
}
 8006582:	4618      	mov	r0, r3
 8006584:	3718      	adds	r7, #24
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
	...

0800658c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b086      	sub	sp, #24
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	f023 0201 	bic.w	r2, r3, #1
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f023 0303 	bic.w	r3, r3, #3
 80065ba:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	f023 0202 	bic.w	r2, r3, #2
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	4313      	orrs	r3, r2
 80065d6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f023 0201 	bic.w	r2, r3, #1
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a1c      	ldr	r2, [pc, #112]	; (800665c <OC1Config+0xd0>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d003      	beq.n	80065f6 <OC1Config+0x6a>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a1b      	ldr	r2, [pc, #108]	; (8006660 <OC1Config+0xd4>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d11e      	bne.n	8006634 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f023 0208 	bic.w	r2, r3, #8
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	695b      	ldr	r3, [r3, #20]
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	4313      	orrs	r3, r2
 8006604:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f023 0204 	bic.w	r2, r3, #4
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	009b      	lsls	r3, r3, #2
 8006612:	4313      	orrs	r3, r2
 8006614:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	4313      	orrs	r3, r2
 8006622:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	005b      	lsls	r3, r3, #1
 8006630:	4313      	orrs	r3, r2
 8006632:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	68fa      	ldr	r2, [r7, #12]
 800663e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	4619      	mov	r1, r3
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f7ff fe7b 	bl	8006342 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	697a      	ldr	r2, [r7, #20]
 8006650:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006652:	2300      	movs	r3, #0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3718      	adds	r7, #24
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	40010000 	.word	0x40010000
 8006660:	40010400 	.word	0x40010400

08006664 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b086      	sub	sp, #24
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a1b      	ldr	r3, [r3, #32]
 8006672:	f023 0210 	bic.w	r2, r3, #16
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006692:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	021b      	lsls	r3, r3, #8
 80066a0:	4313      	orrs	r3, r2
 80066a2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	f023 0220 	bic.w	r2, r3, #32
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	011b      	lsls	r3, r3, #4
 80066b0:	4313      	orrs	r3, r2
 80066b2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	f023 0210 	bic.w	r2, r3, #16
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	011b      	lsls	r3, r3, #4
 80066c0:	4313      	orrs	r3, r2
 80066c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a1d      	ldr	r2, [pc, #116]	; (800673c <OC2Config+0xd8>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d003      	beq.n	80066d4 <OC2Config+0x70>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	4a1c      	ldr	r2, [pc, #112]	; (8006740 <OC2Config+0xdc>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d11f      	bne.n	8006714 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	019b      	lsls	r3, r3, #6
 80066e0:	4313      	orrs	r3, r2
 80066e2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	019b      	lsls	r3, r3, #6
 80066f0:	4313      	orrs	r3, r2
 80066f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	4313      	orrs	r3, r2
 8006702:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	00db      	lsls	r3, r3, #3
 8006710:	4313      	orrs	r3, r2
 8006712:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	693a      	ldr	r2, [r7, #16]
 8006718:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	4619      	mov	r1, r3
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f7ff fe19 	bl	800635e <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3718      	adds	r7, #24
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	40010000 	.word	0x40010000
 8006740:	40010400 	.word	0x40010400

08006744 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b086      	sub	sp, #24
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0303 	bic.w	r3, r3, #3
 8006772:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4313      	orrs	r3, r2
 8006780:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	021b      	lsls	r3, r3, #8
 800678e:	4313      	orrs	r3, r2
 8006790:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	021b      	lsls	r3, r3, #8
 800679e:	4313      	orrs	r3, r2
 80067a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a1d      	ldr	r2, [pc, #116]	; (800681c <OC3Config+0xd8>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d003      	beq.n	80067b2 <OC3Config+0x6e>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a1c      	ldr	r2, [pc, #112]	; (8006820 <OC3Config+0xdc>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d11f      	bne.n	80067f2 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	695b      	ldr	r3, [r3, #20]
 80067bc:	029b      	lsls	r3, r3, #10
 80067be:	4313      	orrs	r3, r2
 80067c0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	029b      	lsls	r3, r3, #10
 80067ce:	4313      	orrs	r3, r2
 80067d0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	011b      	lsls	r3, r3, #4
 80067de:	4313      	orrs	r3, r2
 80067e0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	69db      	ldr	r3, [r3, #28]
 80067ec:	015b      	lsls	r3, r3, #5
 80067ee:	4313      	orrs	r3, r2
 80067f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	693a      	ldr	r2, [r7, #16]
 80067f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	4619      	mov	r1, r3
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f7ff fdb8 	bl	800637a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	697a      	ldr	r2, [r7, #20]
 800680e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3718      	adds	r7, #24
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	40010000 	.word	0x40010000
 8006820:	40010400 	.word	0x40010400

08006824 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006852:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	021b      	lsls	r3, r3, #8
 8006860:	4313      	orrs	r3, r2
 8006862:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	691b      	ldr	r3, [r3, #16]
 800686e:	031b      	lsls	r3, r3, #12
 8006870:	4313      	orrs	r3, r2
 8006872:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	031b      	lsls	r3, r3, #12
 8006880:	4313      	orrs	r3, r2
 8006882:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a11      	ldr	r2, [pc, #68]	; (80068cc <OC4Config+0xa8>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d003      	beq.n	8006894 <OC4Config+0x70>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a10      	ldr	r2, [pc, #64]	; (80068d0 <OC4Config+0xac>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d107      	bne.n	80068a4 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	699b      	ldr	r3, [r3, #24]
 800689e:	019b      	lsls	r3, r3, #6
 80068a0:	4313      	orrs	r3, r2
 80068a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	68fa      	ldr	r2, [r7, #12]
 80068ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	4619      	mov	r1, r3
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f7ff fd6d 	bl	8006396 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3718      	adds	r7, #24
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	40010000 	.word	0x40010000
 80068d0:	40010400 	.word	0x40010400

080068d4 <LL_USART_IsEnabled>:
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80068e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068e8:	bf0c      	ite	eq
 80068ea:	2301      	moveq	r3, #1
 80068ec:	2300      	movne	r3, #0
 80068ee:	b2db      	uxtb	r3, r3
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	370c      	adds	r7, #12
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <LL_USART_SetStopBitsLength>:
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	431a      	orrs	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	611a      	str	r2, [r3, #16]
}
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <LL_USART_SetHWFlowCtrl>:
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
 800692a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	695b      	ldr	r3, [r3, #20]
 8006930:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	431a      	orrs	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	615a      	str	r2, [r3, #20]
}
 800693c:	bf00      	nop
 800693e:	370c      	adds	r7, #12
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <LL_USART_SetBaudRate>:
{
 8006948:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800694c:	b0c0      	sub	sp, #256	; 0x100
 800694e:	af00      	add	r7, sp, #0
 8006950:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006954:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8006958:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800695c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006964:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006968:	f040 810c 	bne.w	8006b84 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800696c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006970:	2200      	movs	r2, #0
 8006972:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006976:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800697a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800697e:	4622      	mov	r2, r4
 8006980:	462b      	mov	r3, r5
 8006982:	1891      	adds	r1, r2, r2
 8006984:	6639      	str	r1, [r7, #96]	; 0x60
 8006986:	415b      	adcs	r3, r3
 8006988:	667b      	str	r3, [r7, #100]	; 0x64
 800698a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800698e:	4621      	mov	r1, r4
 8006990:	eb12 0801 	adds.w	r8, r2, r1
 8006994:	4629      	mov	r1, r5
 8006996:	eb43 0901 	adc.w	r9, r3, r1
 800699a:	f04f 0200 	mov.w	r2, #0
 800699e:	f04f 0300 	mov.w	r3, #0
 80069a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069ae:	4690      	mov	r8, r2
 80069b0:	4699      	mov	r9, r3
 80069b2:	4623      	mov	r3, r4
 80069b4:	eb18 0303 	adds.w	r3, r8, r3
 80069b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80069bc:	462b      	mov	r3, r5
 80069be:	eb49 0303 	adc.w	r3, r9, r3
 80069c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80069c6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80069ca:	2200      	movs	r2, #0
 80069cc:	469a      	mov	sl, r3
 80069ce:	4693      	mov	fp, r2
 80069d0:	eb1a 030a 	adds.w	r3, sl, sl
 80069d4:	65bb      	str	r3, [r7, #88]	; 0x58
 80069d6:	eb4b 030b 	adc.w	r3, fp, fp
 80069da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80069e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80069e4:	f7fa f8e0 	bl	8000ba8 <__aeabi_uldivmod>
 80069e8:	4602      	mov	r2, r0
 80069ea:	460b      	mov	r3, r1
 80069ec:	4b64      	ldr	r3, [pc, #400]	; (8006b80 <LL_USART_SetBaudRate+0x238>)
 80069ee:	fba3 2302 	umull	r2, r3, r3, r2
 80069f2:	095b      	lsrs	r3, r3, #5
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	011b      	lsls	r3, r3, #4
 80069f8:	b29c      	uxth	r4, r3
 80069fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80069fe:	2200      	movs	r2, #0
 8006a00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a04:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a08:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8006a0c:	4642      	mov	r2, r8
 8006a0e:	464b      	mov	r3, r9
 8006a10:	1891      	adds	r1, r2, r2
 8006a12:	6539      	str	r1, [r7, #80]	; 0x50
 8006a14:	415b      	adcs	r3, r3
 8006a16:	657b      	str	r3, [r7, #84]	; 0x54
 8006a18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006a1c:	4641      	mov	r1, r8
 8006a1e:	1851      	adds	r1, r2, r1
 8006a20:	64b9      	str	r1, [r7, #72]	; 0x48
 8006a22:	4649      	mov	r1, r9
 8006a24:	414b      	adcs	r3, r1
 8006a26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a28:	f04f 0200 	mov.w	r2, #0
 8006a2c:	f04f 0300 	mov.w	r3, #0
 8006a30:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8006a34:	4659      	mov	r1, fp
 8006a36:	00cb      	lsls	r3, r1, #3
 8006a38:	4651      	mov	r1, sl
 8006a3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a3e:	4651      	mov	r1, sl
 8006a40:	00ca      	lsls	r2, r1, #3
 8006a42:	4610      	mov	r0, r2
 8006a44:	4619      	mov	r1, r3
 8006a46:	4603      	mov	r3, r0
 8006a48:	4642      	mov	r2, r8
 8006a4a:	189b      	adds	r3, r3, r2
 8006a4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a50:	464b      	mov	r3, r9
 8006a52:	460a      	mov	r2, r1
 8006a54:	eb42 0303 	adc.w	r3, r2, r3
 8006a58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006a5c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006a60:	2200      	movs	r2, #0
 8006a62:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a66:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8006a6a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8006a6e:	460b      	mov	r3, r1
 8006a70:	18db      	adds	r3, r3, r3
 8006a72:	643b      	str	r3, [r7, #64]	; 0x40
 8006a74:	4613      	mov	r3, r2
 8006a76:	eb42 0303 	adc.w	r3, r2, r3
 8006a7a:	647b      	str	r3, [r7, #68]	; 0x44
 8006a7c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006a80:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8006a84:	f7fa f890 	bl	8000ba8 <__aeabi_uldivmod>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	4611      	mov	r1, r2
 8006a8e:	4b3c      	ldr	r3, [pc, #240]	; (8006b80 <LL_USART_SetBaudRate+0x238>)
 8006a90:	fba3 2301 	umull	r2, r3, r3, r1
 8006a94:	095b      	lsrs	r3, r3, #5
 8006a96:	2264      	movs	r2, #100	; 0x64
 8006a98:	fb02 f303 	mul.w	r3, r2, r3
 8006a9c:	1acb      	subs	r3, r1, r3
 8006a9e:	00db      	lsls	r3, r3, #3
 8006aa0:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006aa4:	4b36      	ldr	r3, [pc, #216]	; (8006b80 <LL_USART_SetBaudRate+0x238>)
 8006aa6:	fba3 2302 	umull	r2, r3, r3, r2
 8006aaa:	095b      	lsrs	r3, r3, #5
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	005b      	lsls	r3, r3, #1
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	4423      	add	r3, r4
 8006aba:	b29c      	uxth	r4, r3
 8006abc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ac6:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006aca:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8006ace:	4642      	mov	r2, r8
 8006ad0:	464b      	mov	r3, r9
 8006ad2:	1891      	adds	r1, r2, r2
 8006ad4:	63b9      	str	r1, [r7, #56]	; 0x38
 8006ad6:	415b      	adcs	r3, r3
 8006ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ada:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ade:	4641      	mov	r1, r8
 8006ae0:	1851      	adds	r1, r2, r1
 8006ae2:	6339      	str	r1, [r7, #48]	; 0x30
 8006ae4:	4649      	mov	r1, r9
 8006ae6:	414b      	adcs	r3, r1
 8006ae8:	637b      	str	r3, [r7, #52]	; 0x34
 8006aea:	f04f 0200 	mov.w	r2, #0
 8006aee:	f04f 0300 	mov.w	r3, #0
 8006af2:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006af6:	4659      	mov	r1, fp
 8006af8:	00cb      	lsls	r3, r1, #3
 8006afa:	4651      	mov	r1, sl
 8006afc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b00:	4651      	mov	r1, sl
 8006b02:	00ca      	lsls	r2, r1, #3
 8006b04:	4610      	mov	r0, r2
 8006b06:	4619      	mov	r1, r3
 8006b08:	4603      	mov	r3, r0
 8006b0a:	4642      	mov	r2, r8
 8006b0c:	189b      	adds	r3, r3, r2
 8006b0e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b12:	464b      	mov	r3, r9
 8006b14:	460a      	mov	r2, r1
 8006b16:	eb42 0303 	adc.w	r3, r2, r3
 8006b1a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006b1e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006b22:	2200      	movs	r2, #0
 8006b24:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b28:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8006b2c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8006b30:	460b      	mov	r3, r1
 8006b32:	18db      	adds	r3, r3, r3
 8006b34:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b36:	4613      	mov	r3, r2
 8006b38:	eb42 0303 	adc.w	r3, r2, r3
 8006b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b42:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8006b46:	f7fa f82f 	bl	8000ba8 <__aeabi_uldivmod>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	4b0c      	ldr	r3, [pc, #48]	; (8006b80 <LL_USART_SetBaudRate+0x238>)
 8006b50:	fba3 1302 	umull	r1, r3, r3, r2
 8006b54:	095b      	lsrs	r3, r3, #5
 8006b56:	2164      	movs	r1, #100	; 0x64
 8006b58:	fb01 f303 	mul.w	r3, r1, r3
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	00db      	lsls	r3, r3, #3
 8006b60:	3332      	adds	r3, #50	; 0x32
 8006b62:	4a07      	ldr	r2, [pc, #28]	; (8006b80 <LL_USART_SetBaudRate+0x238>)
 8006b64:	fba2 2303 	umull	r2, r3, r2, r3
 8006b68:	095b      	lsrs	r3, r3, #5
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	f003 0307 	and.w	r3, r3, #7
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	4423      	add	r3, r4
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	461a      	mov	r2, r3
 8006b78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b7c:	609a      	str	r2, [r3, #8]
}
 8006b7e:	e107      	b.n	8006d90 <LL_USART_SetBaudRate+0x448>
 8006b80:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006b84:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006b8e:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006b92:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8006b96:	4642      	mov	r2, r8
 8006b98:	464b      	mov	r3, r9
 8006b9a:	1891      	adds	r1, r2, r2
 8006b9c:	6239      	str	r1, [r7, #32]
 8006b9e:	415b      	adcs	r3, r3
 8006ba0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ba2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ba6:	4641      	mov	r1, r8
 8006ba8:	1854      	adds	r4, r2, r1
 8006baa:	4649      	mov	r1, r9
 8006bac:	eb43 0501 	adc.w	r5, r3, r1
 8006bb0:	f04f 0200 	mov.w	r2, #0
 8006bb4:	f04f 0300 	mov.w	r3, #0
 8006bb8:	00eb      	lsls	r3, r5, #3
 8006bba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006bbe:	00e2      	lsls	r2, r4, #3
 8006bc0:	4614      	mov	r4, r2
 8006bc2:	461d      	mov	r5, r3
 8006bc4:	4643      	mov	r3, r8
 8006bc6:	18e3      	adds	r3, r4, r3
 8006bc8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006bcc:	464b      	mov	r3, r9
 8006bce:	eb45 0303 	adc.w	r3, r5, r3
 8006bd2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006bd6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006be0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006be4:	f04f 0200 	mov.w	r2, #0
 8006be8:	f04f 0300 	mov.w	r3, #0
 8006bec:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	008b      	lsls	r3, r1, #2
 8006bf4:	4621      	mov	r1, r4
 8006bf6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	008a      	lsls	r2, r1, #2
 8006bfe:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8006c02:	f7f9 ffd1 	bl	8000ba8 <__aeabi_uldivmod>
 8006c06:	4602      	mov	r2, r0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	4b64      	ldr	r3, [pc, #400]	; (8006d9c <LL_USART_SetBaudRate+0x454>)
 8006c0c:	fba3 2302 	umull	r2, r3, r3, r2
 8006c10:	095b      	lsrs	r3, r3, #5
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	011b      	lsls	r3, r3, #4
 8006c16:	b29c      	uxth	r4, r3
 8006c18:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c22:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c26:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8006c2a:	4642      	mov	r2, r8
 8006c2c:	464b      	mov	r3, r9
 8006c2e:	1891      	adds	r1, r2, r2
 8006c30:	61b9      	str	r1, [r7, #24]
 8006c32:	415b      	adcs	r3, r3
 8006c34:	61fb      	str	r3, [r7, #28]
 8006c36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c3a:	4641      	mov	r1, r8
 8006c3c:	1851      	adds	r1, r2, r1
 8006c3e:	6139      	str	r1, [r7, #16]
 8006c40:	4649      	mov	r1, r9
 8006c42:	414b      	adcs	r3, r1
 8006c44:	617b      	str	r3, [r7, #20]
 8006c46:	f04f 0200 	mov.w	r2, #0
 8006c4a:	f04f 0300 	mov.w	r3, #0
 8006c4e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c52:	4659      	mov	r1, fp
 8006c54:	00cb      	lsls	r3, r1, #3
 8006c56:	4651      	mov	r1, sl
 8006c58:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c5c:	4651      	mov	r1, sl
 8006c5e:	00ca      	lsls	r2, r1, #3
 8006c60:	4610      	mov	r0, r2
 8006c62:	4619      	mov	r1, r3
 8006c64:	4603      	mov	r3, r0
 8006c66:	4642      	mov	r2, r8
 8006c68:	189b      	adds	r3, r3, r2
 8006c6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c6e:	464b      	mov	r3, r9
 8006c70:	460a      	mov	r2, r1
 8006c72:	eb42 0303 	adc.w	r3, r2, r3
 8006c76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006c7a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006c84:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006c88:	f04f 0200 	mov.w	r2, #0
 8006c8c:	f04f 0300 	mov.w	r3, #0
 8006c90:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8006c94:	4649      	mov	r1, r9
 8006c96:	008b      	lsls	r3, r1, #2
 8006c98:	4641      	mov	r1, r8
 8006c9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c9e:	4641      	mov	r1, r8
 8006ca0:	008a      	lsls	r2, r1, #2
 8006ca2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8006ca6:	f7f9 ff7f 	bl	8000ba8 <__aeabi_uldivmod>
 8006caa:	4602      	mov	r2, r0
 8006cac:	460b      	mov	r3, r1
 8006cae:	4b3b      	ldr	r3, [pc, #236]	; (8006d9c <LL_USART_SetBaudRate+0x454>)
 8006cb0:	fba3 1302 	umull	r1, r3, r3, r2
 8006cb4:	095b      	lsrs	r3, r3, #5
 8006cb6:	2164      	movs	r1, #100	; 0x64
 8006cb8:	fb01 f303 	mul.w	r3, r1, r3
 8006cbc:	1ad3      	subs	r3, r2, r3
 8006cbe:	011b      	lsls	r3, r3, #4
 8006cc0:	3332      	adds	r3, #50	; 0x32
 8006cc2:	4a36      	ldr	r2, [pc, #216]	; (8006d9c <LL_USART_SetBaudRate+0x454>)
 8006cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc8:	095b      	lsrs	r3, r3, #5
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	4423      	add	r3, r4
 8006cd4:	b29c      	uxth	r4, r3
 8006cd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006cda:	2200      	movs	r2, #0
 8006cdc:	67bb      	str	r3, [r7, #120]	; 0x78
 8006cde:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006ce0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006ce4:	4642      	mov	r2, r8
 8006ce6:	464b      	mov	r3, r9
 8006ce8:	1891      	adds	r1, r2, r2
 8006cea:	60b9      	str	r1, [r7, #8]
 8006cec:	415b      	adcs	r3, r3
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006cf4:	4641      	mov	r1, r8
 8006cf6:	1851      	adds	r1, r2, r1
 8006cf8:	6039      	str	r1, [r7, #0]
 8006cfa:	4649      	mov	r1, r9
 8006cfc:	414b      	adcs	r3, r1
 8006cfe:	607b      	str	r3, [r7, #4]
 8006d00:	f04f 0200 	mov.w	r2, #0
 8006d04:	f04f 0300 	mov.w	r3, #0
 8006d08:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d0c:	4659      	mov	r1, fp
 8006d0e:	00cb      	lsls	r3, r1, #3
 8006d10:	4651      	mov	r1, sl
 8006d12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d16:	4651      	mov	r1, sl
 8006d18:	00ca      	lsls	r2, r1, #3
 8006d1a:	4610      	mov	r0, r2
 8006d1c:	4619      	mov	r1, r3
 8006d1e:	4603      	mov	r3, r0
 8006d20:	4642      	mov	r2, r8
 8006d22:	189b      	adds	r3, r3, r2
 8006d24:	673b      	str	r3, [r7, #112]	; 0x70
 8006d26:	464b      	mov	r3, r9
 8006d28:	460a      	mov	r2, r1
 8006d2a:	eb42 0303 	adc.w	r3, r2, r3
 8006d2e:	677b      	str	r3, [r7, #116]	; 0x74
 8006d30:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006d34:	2200      	movs	r2, #0
 8006d36:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d38:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d3a:	f04f 0200 	mov.w	r2, #0
 8006d3e:	f04f 0300 	mov.w	r3, #0
 8006d42:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8006d46:	4649      	mov	r1, r9
 8006d48:	008b      	lsls	r3, r1, #2
 8006d4a:	4641      	mov	r1, r8
 8006d4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d50:	4641      	mov	r1, r8
 8006d52:	008a      	lsls	r2, r1, #2
 8006d54:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8006d58:	f7f9 ff26 	bl	8000ba8 <__aeabi_uldivmod>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4b0e      	ldr	r3, [pc, #56]	; (8006d9c <LL_USART_SetBaudRate+0x454>)
 8006d62:	fba3 1302 	umull	r1, r3, r3, r2
 8006d66:	095b      	lsrs	r3, r3, #5
 8006d68:	2164      	movs	r1, #100	; 0x64
 8006d6a:	fb01 f303 	mul.w	r3, r1, r3
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	011b      	lsls	r3, r3, #4
 8006d72:	3332      	adds	r3, #50	; 0x32
 8006d74:	4a09      	ldr	r2, [pc, #36]	; (8006d9c <LL_USART_SetBaudRate+0x454>)
 8006d76:	fba2 2303 	umull	r2, r3, r2, r3
 8006d7a:	095b      	lsrs	r3, r3, #5
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	f003 030f 	and.w	r3, r3, #15
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	4423      	add	r3, r4
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	461a      	mov	r2, r3
 8006d8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d8e:	609a      	str	r2, [r3, #8]
}
 8006d90:	bf00      	nop
 8006d92:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006d96:	46bd      	mov	sp, r7
 8006d98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d9c:	51eb851f 	.word	0x51eb851f

08006da0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b088      	sub	sp, #32
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8006dae:	2300      	movs	r3, #0
 8006db0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f7ff fd8e 	bl	80068d4 <LL_USART_IsEnabled>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d15e      	bne.n	8006e7c <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006dc6:	f023 030c 	bic.w	r3, r3, #12
 8006dca:	683a      	ldr	r2, [r7, #0]
 8006dcc:	6851      	ldr	r1, [r2, #4]
 8006dce:	683a      	ldr	r2, [r7, #0]
 8006dd0:	68d2      	ldr	r2, [r2, #12]
 8006dd2:	4311      	orrs	r1, r2
 8006dd4:	683a      	ldr	r2, [r7, #0]
 8006dd6:	6912      	ldr	r2, [r2, #16]
 8006dd8:	4311      	orrs	r1, r2
 8006dda:	683a      	ldr	r2, [r7, #0]
 8006ddc:	6992      	ldr	r2, [r2, #24]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	431a      	orrs	r2, r3
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	4619      	mov	r1, r3
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f7ff fd85 	bl	80068fc <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	4619      	mov	r1, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f7ff fd92 	bl	8006922 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8006dfe:	f107 0308 	add.w	r3, r7, #8
 8006e02:	4618      	mov	r0, r3
 8006e04:	f7ff f934 	bl	8006070 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4a1f      	ldr	r2, [pc, #124]	; (8006e88 <LL_USART_Init+0xe8>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d102      	bne.n	8006e16 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	61bb      	str	r3, [r7, #24]
 8006e14:	e021      	b.n	8006e5a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a1c      	ldr	r2, [pc, #112]	; (8006e8c <LL_USART_Init+0xec>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d102      	bne.n	8006e24 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	61bb      	str	r3, [r7, #24]
 8006e22:	e01a      	b.n	8006e5a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a1a      	ldr	r2, [pc, #104]	; (8006e90 <LL_USART_Init+0xf0>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d102      	bne.n	8006e32 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	61bb      	str	r3, [r7, #24]
 8006e30:	e013      	b.n	8006e5a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4a17      	ldr	r2, [pc, #92]	; (8006e94 <LL_USART_Init+0xf4>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d102      	bne.n	8006e40 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	61bb      	str	r3, [r7, #24]
 8006e3e:	e00c      	b.n	8006e5a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a15      	ldr	r2, [pc, #84]	; (8006e98 <LL_USART_Init+0xf8>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d102      	bne.n	8006e4e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	61bb      	str	r3, [r7, #24]
 8006e4c:	e005      	b.n	8006e5a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a12      	ldr	r2, [pc, #72]	; (8006e9c <LL_USART_Init+0xfc>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d101      	bne.n	8006e5a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00d      	beq.n	8006e7c <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d009      	beq.n	8006e7c <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	699a      	ldr	r2, [r3, #24]
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	69b9      	ldr	r1, [r7, #24]
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f7ff fd66 	bl	8006948 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8006e7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3720      	adds	r7, #32
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	40011000 	.word	0x40011000
 8006e8c:	40004400 	.word	0x40004400
 8006e90:	40004800 	.word	0x40004800
 8006e94:	40011400 	.word	0x40011400
 8006e98:	40004c00 	.word	0x40004c00
 8006e9c:	40005000 	.word	0x40005000

08006ea0 <__errno>:
 8006ea0:	4b01      	ldr	r3, [pc, #4]	; (8006ea8 <__errno+0x8>)
 8006ea2:	6818      	ldr	r0, [r3, #0]
 8006ea4:	4770      	bx	lr
 8006ea6:	bf00      	nop
 8006ea8:	2000000c 	.word	0x2000000c

08006eac <__libc_init_array>:
 8006eac:	b570      	push	{r4, r5, r6, lr}
 8006eae:	4d0d      	ldr	r5, [pc, #52]	; (8006ee4 <__libc_init_array+0x38>)
 8006eb0:	4c0d      	ldr	r4, [pc, #52]	; (8006ee8 <__libc_init_array+0x3c>)
 8006eb2:	1b64      	subs	r4, r4, r5
 8006eb4:	10a4      	asrs	r4, r4, #2
 8006eb6:	2600      	movs	r6, #0
 8006eb8:	42a6      	cmp	r6, r4
 8006eba:	d109      	bne.n	8006ed0 <__libc_init_array+0x24>
 8006ebc:	4d0b      	ldr	r5, [pc, #44]	; (8006eec <__libc_init_array+0x40>)
 8006ebe:	4c0c      	ldr	r4, [pc, #48]	; (8006ef0 <__libc_init_array+0x44>)
 8006ec0:	f002 fdc4 	bl	8009a4c <_init>
 8006ec4:	1b64      	subs	r4, r4, r5
 8006ec6:	10a4      	asrs	r4, r4, #2
 8006ec8:	2600      	movs	r6, #0
 8006eca:	42a6      	cmp	r6, r4
 8006ecc:	d105      	bne.n	8006eda <__libc_init_array+0x2e>
 8006ece:	bd70      	pop	{r4, r5, r6, pc}
 8006ed0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ed4:	4798      	blx	r3
 8006ed6:	3601      	adds	r6, #1
 8006ed8:	e7ee      	b.n	8006eb8 <__libc_init_array+0xc>
 8006eda:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ede:	4798      	blx	r3
 8006ee0:	3601      	adds	r6, #1
 8006ee2:	e7f2      	b.n	8006eca <__libc_init_array+0x1e>
 8006ee4:	0800a19c 	.word	0x0800a19c
 8006ee8:	0800a19c 	.word	0x0800a19c
 8006eec:	0800a19c 	.word	0x0800a19c
 8006ef0:	0800a1a0 	.word	0x0800a1a0

08006ef4 <memset>:
 8006ef4:	4402      	add	r2, r0
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d100      	bne.n	8006efe <memset+0xa>
 8006efc:	4770      	bx	lr
 8006efe:	f803 1b01 	strb.w	r1, [r3], #1
 8006f02:	e7f9      	b.n	8006ef8 <memset+0x4>

08006f04 <__cvt>:
 8006f04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f08:	ec55 4b10 	vmov	r4, r5, d0
 8006f0c:	2d00      	cmp	r5, #0
 8006f0e:	460e      	mov	r6, r1
 8006f10:	4619      	mov	r1, r3
 8006f12:	462b      	mov	r3, r5
 8006f14:	bfbb      	ittet	lt
 8006f16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006f1a:	461d      	movlt	r5, r3
 8006f1c:	2300      	movge	r3, #0
 8006f1e:	232d      	movlt	r3, #45	; 0x2d
 8006f20:	700b      	strb	r3, [r1, #0]
 8006f22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006f28:	4691      	mov	r9, r2
 8006f2a:	f023 0820 	bic.w	r8, r3, #32
 8006f2e:	bfbc      	itt	lt
 8006f30:	4622      	movlt	r2, r4
 8006f32:	4614      	movlt	r4, r2
 8006f34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f38:	d005      	beq.n	8006f46 <__cvt+0x42>
 8006f3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006f3e:	d100      	bne.n	8006f42 <__cvt+0x3e>
 8006f40:	3601      	adds	r6, #1
 8006f42:	2102      	movs	r1, #2
 8006f44:	e000      	b.n	8006f48 <__cvt+0x44>
 8006f46:	2103      	movs	r1, #3
 8006f48:	ab03      	add	r3, sp, #12
 8006f4a:	9301      	str	r3, [sp, #4]
 8006f4c:	ab02      	add	r3, sp, #8
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	ec45 4b10 	vmov	d0, r4, r5
 8006f54:	4653      	mov	r3, sl
 8006f56:	4632      	mov	r2, r6
 8006f58:	f000 fe1a 	bl	8007b90 <_dtoa_r>
 8006f5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f60:	4607      	mov	r7, r0
 8006f62:	d102      	bne.n	8006f6a <__cvt+0x66>
 8006f64:	f019 0f01 	tst.w	r9, #1
 8006f68:	d022      	beq.n	8006fb0 <__cvt+0xac>
 8006f6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f6e:	eb07 0906 	add.w	r9, r7, r6
 8006f72:	d110      	bne.n	8006f96 <__cvt+0x92>
 8006f74:	783b      	ldrb	r3, [r7, #0]
 8006f76:	2b30      	cmp	r3, #48	; 0x30
 8006f78:	d10a      	bne.n	8006f90 <__cvt+0x8c>
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	4620      	mov	r0, r4
 8006f80:	4629      	mov	r1, r5
 8006f82:	f7f9 fda1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f86:	b918      	cbnz	r0, 8006f90 <__cvt+0x8c>
 8006f88:	f1c6 0601 	rsb	r6, r6, #1
 8006f8c:	f8ca 6000 	str.w	r6, [sl]
 8006f90:	f8da 3000 	ldr.w	r3, [sl]
 8006f94:	4499      	add	r9, r3
 8006f96:	2200      	movs	r2, #0
 8006f98:	2300      	movs	r3, #0
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	f7f9 fd93 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fa2:	b108      	cbz	r0, 8006fa8 <__cvt+0xa4>
 8006fa4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006fa8:	2230      	movs	r2, #48	; 0x30
 8006faa:	9b03      	ldr	r3, [sp, #12]
 8006fac:	454b      	cmp	r3, r9
 8006fae:	d307      	bcc.n	8006fc0 <__cvt+0xbc>
 8006fb0:	9b03      	ldr	r3, [sp, #12]
 8006fb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fb4:	1bdb      	subs	r3, r3, r7
 8006fb6:	4638      	mov	r0, r7
 8006fb8:	6013      	str	r3, [r2, #0]
 8006fba:	b004      	add	sp, #16
 8006fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fc0:	1c59      	adds	r1, r3, #1
 8006fc2:	9103      	str	r1, [sp, #12]
 8006fc4:	701a      	strb	r2, [r3, #0]
 8006fc6:	e7f0      	b.n	8006faa <__cvt+0xa6>

08006fc8 <__exponent>:
 8006fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fca:	4603      	mov	r3, r0
 8006fcc:	2900      	cmp	r1, #0
 8006fce:	bfb8      	it	lt
 8006fd0:	4249      	neglt	r1, r1
 8006fd2:	f803 2b02 	strb.w	r2, [r3], #2
 8006fd6:	bfb4      	ite	lt
 8006fd8:	222d      	movlt	r2, #45	; 0x2d
 8006fda:	222b      	movge	r2, #43	; 0x2b
 8006fdc:	2909      	cmp	r1, #9
 8006fde:	7042      	strb	r2, [r0, #1]
 8006fe0:	dd2a      	ble.n	8007038 <__exponent+0x70>
 8006fe2:	f10d 0407 	add.w	r4, sp, #7
 8006fe6:	46a4      	mov	ip, r4
 8006fe8:	270a      	movs	r7, #10
 8006fea:	46a6      	mov	lr, r4
 8006fec:	460a      	mov	r2, r1
 8006fee:	fb91 f6f7 	sdiv	r6, r1, r7
 8006ff2:	fb07 1516 	mls	r5, r7, r6, r1
 8006ff6:	3530      	adds	r5, #48	; 0x30
 8006ff8:	2a63      	cmp	r2, #99	; 0x63
 8006ffa:	f104 34ff 	add.w	r4, r4, #4294967295
 8006ffe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007002:	4631      	mov	r1, r6
 8007004:	dcf1      	bgt.n	8006fea <__exponent+0x22>
 8007006:	3130      	adds	r1, #48	; 0x30
 8007008:	f1ae 0502 	sub.w	r5, lr, #2
 800700c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007010:	1c44      	adds	r4, r0, #1
 8007012:	4629      	mov	r1, r5
 8007014:	4561      	cmp	r1, ip
 8007016:	d30a      	bcc.n	800702e <__exponent+0x66>
 8007018:	f10d 0209 	add.w	r2, sp, #9
 800701c:	eba2 020e 	sub.w	r2, r2, lr
 8007020:	4565      	cmp	r5, ip
 8007022:	bf88      	it	hi
 8007024:	2200      	movhi	r2, #0
 8007026:	4413      	add	r3, r2
 8007028:	1a18      	subs	r0, r3, r0
 800702a:	b003      	add	sp, #12
 800702c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800702e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007032:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007036:	e7ed      	b.n	8007014 <__exponent+0x4c>
 8007038:	2330      	movs	r3, #48	; 0x30
 800703a:	3130      	adds	r1, #48	; 0x30
 800703c:	7083      	strb	r3, [r0, #2]
 800703e:	70c1      	strb	r1, [r0, #3]
 8007040:	1d03      	adds	r3, r0, #4
 8007042:	e7f1      	b.n	8007028 <__exponent+0x60>

08007044 <_printf_float>:
 8007044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007048:	ed2d 8b02 	vpush	{d8}
 800704c:	b08d      	sub	sp, #52	; 0x34
 800704e:	460c      	mov	r4, r1
 8007050:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007054:	4616      	mov	r6, r2
 8007056:	461f      	mov	r7, r3
 8007058:	4605      	mov	r5, r0
 800705a:	f001 fd3f 	bl	8008adc <_localeconv_r>
 800705e:	f8d0 a000 	ldr.w	sl, [r0]
 8007062:	4650      	mov	r0, sl
 8007064:	f7f9 f8b4 	bl	80001d0 <strlen>
 8007068:	2300      	movs	r3, #0
 800706a:	930a      	str	r3, [sp, #40]	; 0x28
 800706c:	6823      	ldr	r3, [r4, #0]
 800706e:	9305      	str	r3, [sp, #20]
 8007070:	f8d8 3000 	ldr.w	r3, [r8]
 8007074:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007078:	3307      	adds	r3, #7
 800707a:	f023 0307 	bic.w	r3, r3, #7
 800707e:	f103 0208 	add.w	r2, r3, #8
 8007082:	f8c8 2000 	str.w	r2, [r8]
 8007086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800708e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007092:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007096:	9307      	str	r3, [sp, #28]
 8007098:	f8cd 8018 	str.w	r8, [sp, #24]
 800709c:	ee08 0a10 	vmov	s16, r0
 80070a0:	4b9f      	ldr	r3, [pc, #636]	; (8007320 <_printf_float+0x2dc>)
 80070a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070a6:	f04f 32ff 	mov.w	r2, #4294967295
 80070aa:	f7f9 fd3f 	bl	8000b2c <__aeabi_dcmpun>
 80070ae:	bb88      	cbnz	r0, 8007114 <_printf_float+0xd0>
 80070b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070b4:	4b9a      	ldr	r3, [pc, #616]	; (8007320 <_printf_float+0x2dc>)
 80070b6:	f04f 32ff 	mov.w	r2, #4294967295
 80070ba:	f7f9 fd19 	bl	8000af0 <__aeabi_dcmple>
 80070be:	bb48      	cbnz	r0, 8007114 <_printf_float+0xd0>
 80070c0:	2200      	movs	r2, #0
 80070c2:	2300      	movs	r3, #0
 80070c4:	4640      	mov	r0, r8
 80070c6:	4649      	mov	r1, r9
 80070c8:	f7f9 fd08 	bl	8000adc <__aeabi_dcmplt>
 80070cc:	b110      	cbz	r0, 80070d4 <_printf_float+0x90>
 80070ce:	232d      	movs	r3, #45	; 0x2d
 80070d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070d4:	4b93      	ldr	r3, [pc, #588]	; (8007324 <_printf_float+0x2e0>)
 80070d6:	4894      	ldr	r0, [pc, #592]	; (8007328 <_printf_float+0x2e4>)
 80070d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80070dc:	bf94      	ite	ls
 80070de:	4698      	movls	r8, r3
 80070e0:	4680      	movhi	r8, r0
 80070e2:	2303      	movs	r3, #3
 80070e4:	6123      	str	r3, [r4, #16]
 80070e6:	9b05      	ldr	r3, [sp, #20]
 80070e8:	f023 0204 	bic.w	r2, r3, #4
 80070ec:	6022      	str	r2, [r4, #0]
 80070ee:	f04f 0900 	mov.w	r9, #0
 80070f2:	9700      	str	r7, [sp, #0]
 80070f4:	4633      	mov	r3, r6
 80070f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80070f8:	4621      	mov	r1, r4
 80070fa:	4628      	mov	r0, r5
 80070fc:	f000 f9d8 	bl	80074b0 <_printf_common>
 8007100:	3001      	adds	r0, #1
 8007102:	f040 8090 	bne.w	8007226 <_printf_float+0x1e2>
 8007106:	f04f 30ff 	mov.w	r0, #4294967295
 800710a:	b00d      	add	sp, #52	; 0x34
 800710c:	ecbd 8b02 	vpop	{d8}
 8007110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007114:	4642      	mov	r2, r8
 8007116:	464b      	mov	r3, r9
 8007118:	4640      	mov	r0, r8
 800711a:	4649      	mov	r1, r9
 800711c:	f7f9 fd06 	bl	8000b2c <__aeabi_dcmpun>
 8007120:	b140      	cbz	r0, 8007134 <_printf_float+0xf0>
 8007122:	464b      	mov	r3, r9
 8007124:	2b00      	cmp	r3, #0
 8007126:	bfbc      	itt	lt
 8007128:	232d      	movlt	r3, #45	; 0x2d
 800712a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800712e:	487f      	ldr	r0, [pc, #508]	; (800732c <_printf_float+0x2e8>)
 8007130:	4b7f      	ldr	r3, [pc, #508]	; (8007330 <_printf_float+0x2ec>)
 8007132:	e7d1      	b.n	80070d8 <_printf_float+0x94>
 8007134:	6863      	ldr	r3, [r4, #4]
 8007136:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800713a:	9206      	str	r2, [sp, #24]
 800713c:	1c5a      	adds	r2, r3, #1
 800713e:	d13f      	bne.n	80071c0 <_printf_float+0x17c>
 8007140:	2306      	movs	r3, #6
 8007142:	6063      	str	r3, [r4, #4]
 8007144:	9b05      	ldr	r3, [sp, #20]
 8007146:	6861      	ldr	r1, [r4, #4]
 8007148:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800714c:	2300      	movs	r3, #0
 800714e:	9303      	str	r3, [sp, #12]
 8007150:	ab0a      	add	r3, sp, #40	; 0x28
 8007152:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007156:	ab09      	add	r3, sp, #36	; 0x24
 8007158:	ec49 8b10 	vmov	d0, r8, r9
 800715c:	9300      	str	r3, [sp, #0]
 800715e:	6022      	str	r2, [r4, #0]
 8007160:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007164:	4628      	mov	r0, r5
 8007166:	f7ff fecd 	bl	8006f04 <__cvt>
 800716a:	9b06      	ldr	r3, [sp, #24]
 800716c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800716e:	2b47      	cmp	r3, #71	; 0x47
 8007170:	4680      	mov	r8, r0
 8007172:	d108      	bne.n	8007186 <_printf_float+0x142>
 8007174:	1cc8      	adds	r0, r1, #3
 8007176:	db02      	blt.n	800717e <_printf_float+0x13a>
 8007178:	6863      	ldr	r3, [r4, #4]
 800717a:	4299      	cmp	r1, r3
 800717c:	dd41      	ble.n	8007202 <_printf_float+0x1be>
 800717e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007182:	fa5f fb8b 	uxtb.w	fp, fp
 8007186:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800718a:	d820      	bhi.n	80071ce <_printf_float+0x18a>
 800718c:	3901      	subs	r1, #1
 800718e:	465a      	mov	r2, fp
 8007190:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007194:	9109      	str	r1, [sp, #36]	; 0x24
 8007196:	f7ff ff17 	bl	8006fc8 <__exponent>
 800719a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800719c:	1813      	adds	r3, r2, r0
 800719e:	2a01      	cmp	r2, #1
 80071a0:	4681      	mov	r9, r0
 80071a2:	6123      	str	r3, [r4, #16]
 80071a4:	dc02      	bgt.n	80071ac <_printf_float+0x168>
 80071a6:	6822      	ldr	r2, [r4, #0]
 80071a8:	07d2      	lsls	r2, r2, #31
 80071aa:	d501      	bpl.n	80071b0 <_printf_float+0x16c>
 80071ac:	3301      	adds	r3, #1
 80071ae:	6123      	str	r3, [r4, #16]
 80071b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d09c      	beq.n	80070f2 <_printf_float+0xae>
 80071b8:	232d      	movs	r3, #45	; 0x2d
 80071ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071be:	e798      	b.n	80070f2 <_printf_float+0xae>
 80071c0:	9a06      	ldr	r2, [sp, #24]
 80071c2:	2a47      	cmp	r2, #71	; 0x47
 80071c4:	d1be      	bne.n	8007144 <_printf_float+0x100>
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1bc      	bne.n	8007144 <_printf_float+0x100>
 80071ca:	2301      	movs	r3, #1
 80071cc:	e7b9      	b.n	8007142 <_printf_float+0xfe>
 80071ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80071d2:	d118      	bne.n	8007206 <_printf_float+0x1c2>
 80071d4:	2900      	cmp	r1, #0
 80071d6:	6863      	ldr	r3, [r4, #4]
 80071d8:	dd0b      	ble.n	80071f2 <_printf_float+0x1ae>
 80071da:	6121      	str	r1, [r4, #16]
 80071dc:	b913      	cbnz	r3, 80071e4 <_printf_float+0x1a0>
 80071de:	6822      	ldr	r2, [r4, #0]
 80071e0:	07d0      	lsls	r0, r2, #31
 80071e2:	d502      	bpl.n	80071ea <_printf_float+0x1a6>
 80071e4:	3301      	adds	r3, #1
 80071e6:	440b      	add	r3, r1
 80071e8:	6123      	str	r3, [r4, #16]
 80071ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80071ec:	f04f 0900 	mov.w	r9, #0
 80071f0:	e7de      	b.n	80071b0 <_printf_float+0x16c>
 80071f2:	b913      	cbnz	r3, 80071fa <_printf_float+0x1b6>
 80071f4:	6822      	ldr	r2, [r4, #0]
 80071f6:	07d2      	lsls	r2, r2, #31
 80071f8:	d501      	bpl.n	80071fe <_printf_float+0x1ba>
 80071fa:	3302      	adds	r3, #2
 80071fc:	e7f4      	b.n	80071e8 <_printf_float+0x1a4>
 80071fe:	2301      	movs	r3, #1
 8007200:	e7f2      	b.n	80071e8 <_printf_float+0x1a4>
 8007202:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007208:	4299      	cmp	r1, r3
 800720a:	db05      	blt.n	8007218 <_printf_float+0x1d4>
 800720c:	6823      	ldr	r3, [r4, #0]
 800720e:	6121      	str	r1, [r4, #16]
 8007210:	07d8      	lsls	r0, r3, #31
 8007212:	d5ea      	bpl.n	80071ea <_printf_float+0x1a6>
 8007214:	1c4b      	adds	r3, r1, #1
 8007216:	e7e7      	b.n	80071e8 <_printf_float+0x1a4>
 8007218:	2900      	cmp	r1, #0
 800721a:	bfd4      	ite	le
 800721c:	f1c1 0202 	rsble	r2, r1, #2
 8007220:	2201      	movgt	r2, #1
 8007222:	4413      	add	r3, r2
 8007224:	e7e0      	b.n	80071e8 <_printf_float+0x1a4>
 8007226:	6823      	ldr	r3, [r4, #0]
 8007228:	055a      	lsls	r2, r3, #21
 800722a:	d407      	bmi.n	800723c <_printf_float+0x1f8>
 800722c:	6923      	ldr	r3, [r4, #16]
 800722e:	4642      	mov	r2, r8
 8007230:	4631      	mov	r1, r6
 8007232:	4628      	mov	r0, r5
 8007234:	47b8      	blx	r7
 8007236:	3001      	adds	r0, #1
 8007238:	d12c      	bne.n	8007294 <_printf_float+0x250>
 800723a:	e764      	b.n	8007106 <_printf_float+0xc2>
 800723c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007240:	f240 80e0 	bls.w	8007404 <_printf_float+0x3c0>
 8007244:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007248:	2200      	movs	r2, #0
 800724a:	2300      	movs	r3, #0
 800724c:	f7f9 fc3c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007250:	2800      	cmp	r0, #0
 8007252:	d034      	beq.n	80072be <_printf_float+0x27a>
 8007254:	4a37      	ldr	r2, [pc, #220]	; (8007334 <_printf_float+0x2f0>)
 8007256:	2301      	movs	r3, #1
 8007258:	4631      	mov	r1, r6
 800725a:	4628      	mov	r0, r5
 800725c:	47b8      	blx	r7
 800725e:	3001      	adds	r0, #1
 8007260:	f43f af51 	beq.w	8007106 <_printf_float+0xc2>
 8007264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007268:	429a      	cmp	r2, r3
 800726a:	db02      	blt.n	8007272 <_printf_float+0x22e>
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	07d8      	lsls	r0, r3, #31
 8007270:	d510      	bpl.n	8007294 <_printf_float+0x250>
 8007272:	ee18 3a10 	vmov	r3, s16
 8007276:	4652      	mov	r2, sl
 8007278:	4631      	mov	r1, r6
 800727a:	4628      	mov	r0, r5
 800727c:	47b8      	blx	r7
 800727e:	3001      	adds	r0, #1
 8007280:	f43f af41 	beq.w	8007106 <_printf_float+0xc2>
 8007284:	f04f 0800 	mov.w	r8, #0
 8007288:	f104 091a 	add.w	r9, r4, #26
 800728c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800728e:	3b01      	subs	r3, #1
 8007290:	4543      	cmp	r3, r8
 8007292:	dc09      	bgt.n	80072a8 <_printf_float+0x264>
 8007294:	6823      	ldr	r3, [r4, #0]
 8007296:	079b      	lsls	r3, r3, #30
 8007298:	f100 8105 	bmi.w	80074a6 <_printf_float+0x462>
 800729c:	68e0      	ldr	r0, [r4, #12]
 800729e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072a0:	4298      	cmp	r0, r3
 80072a2:	bfb8      	it	lt
 80072a4:	4618      	movlt	r0, r3
 80072a6:	e730      	b.n	800710a <_printf_float+0xc6>
 80072a8:	2301      	movs	r3, #1
 80072aa:	464a      	mov	r2, r9
 80072ac:	4631      	mov	r1, r6
 80072ae:	4628      	mov	r0, r5
 80072b0:	47b8      	blx	r7
 80072b2:	3001      	adds	r0, #1
 80072b4:	f43f af27 	beq.w	8007106 <_printf_float+0xc2>
 80072b8:	f108 0801 	add.w	r8, r8, #1
 80072bc:	e7e6      	b.n	800728c <_printf_float+0x248>
 80072be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	dc39      	bgt.n	8007338 <_printf_float+0x2f4>
 80072c4:	4a1b      	ldr	r2, [pc, #108]	; (8007334 <_printf_float+0x2f0>)
 80072c6:	2301      	movs	r3, #1
 80072c8:	4631      	mov	r1, r6
 80072ca:	4628      	mov	r0, r5
 80072cc:	47b8      	blx	r7
 80072ce:	3001      	adds	r0, #1
 80072d0:	f43f af19 	beq.w	8007106 <_printf_float+0xc2>
 80072d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072d8:	4313      	orrs	r3, r2
 80072da:	d102      	bne.n	80072e2 <_printf_float+0x29e>
 80072dc:	6823      	ldr	r3, [r4, #0]
 80072de:	07d9      	lsls	r1, r3, #31
 80072e0:	d5d8      	bpl.n	8007294 <_printf_float+0x250>
 80072e2:	ee18 3a10 	vmov	r3, s16
 80072e6:	4652      	mov	r2, sl
 80072e8:	4631      	mov	r1, r6
 80072ea:	4628      	mov	r0, r5
 80072ec:	47b8      	blx	r7
 80072ee:	3001      	adds	r0, #1
 80072f0:	f43f af09 	beq.w	8007106 <_printf_float+0xc2>
 80072f4:	f04f 0900 	mov.w	r9, #0
 80072f8:	f104 0a1a 	add.w	sl, r4, #26
 80072fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072fe:	425b      	negs	r3, r3
 8007300:	454b      	cmp	r3, r9
 8007302:	dc01      	bgt.n	8007308 <_printf_float+0x2c4>
 8007304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007306:	e792      	b.n	800722e <_printf_float+0x1ea>
 8007308:	2301      	movs	r3, #1
 800730a:	4652      	mov	r2, sl
 800730c:	4631      	mov	r1, r6
 800730e:	4628      	mov	r0, r5
 8007310:	47b8      	blx	r7
 8007312:	3001      	adds	r0, #1
 8007314:	f43f aef7 	beq.w	8007106 <_printf_float+0xc2>
 8007318:	f109 0901 	add.w	r9, r9, #1
 800731c:	e7ee      	b.n	80072fc <_printf_float+0x2b8>
 800731e:	bf00      	nop
 8007320:	7fefffff 	.word	0x7fefffff
 8007324:	08009dbc 	.word	0x08009dbc
 8007328:	08009dc0 	.word	0x08009dc0
 800732c:	08009dc8 	.word	0x08009dc8
 8007330:	08009dc4 	.word	0x08009dc4
 8007334:	08009dcc 	.word	0x08009dcc
 8007338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800733a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800733c:	429a      	cmp	r2, r3
 800733e:	bfa8      	it	ge
 8007340:	461a      	movge	r2, r3
 8007342:	2a00      	cmp	r2, #0
 8007344:	4691      	mov	r9, r2
 8007346:	dc37      	bgt.n	80073b8 <_printf_float+0x374>
 8007348:	f04f 0b00 	mov.w	fp, #0
 800734c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007350:	f104 021a 	add.w	r2, r4, #26
 8007354:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007356:	9305      	str	r3, [sp, #20]
 8007358:	eba3 0309 	sub.w	r3, r3, r9
 800735c:	455b      	cmp	r3, fp
 800735e:	dc33      	bgt.n	80073c8 <_printf_float+0x384>
 8007360:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007364:	429a      	cmp	r2, r3
 8007366:	db3b      	blt.n	80073e0 <_printf_float+0x39c>
 8007368:	6823      	ldr	r3, [r4, #0]
 800736a:	07da      	lsls	r2, r3, #31
 800736c:	d438      	bmi.n	80073e0 <_printf_float+0x39c>
 800736e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007370:	9a05      	ldr	r2, [sp, #20]
 8007372:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007374:	1a9a      	subs	r2, r3, r2
 8007376:	eba3 0901 	sub.w	r9, r3, r1
 800737a:	4591      	cmp	r9, r2
 800737c:	bfa8      	it	ge
 800737e:	4691      	movge	r9, r2
 8007380:	f1b9 0f00 	cmp.w	r9, #0
 8007384:	dc35      	bgt.n	80073f2 <_printf_float+0x3ae>
 8007386:	f04f 0800 	mov.w	r8, #0
 800738a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800738e:	f104 0a1a 	add.w	sl, r4, #26
 8007392:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007396:	1a9b      	subs	r3, r3, r2
 8007398:	eba3 0309 	sub.w	r3, r3, r9
 800739c:	4543      	cmp	r3, r8
 800739e:	f77f af79 	ble.w	8007294 <_printf_float+0x250>
 80073a2:	2301      	movs	r3, #1
 80073a4:	4652      	mov	r2, sl
 80073a6:	4631      	mov	r1, r6
 80073a8:	4628      	mov	r0, r5
 80073aa:	47b8      	blx	r7
 80073ac:	3001      	adds	r0, #1
 80073ae:	f43f aeaa 	beq.w	8007106 <_printf_float+0xc2>
 80073b2:	f108 0801 	add.w	r8, r8, #1
 80073b6:	e7ec      	b.n	8007392 <_printf_float+0x34e>
 80073b8:	4613      	mov	r3, r2
 80073ba:	4631      	mov	r1, r6
 80073bc:	4642      	mov	r2, r8
 80073be:	4628      	mov	r0, r5
 80073c0:	47b8      	blx	r7
 80073c2:	3001      	adds	r0, #1
 80073c4:	d1c0      	bne.n	8007348 <_printf_float+0x304>
 80073c6:	e69e      	b.n	8007106 <_printf_float+0xc2>
 80073c8:	2301      	movs	r3, #1
 80073ca:	4631      	mov	r1, r6
 80073cc:	4628      	mov	r0, r5
 80073ce:	9205      	str	r2, [sp, #20]
 80073d0:	47b8      	blx	r7
 80073d2:	3001      	adds	r0, #1
 80073d4:	f43f ae97 	beq.w	8007106 <_printf_float+0xc2>
 80073d8:	9a05      	ldr	r2, [sp, #20]
 80073da:	f10b 0b01 	add.w	fp, fp, #1
 80073de:	e7b9      	b.n	8007354 <_printf_float+0x310>
 80073e0:	ee18 3a10 	vmov	r3, s16
 80073e4:	4652      	mov	r2, sl
 80073e6:	4631      	mov	r1, r6
 80073e8:	4628      	mov	r0, r5
 80073ea:	47b8      	blx	r7
 80073ec:	3001      	adds	r0, #1
 80073ee:	d1be      	bne.n	800736e <_printf_float+0x32a>
 80073f0:	e689      	b.n	8007106 <_printf_float+0xc2>
 80073f2:	9a05      	ldr	r2, [sp, #20]
 80073f4:	464b      	mov	r3, r9
 80073f6:	4442      	add	r2, r8
 80073f8:	4631      	mov	r1, r6
 80073fa:	4628      	mov	r0, r5
 80073fc:	47b8      	blx	r7
 80073fe:	3001      	adds	r0, #1
 8007400:	d1c1      	bne.n	8007386 <_printf_float+0x342>
 8007402:	e680      	b.n	8007106 <_printf_float+0xc2>
 8007404:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007406:	2a01      	cmp	r2, #1
 8007408:	dc01      	bgt.n	800740e <_printf_float+0x3ca>
 800740a:	07db      	lsls	r3, r3, #31
 800740c:	d538      	bpl.n	8007480 <_printf_float+0x43c>
 800740e:	2301      	movs	r3, #1
 8007410:	4642      	mov	r2, r8
 8007412:	4631      	mov	r1, r6
 8007414:	4628      	mov	r0, r5
 8007416:	47b8      	blx	r7
 8007418:	3001      	adds	r0, #1
 800741a:	f43f ae74 	beq.w	8007106 <_printf_float+0xc2>
 800741e:	ee18 3a10 	vmov	r3, s16
 8007422:	4652      	mov	r2, sl
 8007424:	4631      	mov	r1, r6
 8007426:	4628      	mov	r0, r5
 8007428:	47b8      	blx	r7
 800742a:	3001      	adds	r0, #1
 800742c:	f43f ae6b 	beq.w	8007106 <_printf_float+0xc2>
 8007430:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007434:	2200      	movs	r2, #0
 8007436:	2300      	movs	r3, #0
 8007438:	f7f9 fb46 	bl	8000ac8 <__aeabi_dcmpeq>
 800743c:	b9d8      	cbnz	r0, 8007476 <_printf_float+0x432>
 800743e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007440:	f108 0201 	add.w	r2, r8, #1
 8007444:	3b01      	subs	r3, #1
 8007446:	4631      	mov	r1, r6
 8007448:	4628      	mov	r0, r5
 800744a:	47b8      	blx	r7
 800744c:	3001      	adds	r0, #1
 800744e:	d10e      	bne.n	800746e <_printf_float+0x42a>
 8007450:	e659      	b.n	8007106 <_printf_float+0xc2>
 8007452:	2301      	movs	r3, #1
 8007454:	4652      	mov	r2, sl
 8007456:	4631      	mov	r1, r6
 8007458:	4628      	mov	r0, r5
 800745a:	47b8      	blx	r7
 800745c:	3001      	adds	r0, #1
 800745e:	f43f ae52 	beq.w	8007106 <_printf_float+0xc2>
 8007462:	f108 0801 	add.w	r8, r8, #1
 8007466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007468:	3b01      	subs	r3, #1
 800746a:	4543      	cmp	r3, r8
 800746c:	dcf1      	bgt.n	8007452 <_printf_float+0x40e>
 800746e:	464b      	mov	r3, r9
 8007470:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007474:	e6dc      	b.n	8007230 <_printf_float+0x1ec>
 8007476:	f04f 0800 	mov.w	r8, #0
 800747a:	f104 0a1a 	add.w	sl, r4, #26
 800747e:	e7f2      	b.n	8007466 <_printf_float+0x422>
 8007480:	2301      	movs	r3, #1
 8007482:	4642      	mov	r2, r8
 8007484:	e7df      	b.n	8007446 <_printf_float+0x402>
 8007486:	2301      	movs	r3, #1
 8007488:	464a      	mov	r2, r9
 800748a:	4631      	mov	r1, r6
 800748c:	4628      	mov	r0, r5
 800748e:	47b8      	blx	r7
 8007490:	3001      	adds	r0, #1
 8007492:	f43f ae38 	beq.w	8007106 <_printf_float+0xc2>
 8007496:	f108 0801 	add.w	r8, r8, #1
 800749a:	68e3      	ldr	r3, [r4, #12]
 800749c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800749e:	1a5b      	subs	r3, r3, r1
 80074a0:	4543      	cmp	r3, r8
 80074a2:	dcf0      	bgt.n	8007486 <_printf_float+0x442>
 80074a4:	e6fa      	b.n	800729c <_printf_float+0x258>
 80074a6:	f04f 0800 	mov.w	r8, #0
 80074aa:	f104 0919 	add.w	r9, r4, #25
 80074ae:	e7f4      	b.n	800749a <_printf_float+0x456>

080074b0 <_printf_common>:
 80074b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074b4:	4616      	mov	r6, r2
 80074b6:	4699      	mov	r9, r3
 80074b8:	688a      	ldr	r2, [r1, #8]
 80074ba:	690b      	ldr	r3, [r1, #16]
 80074bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074c0:	4293      	cmp	r3, r2
 80074c2:	bfb8      	it	lt
 80074c4:	4613      	movlt	r3, r2
 80074c6:	6033      	str	r3, [r6, #0]
 80074c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074cc:	4607      	mov	r7, r0
 80074ce:	460c      	mov	r4, r1
 80074d0:	b10a      	cbz	r2, 80074d6 <_printf_common+0x26>
 80074d2:	3301      	adds	r3, #1
 80074d4:	6033      	str	r3, [r6, #0]
 80074d6:	6823      	ldr	r3, [r4, #0]
 80074d8:	0699      	lsls	r1, r3, #26
 80074da:	bf42      	ittt	mi
 80074dc:	6833      	ldrmi	r3, [r6, #0]
 80074de:	3302      	addmi	r3, #2
 80074e0:	6033      	strmi	r3, [r6, #0]
 80074e2:	6825      	ldr	r5, [r4, #0]
 80074e4:	f015 0506 	ands.w	r5, r5, #6
 80074e8:	d106      	bne.n	80074f8 <_printf_common+0x48>
 80074ea:	f104 0a19 	add.w	sl, r4, #25
 80074ee:	68e3      	ldr	r3, [r4, #12]
 80074f0:	6832      	ldr	r2, [r6, #0]
 80074f2:	1a9b      	subs	r3, r3, r2
 80074f4:	42ab      	cmp	r3, r5
 80074f6:	dc26      	bgt.n	8007546 <_printf_common+0x96>
 80074f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80074fc:	1e13      	subs	r3, r2, #0
 80074fe:	6822      	ldr	r2, [r4, #0]
 8007500:	bf18      	it	ne
 8007502:	2301      	movne	r3, #1
 8007504:	0692      	lsls	r2, r2, #26
 8007506:	d42b      	bmi.n	8007560 <_printf_common+0xb0>
 8007508:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800750c:	4649      	mov	r1, r9
 800750e:	4638      	mov	r0, r7
 8007510:	47c0      	blx	r8
 8007512:	3001      	adds	r0, #1
 8007514:	d01e      	beq.n	8007554 <_printf_common+0xa4>
 8007516:	6823      	ldr	r3, [r4, #0]
 8007518:	68e5      	ldr	r5, [r4, #12]
 800751a:	6832      	ldr	r2, [r6, #0]
 800751c:	f003 0306 	and.w	r3, r3, #6
 8007520:	2b04      	cmp	r3, #4
 8007522:	bf08      	it	eq
 8007524:	1aad      	subeq	r5, r5, r2
 8007526:	68a3      	ldr	r3, [r4, #8]
 8007528:	6922      	ldr	r2, [r4, #16]
 800752a:	bf0c      	ite	eq
 800752c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007530:	2500      	movne	r5, #0
 8007532:	4293      	cmp	r3, r2
 8007534:	bfc4      	itt	gt
 8007536:	1a9b      	subgt	r3, r3, r2
 8007538:	18ed      	addgt	r5, r5, r3
 800753a:	2600      	movs	r6, #0
 800753c:	341a      	adds	r4, #26
 800753e:	42b5      	cmp	r5, r6
 8007540:	d11a      	bne.n	8007578 <_printf_common+0xc8>
 8007542:	2000      	movs	r0, #0
 8007544:	e008      	b.n	8007558 <_printf_common+0xa8>
 8007546:	2301      	movs	r3, #1
 8007548:	4652      	mov	r2, sl
 800754a:	4649      	mov	r1, r9
 800754c:	4638      	mov	r0, r7
 800754e:	47c0      	blx	r8
 8007550:	3001      	adds	r0, #1
 8007552:	d103      	bne.n	800755c <_printf_common+0xac>
 8007554:	f04f 30ff 	mov.w	r0, #4294967295
 8007558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800755c:	3501      	adds	r5, #1
 800755e:	e7c6      	b.n	80074ee <_printf_common+0x3e>
 8007560:	18e1      	adds	r1, r4, r3
 8007562:	1c5a      	adds	r2, r3, #1
 8007564:	2030      	movs	r0, #48	; 0x30
 8007566:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800756a:	4422      	add	r2, r4
 800756c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007570:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007574:	3302      	adds	r3, #2
 8007576:	e7c7      	b.n	8007508 <_printf_common+0x58>
 8007578:	2301      	movs	r3, #1
 800757a:	4622      	mov	r2, r4
 800757c:	4649      	mov	r1, r9
 800757e:	4638      	mov	r0, r7
 8007580:	47c0      	blx	r8
 8007582:	3001      	adds	r0, #1
 8007584:	d0e6      	beq.n	8007554 <_printf_common+0xa4>
 8007586:	3601      	adds	r6, #1
 8007588:	e7d9      	b.n	800753e <_printf_common+0x8e>
	...

0800758c <_printf_i>:
 800758c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007590:	7e0f      	ldrb	r7, [r1, #24]
 8007592:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007594:	2f78      	cmp	r7, #120	; 0x78
 8007596:	4691      	mov	r9, r2
 8007598:	4680      	mov	r8, r0
 800759a:	460c      	mov	r4, r1
 800759c:	469a      	mov	sl, r3
 800759e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80075a2:	d807      	bhi.n	80075b4 <_printf_i+0x28>
 80075a4:	2f62      	cmp	r7, #98	; 0x62
 80075a6:	d80a      	bhi.n	80075be <_printf_i+0x32>
 80075a8:	2f00      	cmp	r7, #0
 80075aa:	f000 80d8 	beq.w	800775e <_printf_i+0x1d2>
 80075ae:	2f58      	cmp	r7, #88	; 0x58
 80075b0:	f000 80a3 	beq.w	80076fa <_printf_i+0x16e>
 80075b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80075bc:	e03a      	b.n	8007634 <_printf_i+0xa8>
 80075be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075c2:	2b15      	cmp	r3, #21
 80075c4:	d8f6      	bhi.n	80075b4 <_printf_i+0x28>
 80075c6:	a101      	add	r1, pc, #4	; (adr r1, 80075cc <_printf_i+0x40>)
 80075c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075cc:	08007625 	.word	0x08007625
 80075d0:	08007639 	.word	0x08007639
 80075d4:	080075b5 	.word	0x080075b5
 80075d8:	080075b5 	.word	0x080075b5
 80075dc:	080075b5 	.word	0x080075b5
 80075e0:	080075b5 	.word	0x080075b5
 80075e4:	08007639 	.word	0x08007639
 80075e8:	080075b5 	.word	0x080075b5
 80075ec:	080075b5 	.word	0x080075b5
 80075f0:	080075b5 	.word	0x080075b5
 80075f4:	080075b5 	.word	0x080075b5
 80075f8:	08007745 	.word	0x08007745
 80075fc:	08007669 	.word	0x08007669
 8007600:	08007727 	.word	0x08007727
 8007604:	080075b5 	.word	0x080075b5
 8007608:	080075b5 	.word	0x080075b5
 800760c:	08007767 	.word	0x08007767
 8007610:	080075b5 	.word	0x080075b5
 8007614:	08007669 	.word	0x08007669
 8007618:	080075b5 	.word	0x080075b5
 800761c:	080075b5 	.word	0x080075b5
 8007620:	0800772f 	.word	0x0800772f
 8007624:	682b      	ldr	r3, [r5, #0]
 8007626:	1d1a      	adds	r2, r3, #4
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	602a      	str	r2, [r5, #0]
 800762c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007630:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007634:	2301      	movs	r3, #1
 8007636:	e0a3      	b.n	8007780 <_printf_i+0x1f4>
 8007638:	6820      	ldr	r0, [r4, #0]
 800763a:	6829      	ldr	r1, [r5, #0]
 800763c:	0606      	lsls	r6, r0, #24
 800763e:	f101 0304 	add.w	r3, r1, #4
 8007642:	d50a      	bpl.n	800765a <_printf_i+0xce>
 8007644:	680e      	ldr	r6, [r1, #0]
 8007646:	602b      	str	r3, [r5, #0]
 8007648:	2e00      	cmp	r6, #0
 800764a:	da03      	bge.n	8007654 <_printf_i+0xc8>
 800764c:	232d      	movs	r3, #45	; 0x2d
 800764e:	4276      	negs	r6, r6
 8007650:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007654:	485e      	ldr	r0, [pc, #376]	; (80077d0 <_printf_i+0x244>)
 8007656:	230a      	movs	r3, #10
 8007658:	e019      	b.n	800768e <_printf_i+0x102>
 800765a:	680e      	ldr	r6, [r1, #0]
 800765c:	602b      	str	r3, [r5, #0]
 800765e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007662:	bf18      	it	ne
 8007664:	b236      	sxthne	r6, r6
 8007666:	e7ef      	b.n	8007648 <_printf_i+0xbc>
 8007668:	682b      	ldr	r3, [r5, #0]
 800766a:	6820      	ldr	r0, [r4, #0]
 800766c:	1d19      	adds	r1, r3, #4
 800766e:	6029      	str	r1, [r5, #0]
 8007670:	0601      	lsls	r1, r0, #24
 8007672:	d501      	bpl.n	8007678 <_printf_i+0xec>
 8007674:	681e      	ldr	r6, [r3, #0]
 8007676:	e002      	b.n	800767e <_printf_i+0xf2>
 8007678:	0646      	lsls	r6, r0, #25
 800767a:	d5fb      	bpl.n	8007674 <_printf_i+0xe8>
 800767c:	881e      	ldrh	r6, [r3, #0]
 800767e:	4854      	ldr	r0, [pc, #336]	; (80077d0 <_printf_i+0x244>)
 8007680:	2f6f      	cmp	r7, #111	; 0x6f
 8007682:	bf0c      	ite	eq
 8007684:	2308      	moveq	r3, #8
 8007686:	230a      	movne	r3, #10
 8007688:	2100      	movs	r1, #0
 800768a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800768e:	6865      	ldr	r5, [r4, #4]
 8007690:	60a5      	str	r5, [r4, #8]
 8007692:	2d00      	cmp	r5, #0
 8007694:	bfa2      	ittt	ge
 8007696:	6821      	ldrge	r1, [r4, #0]
 8007698:	f021 0104 	bicge.w	r1, r1, #4
 800769c:	6021      	strge	r1, [r4, #0]
 800769e:	b90e      	cbnz	r6, 80076a4 <_printf_i+0x118>
 80076a0:	2d00      	cmp	r5, #0
 80076a2:	d04d      	beq.n	8007740 <_printf_i+0x1b4>
 80076a4:	4615      	mov	r5, r2
 80076a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80076aa:	fb03 6711 	mls	r7, r3, r1, r6
 80076ae:	5dc7      	ldrb	r7, [r0, r7]
 80076b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80076b4:	4637      	mov	r7, r6
 80076b6:	42bb      	cmp	r3, r7
 80076b8:	460e      	mov	r6, r1
 80076ba:	d9f4      	bls.n	80076a6 <_printf_i+0x11a>
 80076bc:	2b08      	cmp	r3, #8
 80076be:	d10b      	bne.n	80076d8 <_printf_i+0x14c>
 80076c0:	6823      	ldr	r3, [r4, #0]
 80076c2:	07de      	lsls	r6, r3, #31
 80076c4:	d508      	bpl.n	80076d8 <_printf_i+0x14c>
 80076c6:	6923      	ldr	r3, [r4, #16]
 80076c8:	6861      	ldr	r1, [r4, #4]
 80076ca:	4299      	cmp	r1, r3
 80076cc:	bfde      	ittt	le
 80076ce:	2330      	movle	r3, #48	; 0x30
 80076d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076d8:	1b52      	subs	r2, r2, r5
 80076da:	6122      	str	r2, [r4, #16]
 80076dc:	f8cd a000 	str.w	sl, [sp]
 80076e0:	464b      	mov	r3, r9
 80076e2:	aa03      	add	r2, sp, #12
 80076e4:	4621      	mov	r1, r4
 80076e6:	4640      	mov	r0, r8
 80076e8:	f7ff fee2 	bl	80074b0 <_printf_common>
 80076ec:	3001      	adds	r0, #1
 80076ee:	d14c      	bne.n	800778a <_printf_i+0x1fe>
 80076f0:	f04f 30ff 	mov.w	r0, #4294967295
 80076f4:	b004      	add	sp, #16
 80076f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076fa:	4835      	ldr	r0, [pc, #212]	; (80077d0 <_printf_i+0x244>)
 80076fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007700:	6829      	ldr	r1, [r5, #0]
 8007702:	6823      	ldr	r3, [r4, #0]
 8007704:	f851 6b04 	ldr.w	r6, [r1], #4
 8007708:	6029      	str	r1, [r5, #0]
 800770a:	061d      	lsls	r5, r3, #24
 800770c:	d514      	bpl.n	8007738 <_printf_i+0x1ac>
 800770e:	07df      	lsls	r7, r3, #31
 8007710:	bf44      	itt	mi
 8007712:	f043 0320 	orrmi.w	r3, r3, #32
 8007716:	6023      	strmi	r3, [r4, #0]
 8007718:	b91e      	cbnz	r6, 8007722 <_printf_i+0x196>
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	f023 0320 	bic.w	r3, r3, #32
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	2310      	movs	r3, #16
 8007724:	e7b0      	b.n	8007688 <_printf_i+0xfc>
 8007726:	6823      	ldr	r3, [r4, #0]
 8007728:	f043 0320 	orr.w	r3, r3, #32
 800772c:	6023      	str	r3, [r4, #0]
 800772e:	2378      	movs	r3, #120	; 0x78
 8007730:	4828      	ldr	r0, [pc, #160]	; (80077d4 <_printf_i+0x248>)
 8007732:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007736:	e7e3      	b.n	8007700 <_printf_i+0x174>
 8007738:	0659      	lsls	r1, r3, #25
 800773a:	bf48      	it	mi
 800773c:	b2b6      	uxthmi	r6, r6
 800773e:	e7e6      	b.n	800770e <_printf_i+0x182>
 8007740:	4615      	mov	r5, r2
 8007742:	e7bb      	b.n	80076bc <_printf_i+0x130>
 8007744:	682b      	ldr	r3, [r5, #0]
 8007746:	6826      	ldr	r6, [r4, #0]
 8007748:	6961      	ldr	r1, [r4, #20]
 800774a:	1d18      	adds	r0, r3, #4
 800774c:	6028      	str	r0, [r5, #0]
 800774e:	0635      	lsls	r5, r6, #24
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	d501      	bpl.n	8007758 <_printf_i+0x1cc>
 8007754:	6019      	str	r1, [r3, #0]
 8007756:	e002      	b.n	800775e <_printf_i+0x1d2>
 8007758:	0670      	lsls	r0, r6, #25
 800775a:	d5fb      	bpl.n	8007754 <_printf_i+0x1c8>
 800775c:	8019      	strh	r1, [r3, #0]
 800775e:	2300      	movs	r3, #0
 8007760:	6123      	str	r3, [r4, #16]
 8007762:	4615      	mov	r5, r2
 8007764:	e7ba      	b.n	80076dc <_printf_i+0x150>
 8007766:	682b      	ldr	r3, [r5, #0]
 8007768:	1d1a      	adds	r2, r3, #4
 800776a:	602a      	str	r2, [r5, #0]
 800776c:	681d      	ldr	r5, [r3, #0]
 800776e:	6862      	ldr	r2, [r4, #4]
 8007770:	2100      	movs	r1, #0
 8007772:	4628      	mov	r0, r5
 8007774:	f7f8 fd34 	bl	80001e0 <memchr>
 8007778:	b108      	cbz	r0, 800777e <_printf_i+0x1f2>
 800777a:	1b40      	subs	r0, r0, r5
 800777c:	6060      	str	r0, [r4, #4]
 800777e:	6863      	ldr	r3, [r4, #4]
 8007780:	6123      	str	r3, [r4, #16]
 8007782:	2300      	movs	r3, #0
 8007784:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007788:	e7a8      	b.n	80076dc <_printf_i+0x150>
 800778a:	6923      	ldr	r3, [r4, #16]
 800778c:	462a      	mov	r2, r5
 800778e:	4649      	mov	r1, r9
 8007790:	4640      	mov	r0, r8
 8007792:	47d0      	blx	sl
 8007794:	3001      	adds	r0, #1
 8007796:	d0ab      	beq.n	80076f0 <_printf_i+0x164>
 8007798:	6823      	ldr	r3, [r4, #0]
 800779a:	079b      	lsls	r3, r3, #30
 800779c:	d413      	bmi.n	80077c6 <_printf_i+0x23a>
 800779e:	68e0      	ldr	r0, [r4, #12]
 80077a0:	9b03      	ldr	r3, [sp, #12]
 80077a2:	4298      	cmp	r0, r3
 80077a4:	bfb8      	it	lt
 80077a6:	4618      	movlt	r0, r3
 80077a8:	e7a4      	b.n	80076f4 <_printf_i+0x168>
 80077aa:	2301      	movs	r3, #1
 80077ac:	4632      	mov	r2, r6
 80077ae:	4649      	mov	r1, r9
 80077b0:	4640      	mov	r0, r8
 80077b2:	47d0      	blx	sl
 80077b4:	3001      	adds	r0, #1
 80077b6:	d09b      	beq.n	80076f0 <_printf_i+0x164>
 80077b8:	3501      	adds	r5, #1
 80077ba:	68e3      	ldr	r3, [r4, #12]
 80077bc:	9903      	ldr	r1, [sp, #12]
 80077be:	1a5b      	subs	r3, r3, r1
 80077c0:	42ab      	cmp	r3, r5
 80077c2:	dcf2      	bgt.n	80077aa <_printf_i+0x21e>
 80077c4:	e7eb      	b.n	800779e <_printf_i+0x212>
 80077c6:	2500      	movs	r5, #0
 80077c8:	f104 0619 	add.w	r6, r4, #25
 80077cc:	e7f5      	b.n	80077ba <_printf_i+0x22e>
 80077ce:	bf00      	nop
 80077d0:	08009dce 	.word	0x08009dce
 80077d4:	08009ddf 	.word	0x08009ddf

080077d8 <iprintf>:
 80077d8:	b40f      	push	{r0, r1, r2, r3}
 80077da:	4b0a      	ldr	r3, [pc, #40]	; (8007804 <iprintf+0x2c>)
 80077dc:	b513      	push	{r0, r1, r4, lr}
 80077de:	681c      	ldr	r4, [r3, #0]
 80077e0:	b124      	cbz	r4, 80077ec <iprintf+0x14>
 80077e2:	69a3      	ldr	r3, [r4, #24]
 80077e4:	b913      	cbnz	r3, 80077ec <iprintf+0x14>
 80077e6:	4620      	mov	r0, r4
 80077e8:	f001 f8da 	bl	80089a0 <__sinit>
 80077ec:	ab05      	add	r3, sp, #20
 80077ee:	9a04      	ldr	r2, [sp, #16]
 80077f0:	68a1      	ldr	r1, [r4, #8]
 80077f2:	9301      	str	r3, [sp, #4]
 80077f4:	4620      	mov	r0, r4
 80077f6:	f001 fe97 	bl	8009528 <_vfiprintf_r>
 80077fa:	b002      	add	sp, #8
 80077fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007800:	b004      	add	sp, #16
 8007802:	4770      	bx	lr
 8007804:	2000000c 	.word	0x2000000c

08007808 <_puts_r>:
 8007808:	b570      	push	{r4, r5, r6, lr}
 800780a:	460e      	mov	r6, r1
 800780c:	4605      	mov	r5, r0
 800780e:	b118      	cbz	r0, 8007818 <_puts_r+0x10>
 8007810:	6983      	ldr	r3, [r0, #24]
 8007812:	b90b      	cbnz	r3, 8007818 <_puts_r+0x10>
 8007814:	f001 f8c4 	bl	80089a0 <__sinit>
 8007818:	69ab      	ldr	r3, [r5, #24]
 800781a:	68ac      	ldr	r4, [r5, #8]
 800781c:	b913      	cbnz	r3, 8007824 <_puts_r+0x1c>
 800781e:	4628      	mov	r0, r5
 8007820:	f001 f8be 	bl	80089a0 <__sinit>
 8007824:	4b2c      	ldr	r3, [pc, #176]	; (80078d8 <_puts_r+0xd0>)
 8007826:	429c      	cmp	r4, r3
 8007828:	d120      	bne.n	800786c <_puts_r+0x64>
 800782a:	686c      	ldr	r4, [r5, #4]
 800782c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800782e:	07db      	lsls	r3, r3, #31
 8007830:	d405      	bmi.n	800783e <_puts_r+0x36>
 8007832:	89a3      	ldrh	r3, [r4, #12]
 8007834:	0598      	lsls	r0, r3, #22
 8007836:	d402      	bmi.n	800783e <_puts_r+0x36>
 8007838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800783a:	f001 f954 	bl	8008ae6 <__retarget_lock_acquire_recursive>
 800783e:	89a3      	ldrh	r3, [r4, #12]
 8007840:	0719      	lsls	r1, r3, #28
 8007842:	d51d      	bpl.n	8007880 <_puts_r+0x78>
 8007844:	6923      	ldr	r3, [r4, #16]
 8007846:	b1db      	cbz	r3, 8007880 <_puts_r+0x78>
 8007848:	3e01      	subs	r6, #1
 800784a:	68a3      	ldr	r3, [r4, #8]
 800784c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007850:	3b01      	subs	r3, #1
 8007852:	60a3      	str	r3, [r4, #8]
 8007854:	bb39      	cbnz	r1, 80078a6 <_puts_r+0x9e>
 8007856:	2b00      	cmp	r3, #0
 8007858:	da38      	bge.n	80078cc <_puts_r+0xc4>
 800785a:	4622      	mov	r2, r4
 800785c:	210a      	movs	r1, #10
 800785e:	4628      	mov	r0, r5
 8007860:	f000 f848 	bl	80078f4 <__swbuf_r>
 8007864:	3001      	adds	r0, #1
 8007866:	d011      	beq.n	800788c <_puts_r+0x84>
 8007868:	250a      	movs	r5, #10
 800786a:	e011      	b.n	8007890 <_puts_r+0x88>
 800786c:	4b1b      	ldr	r3, [pc, #108]	; (80078dc <_puts_r+0xd4>)
 800786e:	429c      	cmp	r4, r3
 8007870:	d101      	bne.n	8007876 <_puts_r+0x6e>
 8007872:	68ac      	ldr	r4, [r5, #8]
 8007874:	e7da      	b.n	800782c <_puts_r+0x24>
 8007876:	4b1a      	ldr	r3, [pc, #104]	; (80078e0 <_puts_r+0xd8>)
 8007878:	429c      	cmp	r4, r3
 800787a:	bf08      	it	eq
 800787c:	68ec      	ldreq	r4, [r5, #12]
 800787e:	e7d5      	b.n	800782c <_puts_r+0x24>
 8007880:	4621      	mov	r1, r4
 8007882:	4628      	mov	r0, r5
 8007884:	f000 f888 	bl	8007998 <__swsetup_r>
 8007888:	2800      	cmp	r0, #0
 800788a:	d0dd      	beq.n	8007848 <_puts_r+0x40>
 800788c:	f04f 35ff 	mov.w	r5, #4294967295
 8007890:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007892:	07da      	lsls	r2, r3, #31
 8007894:	d405      	bmi.n	80078a2 <_puts_r+0x9a>
 8007896:	89a3      	ldrh	r3, [r4, #12]
 8007898:	059b      	lsls	r3, r3, #22
 800789a:	d402      	bmi.n	80078a2 <_puts_r+0x9a>
 800789c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800789e:	f001 f923 	bl	8008ae8 <__retarget_lock_release_recursive>
 80078a2:	4628      	mov	r0, r5
 80078a4:	bd70      	pop	{r4, r5, r6, pc}
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	da04      	bge.n	80078b4 <_puts_r+0xac>
 80078aa:	69a2      	ldr	r2, [r4, #24]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	dc06      	bgt.n	80078be <_puts_r+0xb6>
 80078b0:	290a      	cmp	r1, #10
 80078b2:	d004      	beq.n	80078be <_puts_r+0xb6>
 80078b4:	6823      	ldr	r3, [r4, #0]
 80078b6:	1c5a      	adds	r2, r3, #1
 80078b8:	6022      	str	r2, [r4, #0]
 80078ba:	7019      	strb	r1, [r3, #0]
 80078bc:	e7c5      	b.n	800784a <_puts_r+0x42>
 80078be:	4622      	mov	r2, r4
 80078c0:	4628      	mov	r0, r5
 80078c2:	f000 f817 	bl	80078f4 <__swbuf_r>
 80078c6:	3001      	adds	r0, #1
 80078c8:	d1bf      	bne.n	800784a <_puts_r+0x42>
 80078ca:	e7df      	b.n	800788c <_puts_r+0x84>
 80078cc:	6823      	ldr	r3, [r4, #0]
 80078ce:	250a      	movs	r5, #10
 80078d0:	1c5a      	adds	r2, r3, #1
 80078d2:	6022      	str	r2, [r4, #0]
 80078d4:	701d      	strb	r5, [r3, #0]
 80078d6:	e7db      	b.n	8007890 <_puts_r+0x88>
 80078d8:	08009ea0 	.word	0x08009ea0
 80078dc:	08009ec0 	.word	0x08009ec0
 80078e0:	08009e80 	.word	0x08009e80

080078e4 <puts>:
 80078e4:	4b02      	ldr	r3, [pc, #8]	; (80078f0 <puts+0xc>)
 80078e6:	4601      	mov	r1, r0
 80078e8:	6818      	ldr	r0, [r3, #0]
 80078ea:	f7ff bf8d 	b.w	8007808 <_puts_r>
 80078ee:	bf00      	nop
 80078f0:	2000000c 	.word	0x2000000c

080078f4 <__swbuf_r>:
 80078f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f6:	460e      	mov	r6, r1
 80078f8:	4614      	mov	r4, r2
 80078fa:	4605      	mov	r5, r0
 80078fc:	b118      	cbz	r0, 8007906 <__swbuf_r+0x12>
 80078fe:	6983      	ldr	r3, [r0, #24]
 8007900:	b90b      	cbnz	r3, 8007906 <__swbuf_r+0x12>
 8007902:	f001 f84d 	bl	80089a0 <__sinit>
 8007906:	4b21      	ldr	r3, [pc, #132]	; (800798c <__swbuf_r+0x98>)
 8007908:	429c      	cmp	r4, r3
 800790a:	d12b      	bne.n	8007964 <__swbuf_r+0x70>
 800790c:	686c      	ldr	r4, [r5, #4]
 800790e:	69a3      	ldr	r3, [r4, #24]
 8007910:	60a3      	str	r3, [r4, #8]
 8007912:	89a3      	ldrh	r3, [r4, #12]
 8007914:	071a      	lsls	r2, r3, #28
 8007916:	d52f      	bpl.n	8007978 <__swbuf_r+0x84>
 8007918:	6923      	ldr	r3, [r4, #16]
 800791a:	b36b      	cbz	r3, 8007978 <__swbuf_r+0x84>
 800791c:	6923      	ldr	r3, [r4, #16]
 800791e:	6820      	ldr	r0, [r4, #0]
 8007920:	1ac0      	subs	r0, r0, r3
 8007922:	6963      	ldr	r3, [r4, #20]
 8007924:	b2f6      	uxtb	r6, r6
 8007926:	4283      	cmp	r3, r0
 8007928:	4637      	mov	r7, r6
 800792a:	dc04      	bgt.n	8007936 <__swbuf_r+0x42>
 800792c:	4621      	mov	r1, r4
 800792e:	4628      	mov	r0, r5
 8007930:	f000 ffa2 	bl	8008878 <_fflush_r>
 8007934:	bb30      	cbnz	r0, 8007984 <__swbuf_r+0x90>
 8007936:	68a3      	ldr	r3, [r4, #8]
 8007938:	3b01      	subs	r3, #1
 800793a:	60a3      	str	r3, [r4, #8]
 800793c:	6823      	ldr	r3, [r4, #0]
 800793e:	1c5a      	adds	r2, r3, #1
 8007940:	6022      	str	r2, [r4, #0]
 8007942:	701e      	strb	r6, [r3, #0]
 8007944:	6963      	ldr	r3, [r4, #20]
 8007946:	3001      	adds	r0, #1
 8007948:	4283      	cmp	r3, r0
 800794a:	d004      	beq.n	8007956 <__swbuf_r+0x62>
 800794c:	89a3      	ldrh	r3, [r4, #12]
 800794e:	07db      	lsls	r3, r3, #31
 8007950:	d506      	bpl.n	8007960 <__swbuf_r+0x6c>
 8007952:	2e0a      	cmp	r6, #10
 8007954:	d104      	bne.n	8007960 <__swbuf_r+0x6c>
 8007956:	4621      	mov	r1, r4
 8007958:	4628      	mov	r0, r5
 800795a:	f000 ff8d 	bl	8008878 <_fflush_r>
 800795e:	b988      	cbnz	r0, 8007984 <__swbuf_r+0x90>
 8007960:	4638      	mov	r0, r7
 8007962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007964:	4b0a      	ldr	r3, [pc, #40]	; (8007990 <__swbuf_r+0x9c>)
 8007966:	429c      	cmp	r4, r3
 8007968:	d101      	bne.n	800796e <__swbuf_r+0x7a>
 800796a:	68ac      	ldr	r4, [r5, #8]
 800796c:	e7cf      	b.n	800790e <__swbuf_r+0x1a>
 800796e:	4b09      	ldr	r3, [pc, #36]	; (8007994 <__swbuf_r+0xa0>)
 8007970:	429c      	cmp	r4, r3
 8007972:	bf08      	it	eq
 8007974:	68ec      	ldreq	r4, [r5, #12]
 8007976:	e7ca      	b.n	800790e <__swbuf_r+0x1a>
 8007978:	4621      	mov	r1, r4
 800797a:	4628      	mov	r0, r5
 800797c:	f000 f80c 	bl	8007998 <__swsetup_r>
 8007980:	2800      	cmp	r0, #0
 8007982:	d0cb      	beq.n	800791c <__swbuf_r+0x28>
 8007984:	f04f 37ff 	mov.w	r7, #4294967295
 8007988:	e7ea      	b.n	8007960 <__swbuf_r+0x6c>
 800798a:	bf00      	nop
 800798c:	08009ea0 	.word	0x08009ea0
 8007990:	08009ec0 	.word	0x08009ec0
 8007994:	08009e80 	.word	0x08009e80

08007998 <__swsetup_r>:
 8007998:	4b32      	ldr	r3, [pc, #200]	; (8007a64 <__swsetup_r+0xcc>)
 800799a:	b570      	push	{r4, r5, r6, lr}
 800799c:	681d      	ldr	r5, [r3, #0]
 800799e:	4606      	mov	r6, r0
 80079a0:	460c      	mov	r4, r1
 80079a2:	b125      	cbz	r5, 80079ae <__swsetup_r+0x16>
 80079a4:	69ab      	ldr	r3, [r5, #24]
 80079a6:	b913      	cbnz	r3, 80079ae <__swsetup_r+0x16>
 80079a8:	4628      	mov	r0, r5
 80079aa:	f000 fff9 	bl	80089a0 <__sinit>
 80079ae:	4b2e      	ldr	r3, [pc, #184]	; (8007a68 <__swsetup_r+0xd0>)
 80079b0:	429c      	cmp	r4, r3
 80079b2:	d10f      	bne.n	80079d4 <__swsetup_r+0x3c>
 80079b4:	686c      	ldr	r4, [r5, #4]
 80079b6:	89a3      	ldrh	r3, [r4, #12]
 80079b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80079bc:	0719      	lsls	r1, r3, #28
 80079be:	d42c      	bmi.n	8007a1a <__swsetup_r+0x82>
 80079c0:	06dd      	lsls	r5, r3, #27
 80079c2:	d411      	bmi.n	80079e8 <__swsetup_r+0x50>
 80079c4:	2309      	movs	r3, #9
 80079c6:	6033      	str	r3, [r6, #0]
 80079c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80079cc:	81a3      	strh	r3, [r4, #12]
 80079ce:	f04f 30ff 	mov.w	r0, #4294967295
 80079d2:	e03e      	b.n	8007a52 <__swsetup_r+0xba>
 80079d4:	4b25      	ldr	r3, [pc, #148]	; (8007a6c <__swsetup_r+0xd4>)
 80079d6:	429c      	cmp	r4, r3
 80079d8:	d101      	bne.n	80079de <__swsetup_r+0x46>
 80079da:	68ac      	ldr	r4, [r5, #8]
 80079dc:	e7eb      	b.n	80079b6 <__swsetup_r+0x1e>
 80079de:	4b24      	ldr	r3, [pc, #144]	; (8007a70 <__swsetup_r+0xd8>)
 80079e0:	429c      	cmp	r4, r3
 80079e2:	bf08      	it	eq
 80079e4:	68ec      	ldreq	r4, [r5, #12]
 80079e6:	e7e6      	b.n	80079b6 <__swsetup_r+0x1e>
 80079e8:	0758      	lsls	r0, r3, #29
 80079ea:	d512      	bpl.n	8007a12 <__swsetup_r+0x7a>
 80079ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079ee:	b141      	cbz	r1, 8007a02 <__swsetup_r+0x6a>
 80079f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079f4:	4299      	cmp	r1, r3
 80079f6:	d002      	beq.n	80079fe <__swsetup_r+0x66>
 80079f8:	4630      	mov	r0, r6
 80079fa:	f001 fc8b 	bl	8009314 <_free_r>
 80079fe:	2300      	movs	r3, #0
 8007a00:	6363      	str	r3, [r4, #52]	; 0x34
 8007a02:	89a3      	ldrh	r3, [r4, #12]
 8007a04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a08:	81a3      	strh	r3, [r4, #12]
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	6063      	str	r3, [r4, #4]
 8007a0e:	6923      	ldr	r3, [r4, #16]
 8007a10:	6023      	str	r3, [r4, #0]
 8007a12:	89a3      	ldrh	r3, [r4, #12]
 8007a14:	f043 0308 	orr.w	r3, r3, #8
 8007a18:	81a3      	strh	r3, [r4, #12]
 8007a1a:	6923      	ldr	r3, [r4, #16]
 8007a1c:	b94b      	cbnz	r3, 8007a32 <__swsetup_r+0x9a>
 8007a1e:	89a3      	ldrh	r3, [r4, #12]
 8007a20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007a24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a28:	d003      	beq.n	8007a32 <__swsetup_r+0x9a>
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	f001 f881 	bl	8008b34 <__smakebuf_r>
 8007a32:	89a0      	ldrh	r0, [r4, #12]
 8007a34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a38:	f010 0301 	ands.w	r3, r0, #1
 8007a3c:	d00a      	beq.n	8007a54 <__swsetup_r+0xbc>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	60a3      	str	r3, [r4, #8]
 8007a42:	6963      	ldr	r3, [r4, #20]
 8007a44:	425b      	negs	r3, r3
 8007a46:	61a3      	str	r3, [r4, #24]
 8007a48:	6923      	ldr	r3, [r4, #16]
 8007a4a:	b943      	cbnz	r3, 8007a5e <__swsetup_r+0xc6>
 8007a4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007a50:	d1ba      	bne.n	80079c8 <__swsetup_r+0x30>
 8007a52:	bd70      	pop	{r4, r5, r6, pc}
 8007a54:	0781      	lsls	r1, r0, #30
 8007a56:	bf58      	it	pl
 8007a58:	6963      	ldrpl	r3, [r4, #20]
 8007a5a:	60a3      	str	r3, [r4, #8]
 8007a5c:	e7f4      	b.n	8007a48 <__swsetup_r+0xb0>
 8007a5e:	2000      	movs	r0, #0
 8007a60:	e7f7      	b.n	8007a52 <__swsetup_r+0xba>
 8007a62:	bf00      	nop
 8007a64:	2000000c 	.word	0x2000000c
 8007a68:	08009ea0 	.word	0x08009ea0
 8007a6c:	08009ec0 	.word	0x08009ec0
 8007a70:	08009e80 	.word	0x08009e80

08007a74 <quorem>:
 8007a74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a78:	6903      	ldr	r3, [r0, #16]
 8007a7a:	690c      	ldr	r4, [r1, #16]
 8007a7c:	42a3      	cmp	r3, r4
 8007a7e:	4607      	mov	r7, r0
 8007a80:	f2c0 8081 	blt.w	8007b86 <quorem+0x112>
 8007a84:	3c01      	subs	r4, #1
 8007a86:	f101 0814 	add.w	r8, r1, #20
 8007a8a:	f100 0514 	add.w	r5, r0, #20
 8007a8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a92:	9301      	str	r3, [sp, #4]
 8007a94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007aa4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007aa8:	fbb2 f6f3 	udiv	r6, r2, r3
 8007aac:	d331      	bcc.n	8007b12 <quorem+0x9e>
 8007aae:	f04f 0e00 	mov.w	lr, #0
 8007ab2:	4640      	mov	r0, r8
 8007ab4:	46ac      	mov	ip, r5
 8007ab6:	46f2      	mov	sl, lr
 8007ab8:	f850 2b04 	ldr.w	r2, [r0], #4
 8007abc:	b293      	uxth	r3, r2
 8007abe:	fb06 e303 	mla	r3, r6, r3, lr
 8007ac2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	ebaa 0303 	sub.w	r3, sl, r3
 8007acc:	f8dc a000 	ldr.w	sl, [ip]
 8007ad0:	0c12      	lsrs	r2, r2, #16
 8007ad2:	fa13 f38a 	uxtah	r3, r3, sl
 8007ad6:	fb06 e202 	mla	r2, r6, r2, lr
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	9b00      	ldr	r3, [sp, #0]
 8007ade:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ae2:	b292      	uxth	r2, r2
 8007ae4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ae8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007aec:	f8bd 3000 	ldrh.w	r3, [sp]
 8007af0:	4581      	cmp	r9, r0
 8007af2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007af6:	f84c 3b04 	str.w	r3, [ip], #4
 8007afa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007afe:	d2db      	bcs.n	8007ab8 <quorem+0x44>
 8007b00:	f855 300b 	ldr.w	r3, [r5, fp]
 8007b04:	b92b      	cbnz	r3, 8007b12 <quorem+0x9e>
 8007b06:	9b01      	ldr	r3, [sp, #4]
 8007b08:	3b04      	subs	r3, #4
 8007b0a:	429d      	cmp	r5, r3
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	d32e      	bcc.n	8007b6e <quorem+0xfa>
 8007b10:	613c      	str	r4, [r7, #16]
 8007b12:	4638      	mov	r0, r7
 8007b14:	f001 fae6 	bl	80090e4 <__mcmp>
 8007b18:	2800      	cmp	r0, #0
 8007b1a:	db24      	blt.n	8007b66 <quorem+0xf2>
 8007b1c:	3601      	adds	r6, #1
 8007b1e:	4628      	mov	r0, r5
 8007b20:	f04f 0c00 	mov.w	ip, #0
 8007b24:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b28:	f8d0 e000 	ldr.w	lr, [r0]
 8007b2c:	b293      	uxth	r3, r2
 8007b2e:	ebac 0303 	sub.w	r3, ip, r3
 8007b32:	0c12      	lsrs	r2, r2, #16
 8007b34:	fa13 f38e 	uxtah	r3, r3, lr
 8007b38:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007b3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b46:	45c1      	cmp	r9, r8
 8007b48:	f840 3b04 	str.w	r3, [r0], #4
 8007b4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007b50:	d2e8      	bcs.n	8007b24 <quorem+0xb0>
 8007b52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b5a:	b922      	cbnz	r2, 8007b66 <quorem+0xf2>
 8007b5c:	3b04      	subs	r3, #4
 8007b5e:	429d      	cmp	r5, r3
 8007b60:	461a      	mov	r2, r3
 8007b62:	d30a      	bcc.n	8007b7a <quorem+0x106>
 8007b64:	613c      	str	r4, [r7, #16]
 8007b66:	4630      	mov	r0, r6
 8007b68:	b003      	add	sp, #12
 8007b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b6e:	6812      	ldr	r2, [r2, #0]
 8007b70:	3b04      	subs	r3, #4
 8007b72:	2a00      	cmp	r2, #0
 8007b74:	d1cc      	bne.n	8007b10 <quorem+0x9c>
 8007b76:	3c01      	subs	r4, #1
 8007b78:	e7c7      	b.n	8007b0a <quorem+0x96>
 8007b7a:	6812      	ldr	r2, [r2, #0]
 8007b7c:	3b04      	subs	r3, #4
 8007b7e:	2a00      	cmp	r2, #0
 8007b80:	d1f0      	bne.n	8007b64 <quorem+0xf0>
 8007b82:	3c01      	subs	r4, #1
 8007b84:	e7eb      	b.n	8007b5e <quorem+0xea>
 8007b86:	2000      	movs	r0, #0
 8007b88:	e7ee      	b.n	8007b68 <quorem+0xf4>
 8007b8a:	0000      	movs	r0, r0
 8007b8c:	0000      	movs	r0, r0
	...

08007b90 <_dtoa_r>:
 8007b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b94:	ed2d 8b04 	vpush	{d8-d9}
 8007b98:	ec57 6b10 	vmov	r6, r7, d0
 8007b9c:	b093      	sub	sp, #76	; 0x4c
 8007b9e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007ba0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ba4:	9106      	str	r1, [sp, #24]
 8007ba6:	ee10 aa10 	vmov	sl, s0
 8007baa:	4604      	mov	r4, r0
 8007bac:	9209      	str	r2, [sp, #36]	; 0x24
 8007bae:	930c      	str	r3, [sp, #48]	; 0x30
 8007bb0:	46bb      	mov	fp, r7
 8007bb2:	b975      	cbnz	r5, 8007bd2 <_dtoa_r+0x42>
 8007bb4:	2010      	movs	r0, #16
 8007bb6:	f000 fffd 	bl	8008bb4 <malloc>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	6260      	str	r0, [r4, #36]	; 0x24
 8007bbe:	b920      	cbnz	r0, 8007bca <_dtoa_r+0x3a>
 8007bc0:	4ba7      	ldr	r3, [pc, #668]	; (8007e60 <_dtoa_r+0x2d0>)
 8007bc2:	21ea      	movs	r1, #234	; 0xea
 8007bc4:	48a7      	ldr	r0, [pc, #668]	; (8007e64 <_dtoa_r+0x2d4>)
 8007bc6:	f001 fe45 	bl	8009854 <__assert_func>
 8007bca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007bce:	6005      	str	r5, [r0, #0]
 8007bd0:	60c5      	str	r5, [r0, #12]
 8007bd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bd4:	6819      	ldr	r1, [r3, #0]
 8007bd6:	b151      	cbz	r1, 8007bee <_dtoa_r+0x5e>
 8007bd8:	685a      	ldr	r2, [r3, #4]
 8007bda:	604a      	str	r2, [r1, #4]
 8007bdc:	2301      	movs	r3, #1
 8007bde:	4093      	lsls	r3, r2
 8007be0:	608b      	str	r3, [r1, #8]
 8007be2:	4620      	mov	r0, r4
 8007be4:	f001 f83c 	bl	8008c60 <_Bfree>
 8007be8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bea:	2200      	movs	r2, #0
 8007bec:	601a      	str	r2, [r3, #0]
 8007bee:	1e3b      	subs	r3, r7, #0
 8007bf0:	bfaa      	itet	ge
 8007bf2:	2300      	movge	r3, #0
 8007bf4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007bf8:	f8c8 3000 	strge.w	r3, [r8]
 8007bfc:	4b9a      	ldr	r3, [pc, #616]	; (8007e68 <_dtoa_r+0x2d8>)
 8007bfe:	bfbc      	itt	lt
 8007c00:	2201      	movlt	r2, #1
 8007c02:	f8c8 2000 	strlt.w	r2, [r8]
 8007c06:	ea33 030b 	bics.w	r3, r3, fp
 8007c0a:	d11b      	bne.n	8007c44 <_dtoa_r+0xb4>
 8007c0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c0e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c12:	6013      	str	r3, [r2, #0]
 8007c14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c18:	4333      	orrs	r3, r6
 8007c1a:	f000 8592 	beq.w	8008742 <_dtoa_r+0xbb2>
 8007c1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c20:	b963      	cbnz	r3, 8007c3c <_dtoa_r+0xac>
 8007c22:	4b92      	ldr	r3, [pc, #584]	; (8007e6c <_dtoa_r+0x2dc>)
 8007c24:	e022      	b.n	8007c6c <_dtoa_r+0xdc>
 8007c26:	4b92      	ldr	r3, [pc, #584]	; (8007e70 <_dtoa_r+0x2e0>)
 8007c28:	9301      	str	r3, [sp, #4]
 8007c2a:	3308      	adds	r3, #8
 8007c2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c2e:	6013      	str	r3, [r2, #0]
 8007c30:	9801      	ldr	r0, [sp, #4]
 8007c32:	b013      	add	sp, #76	; 0x4c
 8007c34:	ecbd 8b04 	vpop	{d8-d9}
 8007c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c3c:	4b8b      	ldr	r3, [pc, #556]	; (8007e6c <_dtoa_r+0x2dc>)
 8007c3e:	9301      	str	r3, [sp, #4]
 8007c40:	3303      	adds	r3, #3
 8007c42:	e7f3      	b.n	8007c2c <_dtoa_r+0x9c>
 8007c44:	2200      	movs	r2, #0
 8007c46:	2300      	movs	r3, #0
 8007c48:	4650      	mov	r0, sl
 8007c4a:	4659      	mov	r1, fp
 8007c4c:	f7f8 ff3c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c50:	ec4b ab19 	vmov	d9, sl, fp
 8007c54:	4680      	mov	r8, r0
 8007c56:	b158      	cbz	r0, 8007c70 <_dtoa_r+0xe0>
 8007c58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	6013      	str	r3, [r2, #0]
 8007c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f000 856b 	beq.w	800873c <_dtoa_r+0xbac>
 8007c66:	4883      	ldr	r0, [pc, #524]	; (8007e74 <_dtoa_r+0x2e4>)
 8007c68:	6018      	str	r0, [r3, #0]
 8007c6a:	1e43      	subs	r3, r0, #1
 8007c6c:	9301      	str	r3, [sp, #4]
 8007c6e:	e7df      	b.n	8007c30 <_dtoa_r+0xa0>
 8007c70:	ec4b ab10 	vmov	d0, sl, fp
 8007c74:	aa10      	add	r2, sp, #64	; 0x40
 8007c76:	a911      	add	r1, sp, #68	; 0x44
 8007c78:	4620      	mov	r0, r4
 8007c7a:	f001 fad9 	bl	8009230 <__d2b>
 8007c7e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007c82:	ee08 0a10 	vmov	s16, r0
 8007c86:	2d00      	cmp	r5, #0
 8007c88:	f000 8084 	beq.w	8007d94 <_dtoa_r+0x204>
 8007c8c:	ee19 3a90 	vmov	r3, s19
 8007c90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c94:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007c98:	4656      	mov	r6, sl
 8007c9a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007c9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007ca2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007ca6:	4b74      	ldr	r3, [pc, #464]	; (8007e78 <_dtoa_r+0x2e8>)
 8007ca8:	2200      	movs	r2, #0
 8007caa:	4630      	mov	r0, r6
 8007cac:	4639      	mov	r1, r7
 8007cae:	f7f8 faeb 	bl	8000288 <__aeabi_dsub>
 8007cb2:	a365      	add	r3, pc, #404	; (adr r3, 8007e48 <_dtoa_r+0x2b8>)
 8007cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb8:	f7f8 fc9e 	bl	80005f8 <__aeabi_dmul>
 8007cbc:	a364      	add	r3, pc, #400	; (adr r3, 8007e50 <_dtoa_r+0x2c0>)
 8007cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc2:	f7f8 fae3 	bl	800028c <__adddf3>
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	4628      	mov	r0, r5
 8007cca:	460f      	mov	r7, r1
 8007ccc:	f7f8 fc2a 	bl	8000524 <__aeabi_i2d>
 8007cd0:	a361      	add	r3, pc, #388	; (adr r3, 8007e58 <_dtoa_r+0x2c8>)
 8007cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd6:	f7f8 fc8f 	bl	80005f8 <__aeabi_dmul>
 8007cda:	4602      	mov	r2, r0
 8007cdc:	460b      	mov	r3, r1
 8007cde:	4630      	mov	r0, r6
 8007ce0:	4639      	mov	r1, r7
 8007ce2:	f7f8 fad3 	bl	800028c <__adddf3>
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	460f      	mov	r7, r1
 8007cea:	f7f8 ff35 	bl	8000b58 <__aeabi_d2iz>
 8007cee:	2200      	movs	r2, #0
 8007cf0:	9000      	str	r0, [sp, #0]
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	4639      	mov	r1, r7
 8007cf8:	f7f8 fef0 	bl	8000adc <__aeabi_dcmplt>
 8007cfc:	b150      	cbz	r0, 8007d14 <_dtoa_r+0x184>
 8007cfe:	9800      	ldr	r0, [sp, #0]
 8007d00:	f7f8 fc10 	bl	8000524 <__aeabi_i2d>
 8007d04:	4632      	mov	r2, r6
 8007d06:	463b      	mov	r3, r7
 8007d08:	f7f8 fede 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d0c:	b910      	cbnz	r0, 8007d14 <_dtoa_r+0x184>
 8007d0e:	9b00      	ldr	r3, [sp, #0]
 8007d10:	3b01      	subs	r3, #1
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	9b00      	ldr	r3, [sp, #0]
 8007d16:	2b16      	cmp	r3, #22
 8007d18:	d85a      	bhi.n	8007dd0 <_dtoa_r+0x240>
 8007d1a:	9a00      	ldr	r2, [sp, #0]
 8007d1c:	4b57      	ldr	r3, [pc, #348]	; (8007e7c <_dtoa_r+0x2ec>)
 8007d1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d26:	ec51 0b19 	vmov	r0, r1, d9
 8007d2a:	f7f8 fed7 	bl	8000adc <__aeabi_dcmplt>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	d050      	beq.n	8007dd4 <_dtoa_r+0x244>
 8007d32:	9b00      	ldr	r3, [sp, #0]
 8007d34:	3b01      	subs	r3, #1
 8007d36:	9300      	str	r3, [sp, #0]
 8007d38:	2300      	movs	r3, #0
 8007d3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d3e:	1b5d      	subs	r5, r3, r5
 8007d40:	1e6b      	subs	r3, r5, #1
 8007d42:	9305      	str	r3, [sp, #20]
 8007d44:	bf45      	ittet	mi
 8007d46:	f1c5 0301 	rsbmi	r3, r5, #1
 8007d4a:	9304      	strmi	r3, [sp, #16]
 8007d4c:	2300      	movpl	r3, #0
 8007d4e:	2300      	movmi	r3, #0
 8007d50:	bf4c      	ite	mi
 8007d52:	9305      	strmi	r3, [sp, #20]
 8007d54:	9304      	strpl	r3, [sp, #16]
 8007d56:	9b00      	ldr	r3, [sp, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	db3d      	blt.n	8007dd8 <_dtoa_r+0x248>
 8007d5c:	9b05      	ldr	r3, [sp, #20]
 8007d5e:	9a00      	ldr	r2, [sp, #0]
 8007d60:	920a      	str	r2, [sp, #40]	; 0x28
 8007d62:	4413      	add	r3, r2
 8007d64:	9305      	str	r3, [sp, #20]
 8007d66:	2300      	movs	r3, #0
 8007d68:	9307      	str	r3, [sp, #28]
 8007d6a:	9b06      	ldr	r3, [sp, #24]
 8007d6c:	2b09      	cmp	r3, #9
 8007d6e:	f200 8089 	bhi.w	8007e84 <_dtoa_r+0x2f4>
 8007d72:	2b05      	cmp	r3, #5
 8007d74:	bfc4      	itt	gt
 8007d76:	3b04      	subgt	r3, #4
 8007d78:	9306      	strgt	r3, [sp, #24]
 8007d7a:	9b06      	ldr	r3, [sp, #24]
 8007d7c:	f1a3 0302 	sub.w	r3, r3, #2
 8007d80:	bfcc      	ite	gt
 8007d82:	2500      	movgt	r5, #0
 8007d84:	2501      	movle	r5, #1
 8007d86:	2b03      	cmp	r3, #3
 8007d88:	f200 8087 	bhi.w	8007e9a <_dtoa_r+0x30a>
 8007d8c:	e8df f003 	tbb	[pc, r3]
 8007d90:	59383a2d 	.word	0x59383a2d
 8007d94:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007d98:	441d      	add	r5, r3
 8007d9a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007d9e:	2b20      	cmp	r3, #32
 8007da0:	bfc1      	itttt	gt
 8007da2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007da6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007daa:	fa0b f303 	lslgt.w	r3, fp, r3
 8007dae:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007db2:	bfda      	itte	le
 8007db4:	f1c3 0320 	rsble	r3, r3, #32
 8007db8:	fa06 f003 	lslle.w	r0, r6, r3
 8007dbc:	4318      	orrgt	r0, r3
 8007dbe:	f7f8 fba1 	bl	8000504 <__aeabi_ui2d>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	4606      	mov	r6, r0
 8007dc6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007dca:	3d01      	subs	r5, #1
 8007dcc:	930e      	str	r3, [sp, #56]	; 0x38
 8007dce:	e76a      	b.n	8007ca6 <_dtoa_r+0x116>
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	e7b2      	b.n	8007d3a <_dtoa_r+0x1aa>
 8007dd4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007dd6:	e7b1      	b.n	8007d3c <_dtoa_r+0x1ac>
 8007dd8:	9b04      	ldr	r3, [sp, #16]
 8007dda:	9a00      	ldr	r2, [sp, #0]
 8007ddc:	1a9b      	subs	r3, r3, r2
 8007dde:	9304      	str	r3, [sp, #16]
 8007de0:	4253      	negs	r3, r2
 8007de2:	9307      	str	r3, [sp, #28]
 8007de4:	2300      	movs	r3, #0
 8007de6:	930a      	str	r3, [sp, #40]	; 0x28
 8007de8:	e7bf      	b.n	8007d6a <_dtoa_r+0x1da>
 8007dea:	2300      	movs	r3, #0
 8007dec:	9308      	str	r3, [sp, #32]
 8007dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	dc55      	bgt.n	8007ea0 <_dtoa_r+0x310>
 8007df4:	2301      	movs	r3, #1
 8007df6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	9209      	str	r2, [sp, #36]	; 0x24
 8007dfe:	e00c      	b.n	8007e1a <_dtoa_r+0x28a>
 8007e00:	2301      	movs	r3, #1
 8007e02:	e7f3      	b.n	8007dec <_dtoa_r+0x25c>
 8007e04:	2300      	movs	r3, #0
 8007e06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e08:	9308      	str	r3, [sp, #32]
 8007e0a:	9b00      	ldr	r3, [sp, #0]
 8007e0c:	4413      	add	r3, r2
 8007e0e:	9302      	str	r3, [sp, #8]
 8007e10:	3301      	adds	r3, #1
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	9303      	str	r3, [sp, #12]
 8007e16:	bfb8      	it	lt
 8007e18:	2301      	movlt	r3, #1
 8007e1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	6042      	str	r2, [r0, #4]
 8007e20:	2204      	movs	r2, #4
 8007e22:	f102 0614 	add.w	r6, r2, #20
 8007e26:	429e      	cmp	r6, r3
 8007e28:	6841      	ldr	r1, [r0, #4]
 8007e2a:	d93d      	bls.n	8007ea8 <_dtoa_r+0x318>
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f000 fed7 	bl	8008be0 <_Balloc>
 8007e32:	9001      	str	r0, [sp, #4]
 8007e34:	2800      	cmp	r0, #0
 8007e36:	d13b      	bne.n	8007eb0 <_dtoa_r+0x320>
 8007e38:	4b11      	ldr	r3, [pc, #68]	; (8007e80 <_dtoa_r+0x2f0>)
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e40:	e6c0      	b.n	8007bc4 <_dtoa_r+0x34>
 8007e42:	2301      	movs	r3, #1
 8007e44:	e7df      	b.n	8007e06 <_dtoa_r+0x276>
 8007e46:	bf00      	nop
 8007e48:	636f4361 	.word	0x636f4361
 8007e4c:	3fd287a7 	.word	0x3fd287a7
 8007e50:	8b60c8b3 	.word	0x8b60c8b3
 8007e54:	3fc68a28 	.word	0x3fc68a28
 8007e58:	509f79fb 	.word	0x509f79fb
 8007e5c:	3fd34413 	.word	0x3fd34413
 8007e60:	08009dfd 	.word	0x08009dfd
 8007e64:	08009e14 	.word	0x08009e14
 8007e68:	7ff00000 	.word	0x7ff00000
 8007e6c:	08009df9 	.word	0x08009df9
 8007e70:	08009df0 	.word	0x08009df0
 8007e74:	08009dcd 	.word	0x08009dcd
 8007e78:	3ff80000 	.word	0x3ff80000
 8007e7c:	08009f68 	.word	0x08009f68
 8007e80:	08009e6f 	.word	0x08009e6f
 8007e84:	2501      	movs	r5, #1
 8007e86:	2300      	movs	r3, #0
 8007e88:	9306      	str	r3, [sp, #24]
 8007e8a:	9508      	str	r5, [sp, #32]
 8007e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8007e90:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007e94:	2200      	movs	r2, #0
 8007e96:	2312      	movs	r3, #18
 8007e98:	e7b0      	b.n	8007dfc <_dtoa_r+0x26c>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	9308      	str	r3, [sp, #32]
 8007e9e:	e7f5      	b.n	8007e8c <_dtoa_r+0x2fc>
 8007ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ea2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007ea6:	e7b8      	b.n	8007e1a <_dtoa_r+0x28a>
 8007ea8:	3101      	adds	r1, #1
 8007eaa:	6041      	str	r1, [r0, #4]
 8007eac:	0052      	lsls	r2, r2, #1
 8007eae:	e7b8      	b.n	8007e22 <_dtoa_r+0x292>
 8007eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007eb2:	9a01      	ldr	r2, [sp, #4]
 8007eb4:	601a      	str	r2, [r3, #0]
 8007eb6:	9b03      	ldr	r3, [sp, #12]
 8007eb8:	2b0e      	cmp	r3, #14
 8007eba:	f200 809d 	bhi.w	8007ff8 <_dtoa_r+0x468>
 8007ebe:	2d00      	cmp	r5, #0
 8007ec0:	f000 809a 	beq.w	8007ff8 <_dtoa_r+0x468>
 8007ec4:	9b00      	ldr	r3, [sp, #0]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	dd32      	ble.n	8007f30 <_dtoa_r+0x3a0>
 8007eca:	4ab7      	ldr	r2, [pc, #732]	; (80081a8 <_dtoa_r+0x618>)
 8007ecc:	f003 030f 	and.w	r3, r3, #15
 8007ed0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007ed4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ed8:	9b00      	ldr	r3, [sp, #0]
 8007eda:	05d8      	lsls	r0, r3, #23
 8007edc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007ee0:	d516      	bpl.n	8007f10 <_dtoa_r+0x380>
 8007ee2:	4bb2      	ldr	r3, [pc, #712]	; (80081ac <_dtoa_r+0x61c>)
 8007ee4:	ec51 0b19 	vmov	r0, r1, d9
 8007ee8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007eec:	f7f8 fcae 	bl	800084c <__aeabi_ddiv>
 8007ef0:	f007 070f 	and.w	r7, r7, #15
 8007ef4:	4682      	mov	sl, r0
 8007ef6:	468b      	mov	fp, r1
 8007ef8:	2503      	movs	r5, #3
 8007efa:	4eac      	ldr	r6, [pc, #688]	; (80081ac <_dtoa_r+0x61c>)
 8007efc:	b957      	cbnz	r7, 8007f14 <_dtoa_r+0x384>
 8007efe:	4642      	mov	r2, r8
 8007f00:	464b      	mov	r3, r9
 8007f02:	4650      	mov	r0, sl
 8007f04:	4659      	mov	r1, fp
 8007f06:	f7f8 fca1 	bl	800084c <__aeabi_ddiv>
 8007f0a:	4682      	mov	sl, r0
 8007f0c:	468b      	mov	fp, r1
 8007f0e:	e028      	b.n	8007f62 <_dtoa_r+0x3d2>
 8007f10:	2502      	movs	r5, #2
 8007f12:	e7f2      	b.n	8007efa <_dtoa_r+0x36a>
 8007f14:	07f9      	lsls	r1, r7, #31
 8007f16:	d508      	bpl.n	8007f2a <_dtoa_r+0x39a>
 8007f18:	4640      	mov	r0, r8
 8007f1a:	4649      	mov	r1, r9
 8007f1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f20:	f7f8 fb6a 	bl	80005f8 <__aeabi_dmul>
 8007f24:	3501      	adds	r5, #1
 8007f26:	4680      	mov	r8, r0
 8007f28:	4689      	mov	r9, r1
 8007f2a:	107f      	asrs	r7, r7, #1
 8007f2c:	3608      	adds	r6, #8
 8007f2e:	e7e5      	b.n	8007efc <_dtoa_r+0x36c>
 8007f30:	f000 809b 	beq.w	800806a <_dtoa_r+0x4da>
 8007f34:	9b00      	ldr	r3, [sp, #0]
 8007f36:	4f9d      	ldr	r7, [pc, #628]	; (80081ac <_dtoa_r+0x61c>)
 8007f38:	425e      	negs	r6, r3
 8007f3a:	4b9b      	ldr	r3, [pc, #620]	; (80081a8 <_dtoa_r+0x618>)
 8007f3c:	f006 020f 	and.w	r2, r6, #15
 8007f40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f48:	ec51 0b19 	vmov	r0, r1, d9
 8007f4c:	f7f8 fb54 	bl	80005f8 <__aeabi_dmul>
 8007f50:	1136      	asrs	r6, r6, #4
 8007f52:	4682      	mov	sl, r0
 8007f54:	468b      	mov	fp, r1
 8007f56:	2300      	movs	r3, #0
 8007f58:	2502      	movs	r5, #2
 8007f5a:	2e00      	cmp	r6, #0
 8007f5c:	d17a      	bne.n	8008054 <_dtoa_r+0x4c4>
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d1d3      	bne.n	8007f0a <_dtoa_r+0x37a>
 8007f62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 8082 	beq.w	800806e <_dtoa_r+0x4de>
 8007f6a:	4b91      	ldr	r3, [pc, #580]	; (80081b0 <_dtoa_r+0x620>)
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	4650      	mov	r0, sl
 8007f70:	4659      	mov	r1, fp
 8007f72:	f7f8 fdb3 	bl	8000adc <__aeabi_dcmplt>
 8007f76:	2800      	cmp	r0, #0
 8007f78:	d079      	beq.n	800806e <_dtoa_r+0x4de>
 8007f7a:	9b03      	ldr	r3, [sp, #12]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d076      	beq.n	800806e <_dtoa_r+0x4de>
 8007f80:	9b02      	ldr	r3, [sp, #8]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	dd36      	ble.n	8007ff4 <_dtoa_r+0x464>
 8007f86:	9b00      	ldr	r3, [sp, #0]
 8007f88:	4650      	mov	r0, sl
 8007f8a:	4659      	mov	r1, fp
 8007f8c:	1e5f      	subs	r7, r3, #1
 8007f8e:	2200      	movs	r2, #0
 8007f90:	4b88      	ldr	r3, [pc, #544]	; (80081b4 <_dtoa_r+0x624>)
 8007f92:	f7f8 fb31 	bl	80005f8 <__aeabi_dmul>
 8007f96:	9e02      	ldr	r6, [sp, #8]
 8007f98:	4682      	mov	sl, r0
 8007f9a:	468b      	mov	fp, r1
 8007f9c:	3501      	adds	r5, #1
 8007f9e:	4628      	mov	r0, r5
 8007fa0:	f7f8 fac0 	bl	8000524 <__aeabi_i2d>
 8007fa4:	4652      	mov	r2, sl
 8007fa6:	465b      	mov	r3, fp
 8007fa8:	f7f8 fb26 	bl	80005f8 <__aeabi_dmul>
 8007fac:	4b82      	ldr	r3, [pc, #520]	; (80081b8 <_dtoa_r+0x628>)
 8007fae:	2200      	movs	r2, #0
 8007fb0:	f7f8 f96c 	bl	800028c <__adddf3>
 8007fb4:	46d0      	mov	r8, sl
 8007fb6:	46d9      	mov	r9, fp
 8007fb8:	4682      	mov	sl, r0
 8007fba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007fbe:	2e00      	cmp	r6, #0
 8007fc0:	d158      	bne.n	8008074 <_dtoa_r+0x4e4>
 8007fc2:	4b7e      	ldr	r3, [pc, #504]	; (80081bc <_dtoa_r+0x62c>)
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	4640      	mov	r0, r8
 8007fc8:	4649      	mov	r1, r9
 8007fca:	f7f8 f95d 	bl	8000288 <__aeabi_dsub>
 8007fce:	4652      	mov	r2, sl
 8007fd0:	465b      	mov	r3, fp
 8007fd2:	4680      	mov	r8, r0
 8007fd4:	4689      	mov	r9, r1
 8007fd6:	f7f8 fd9f 	bl	8000b18 <__aeabi_dcmpgt>
 8007fda:	2800      	cmp	r0, #0
 8007fdc:	f040 8295 	bne.w	800850a <_dtoa_r+0x97a>
 8007fe0:	4652      	mov	r2, sl
 8007fe2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007fe6:	4640      	mov	r0, r8
 8007fe8:	4649      	mov	r1, r9
 8007fea:	f7f8 fd77 	bl	8000adc <__aeabi_dcmplt>
 8007fee:	2800      	cmp	r0, #0
 8007ff0:	f040 8289 	bne.w	8008506 <_dtoa_r+0x976>
 8007ff4:	ec5b ab19 	vmov	sl, fp, d9
 8007ff8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f2c0 8148 	blt.w	8008290 <_dtoa_r+0x700>
 8008000:	9a00      	ldr	r2, [sp, #0]
 8008002:	2a0e      	cmp	r2, #14
 8008004:	f300 8144 	bgt.w	8008290 <_dtoa_r+0x700>
 8008008:	4b67      	ldr	r3, [pc, #412]	; (80081a8 <_dtoa_r+0x618>)
 800800a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800800e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008014:	2b00      	cmp	r3, #0
 8008016:	f280 80d5 	bge.w	80081c4 <_dtoa_r+0x634>
 800801a:	9b03      	ldr	r3, [sp, #12]
 800801c:	2b00      	cmp	r3, #0
 800801e:	f300 80d1 	bgt.w	80081c4 <_dtoa_r+0x634>
 8008022:	f040 826f 	bne.w	8008504 <_dtoa_r+0x974>
 8008026:	4b65      	ldr	r3, [pc, #404]	; (80081bc <_dtoa_r+0x62c>)
 8008028:	2200      	movs	r2, #0
 800802a:	4640      	mov	r0, r8
 800802c:	4649      	mov	r1, r9
 800802e:	f7f8 fae3 	bl	80005f8 <__aeabi_dmul>
 8008032:	4652      	mov	r2, sl
 8008034:	465b      	mov	r3, fp
 8008036:	f7f8 fd65 	bl	8000b04 <__aeabi_dcmpge>
 800803a:	9e03      	ldr	r6, [sp, #12]
 800803c:	4637      	mov	r7, r6
 800803e:	2800      	cmp	r0, #0
 8008040:	f040 8245 	bne.w	80084ce <_dtoa_r+0x93e>
 8008044:	9d01      	ldr	r5, [sp, #4]
 8008046:	2331      	movs	r3, #49	; 0x31
 8008048:	f805 3b01 	strb.w	r3, [r5], #1
 800804c:	9b00      	ldr	r3, [sp, #0]
 800804e:	3301      	adds	r3, #1
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	e240      	b.n	80084d6 <_dtoa_r+0x946>
 8008054:	07f2      	lsls	r2, r6, #31
 8008056:	d505      	bpl.n	8008064 <_dtoa_r+0x4d4>
 8008058:	e9d7 2300 	ldrd	r2, r3, [r7]
 800805c:	f7f8 facc 	bl	80005f8 <__aeabi_dmul>
 8008060:	3501      	adds	r5, #1
 8008062:	2301      	movs	r3, #1
 8008064:	1076      	asrs	r6, r6, #1
 8008066:	3708      	adds	r7, #8
 8008068:	e777      	b.n	8007f5a <_dtoa_r+0x3ca>
 800806a:	2502      	movs	r5, #2
 800806c:	e779      	b.n	8007f62 <_dtoa_r+0x3d2>
 800806e:	9f00      	ldr	r7, [sp, #0]
 8008070:	9e03      	ldr	r6, [sp, #12]
 8008072:	e794      	b.n	8007f9e <_dtoa_r+0x40e>
 8008074:	9901      	ldr	r1, [sp, #4]
 8008076:	4b4c      	ldr	r3, [pc, #304]	; (80081a8 <_dtoa_r+0x618>)
 8008078:	4431      	add	r1, r6
 800807a:	910d      	str	r1, [sp, #52]	; 0x34
 800807c:	9908      	ldr	r1, [sp, #32]
 800807e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008082:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008086:	2900      	cmp	r1, #0
 8008088:	d043      	beq.n	8008112 <_dtoa_r+0x582>
 800808a:	494d      	ldr	r1, [pc, #308]	; (80081c0 <_dtoa_r+0x630>)
 800808c:	2000      	movs	r0, #0
 800808e:	f7f8 fbdd 	bl	800084c <__aeabi_ddiv>
 8008092:	4652      	mov	r2, sl
 8008094:	465b      	mov	r3, fp
 8008096:	f7f8 f8f7 	bl	8000288 <__aeabi_dsub>
 800809a:	9d01      	ldr	r5, [sp, #4]
 800809c:	4682      	mov	sl, r0
 800809e:	468b      	mov	fp, r1
 80080a0:	4649      	mov	r1, r9
 80080a2:	4640      	mov	r0, r8
 80080a4:	f7f8 fd58 	bl	8000b58 <__aeabi_d2iz>
 80080a8:	4606      	mov	r6, r0
 80080aa:	f7f8 fa3b 	bl	8000524 <__aeabi_i2d>
 80080ae:	4602      	mov	r2, r0
 80080b0:	460b      	mov	r3, r1
 80080b2:	4640      	mov	r0, r8
 80080b4:	4649      	mov	r1, r9
 80080b6:	f7f8 f8e7 	bl	8000288 <__aeabi_dsub>
 80080ba:	3630      	adds	r6, #48	; 0x30
 80080bc:	f805 6b01 	strb.w	r6, [r5], #1
 80080c0:	4652      	mov	r2, sl
 80080c2:	465b      	mov	r3, fp
 80080c4:	4680      	mov	r8, r0
 80080c6:	4689      	mov	r9, r1
 80080c8:	f7f8 fd08 	bl	8000adc <__aeabi_dcmplt>
 80080cc:	2800      	cmp	r0, #0
 80080ce:	d163      	bne.n	8008198 <_dtoa_r+0x608>
 80080d0:	4642      	mov	r2, r8
 80080d2:	464b      	mov	r3, r9
 80080d4:	4936      	ldr	r1, [pc, #216]	; (80081b0 <_dtoa_r+0x620>)
 80080d6:	2000      	movs	r0, #0
 80080d8:	f7f8 f8d6 	bl	8000288 <__aeabi_dsub>
 80080dc:	4652      	mov	r2, sl
 80080de:	465b      	mov	r3, fp
 80080e0:	f7f8 fcfc 	bl	8000adc <__aeabi_dcmplt>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	f040 80b5 	bne.w	8008254 <_dtoa_r+0x6c4>
 80080ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080ec:	429d      	cmp	r5, r3
 80080ee:	d081      	beq.n	8007ff4 <_dtoa_r+0x464>
 80080f0:	4b30      	ldr	r3, [pc, #192]	; (80081b4 <_dtoa_r+0x624>)
 80080f2:	2200      	movs	r2, #0
 80080f4:	4650      	mov	r0, sl
 80080f6:	4659      	mov	r1, fp
 80080f8:	f7f8 fa7e 	bl	80005f8 <__aeabi_dmul>
 80080fc:	4b2d      	ldr	r3, [pc, #180]	; (80081b4 <_dtoa_r+0x624>)
 80080fe:	4682      	mov	sl, r0
 8008100:	468b      	mov	fp, r1
 8008102:	4640      	mov	r0, r8
 8008104:	4649      	mov	r1, r9
 8008106:	2200      	movs	r2, #0
 8008108:	f7f8 fa76 	bl	80005f8 <__aeabi_dmul>
 800810c:	4680      	mov	r8, r0
 800810e:	4689      	mov	r9, r1
 8008110:	e7c6      	b.n	80080a0 <_dtoa_r+0x510>
 8008112:	4650      	mov	r0, sl
 8008114:	4659      	mov	r1, fp
 8008116:	f7f8 fa6f 	bl	80005f8 <__aeabi_dmul>
 800811a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800811c:	9d01      	ldr	r5, [sp, #4]
 800811e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008120:	4682      	mov	sl, r0
 8008122:	468b      	mov	fp, r1
 8008124:	4649      	mov	r1, r9
 8008126:	4640      	mov	r0, r8
 8008128:	f7f8 fd16 	bl	8000b58 <__aeabi_d2iz>
 800812c:	4606      	mov	r6, r0
 800812e:	f7f8 f9f9 	bl	8000524 <__aeabi_i2d>
 8008132:	3630      	adds	r6, #48	; 0x30
 8008134:	4602      	mov	r2, r0
 8008136:	460b      	mov	r3, r1
 8008138:	4640      	mov	r0, r8
 800813a:	4649      	mov	r1, r9
 800813c:	f7f8 f8a4 	bl	8000288 <__aeabi_dsub>
 8008140:	f805 6b01 	strb.w	r6, [r5], #1
 8008144:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008146:	429d      	cmp	r5, r3
 8008148:	4680      	mov	r8, r0
 800814a:	4689      	mov	r9, r1
 800814c:	f04f 0200 	mov.w	r2, #0
 8008150:	d124      	bne.n	800819c <_dtoa_r+0x60c>
 8008152:	4b1b      	ldr	r3, [pc, #108]	; (80081c0 <_dtoa_r+0x630>)
 8008154:	4650      	mov	r0, sl
 8008156:	4659      	mov	r1, fp
 8008158:	f7f8 f898 	bl	800028c <__adddf3>
 800815c:	4602      	mov	r2, r0
 800815e:	460b      	mov	r3, r1
 8008160:	4640      	mov	r0, r8
 8008162:	4649      	mov	r1, r9
 8008164:	f7f8 fcd8 	bl	8000b18 <__aeabi_dcmpgt>
 8008168:	2800      	cmp	r0, #0
 800816a:	d173      	bne.n	8008254 <_dtoa_r+0x6c4>
 800816c:	4652      	mov	r2, sl
 800816e:	465b      	mov	r3, fp
 8008170:	4913      	ldr	r1, [pc, #76]	; (80081c0 <_dtoa_r+0x630>)
 8008172:	2000      	movs	r0, #0
 8008174:	f7f8 f888 	bl	8000288 <__aeabi_dsub>
 8008178:	4602      	mov	r2, r0
 800817a:	460b      	mov	r3, r1
 800817c:	4640      	mov	r0, r8
 800817e:	4649      	mov	r1, r9
 8008180:	f7f8 fcac 	bl	8000adc <__aeabi_dcmplt>
 8008184:	2800      	cmp	r0, #0
 8008186:	f43f af35 	beq.w	8007ff4 <_dtoa_r+0x464>
 800818a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800818c:	1e6b      	subs	r3, r5, #1
 800818e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008190:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008194:	2b30      	cmp	r3, #48	; 0x30
 8008196:	d0f8      	beq.n	800818a <_dtoa_r+0x5fa>
 8008198:	9700      	str	r7, [sp, #0]
 800819a:	e049      	b.n	8008230 <_dtoa_r+0x6a0>
 800819c:	4b05      	ldr	r3, [pc, #20]	; (80081b4 <_dtoa_r+0x624>)
 800819e:	f7f8 fa2b 	bl	80005f8 <__aeabi_dmul>
 80081a2:	4680      	mov	r8, r0
 80081a4:	4689      	mov	r9, r1
 80081a6:	e7bd      	b.n	8008124 <_dtoa_r+0x594>
 80081a8:	08009f68 	.word	0x08009f68
 80081ac:	08009f40 	.word	0x08009f40
 80081b0:	3ff00000 	.word	0x3ff00000
 80081b4:	40240000 	.word	0x40240000
 80081b8:	401c0000 	.word	0x401c0000
 80081bc:	40140000 	.word	0x40140000
 80081c0:	3fe00000 	.word	0x3fe00000
 80081c4:	9d01      	ldr	r5, [sp, #4]
 80081c6:	4656      	mov	r6, sl
 80081c8:	465f      	mov	r7, fp
 80081ca:	4642      	mov	r2, r8
 80081cc:	464b      	mov	r3, r9
 80081ce:	4630      	mov	r0, r6
 80081d0:	4639      	mov	r1, r7
 80081d2:	f7f8 fb3b 	bl	800084c <__aeabi_ddiv>
 80081d6:	f7f8 fcbf 	bl	8000b58 <__aeabi_d2iz>
 80081da:	4682      	mov	sl, r0
 80081dc:	f7f8 f9a2 	bl	8000524 <__aeabi_i2d>
 80081e0:	4642      	mov	r2, r8
 80081e2:	464b      	mov	r3, r9
 80081e4:	f7f8 fa08 	bl	80005f8 <__aeabi_dmul>
 80081e8:	4602      	mov	r2, r0
 80081ea:	460b      	mov	r3, r1
 80081ec:	4630      	mov	r0, r6
 80081ee:	4639      	mov	r1, r7
 80081f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80081f4:	f7f8 f848 	bl	8000288 <__aeabi_dsub>
 80081f8:	f805 6b01 	strb.w	r6, [r5], #1
 80081fc:	9e01      	ldr	r6, [sp, #4]
 80081fe:	9f03      	ldr	r7, [sp, #12]
 8008200:	1bae      	subs	r6, r5, r6
 8008202:	42b7      	cmp	r7, r6
 8008204:	4602      	mov	r2, r0
 8008206:	460b      	mov	r3, r1
 8008208:	d135      	bne.n	8008276 <_dtoa_r+0x6e6>
 800820a:	f7f8 f83f 	bl	800028c <__adddf3>
 800820e:	4642      	mov	r2, r8
 8008210:	464b      	mov	r3, r9
 8008212:	4606      	mov	r6, r0
 8008214:	460f      	mov	r7, r1
 8008216:	f7f8 fc7f 	bl	8000b18 <__aeabi_dcmpgt>
 800821a:	b9d0      	cbnz	r0, 8008252 <_dtoa_r+0x6c2>
 800821c:	4642      	mov	r2, r8
 800821e:	464b      	mov	r3, r9
 8008220:	4630      	mov	r0, r6
 8008222:	4639      	mov	r1, r7
 8008224:	f7f8 fc50 	bl	8000ac8 <__aeabi_dcmpeq>
 8008228:	b110      	cbz	r0, 8008230 <_dtoa_r+0x6a0>
 800822a:	f01a 0f01 	tst.w	sl, #1
 800822e:	d110      	bne.n	8008252 <_dtoa_r+0x6c2>
 8008230:	4620      	mov	r0, r4
 8008232:	ee18 1a10 	vmov	r1, s16
 8008236:	f000 fd13 	bl	8008c60 <_Bfree>
 800823a:	2300      	movs	r3, #0
 800823c:	9800      	ldr	r0, [sp, #0]
 800823e:	702b      	strb	r3, [r5, #0]
 8008240:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008242:	3001      	adds	r0, #1
 8008244:	6018      	str	r0, [r3, #0]
 8008246:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008248:	2b00      	cmp	r3, #0
 800824a:	f43f acf1 	beq.w	8007c30 <_dtoa_r+0xa0>
 800824e:	601d      	str	r5, [r3, #0]
 8008250:	e4ee      	b.n	8007c30 <_dtoa_r+0xa0>
 8008252:	9f00      	ldr	r7, [sp, #0]
 8008254:	462b      	mov	r3, r5
 8008256:	461d      	mov	r5, r3
 8008258:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800825c:	2a39      	cmp	r2, #57	; 0x39
 800825e:	d106      	bne.n	800826e <_dtoa_r+0x6de>
 8008260:	9a01      	ldr	r2, [sp, #4]
 8008262:	429a      	cmp	r2, r3
 8008264:	d1f7      	bne.n	8008256 <_dtoa_r+0x6c6>
 8008266:	9901      	ldr	r1, [sp, #4]
 8008268:	2230      	movs	r2, #48	; 0x30
 800826a:	3701      	adds	r7, #1
 800826c:	700a      	strb	r2, [r1, #0]
 800826e:	781a      	ldrb	r2, [r3, #0]
 8008270:	3201      	adds	r2, #1
 8008272:	701a      	strb	r2, [r3, #0]
 8008274:	e790      	b.n	8008198 <_dtoa_r+0x608>
 8008276:	4ba6      	ldr	r3, [pc, #664]	; (8008510 <_dtoa_r+0x980>)
 8008278:	2200      	movs	r2, #0
 800827a:	f7f8 f9bd 	bl	80005f8 <__aeabi_dmul>
 800827e:	2200      	movs	r2, #0
 8008280:	2300      	movs	r3, #0
 8008282:	4606      	mov	r6, r0
 8008284:	460f      	mov	r7, r1
 8008286:	f7f8 fc1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800828a:	2800      	cmp	r0, #0
 800828c:	d09d      	beq.n	80081ca <_dtoa_r+0x63a>
 800828e:	e7cf      	b.n	8008230 <_dtoa_r+0x6a0>
 8008290:	9a08      	ldr	r2, [sp, #32]
 8008292:	2a00      	cmp	r2, #0
 8008294:	f000 80d7 	beq.w	8008446 <_dtoa_r+0x8b6>
 8008298:	9a06      	ldr	r2, [sp, #24]
 800829a:	2a01      	cmp	r2, #1
 800829c:	f300 80ba 	bgt.w	8008414 <_dtoa_r+0x884>
 80082a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082a2:	2a00      	cmp	r2, #0
 80082a4:	f000 80b2 	beq.w	800840c <_dtoa_r+0x87c>
 80082a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80082ac:	9e07      	ldr	r6, [sp, #28]
 80082ae:	9d04      	ldr	r5, [sp, #16]
 80082b0:	9a04      	ldr	r2, [sp, #16]
 80082b2:	441a      	add	r2, r3
 80082b4:	9204      	str	r2, [sp, #16]
 80082b6:	9a05      	ldr	r2, [sp, #20]
 80082b8:	2101      	movs	r1, #1
 80082ba:	441a      	add	r2, r3
 80082bc:	4620      	mov	r0, r4
 80082be:	9205      	str	r2, [sp, #20]
 80082c0:	f000 fd86 	bl	8008dd0 <__i2b>
 80082c4:	4607      	mov	r7, r0
 80082c6:	2d00      	cmp	r5, #0
 80082c8:	dd0c      	ble.n	80082e4 <_dtoa_r+0x754>
 80082ca:	9b05      	ldr	r3, [sp, #20]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	dd09      	ble.n	80082e4 <_dtoa_r+0x754>
 80082d0:	42ab      	cmp	r3, r5
 80082d2:	9a04      	ldr	r2, [sp, #16]
 80082d4:	bfa8      	it	ge
 80082d6:	462b      	movge	r3, r5
 80082d8:	1ad2      	subs	r2, r2, r3
 80082da:	9204      	str	r2, [sp, #16]
 80082dc:	9a05      	ldr	r2, [sp, #20]
 80082de:	1aed      	subs	r5, r5, r3
 80082e0:	1ad3      	subs	r3, r2, r3
 80082e2:	9305      	str	r3, [sp, #20]
 80082e4:	9b07      	ldr	r3, [sp, #28]
 80082e6:	b31b      	cbz	r3, 8008330 <_dtoa_r+0x7a0>
 80082e8:	9b08      	ldr	r3, [sp, #32]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f000 80af 	beq.w	800844e <_dtoa_r+0x8be>
 80082f0:	2e00      	cmp	r6, #0
 80082f2:	dd13      	ble.n	800831c <_dtoa_r+0x78c>
 80082f4:	4639      	mov	r1, r7
 80082f6:	4632      	mov	r2, r6
 80082f8:	4620      	mov	r0, r4
 80082fa:	f000 fe29 	bl	8008f50 <__pow5mult>
 80082fe:	ee18 2a10 	vmov	r2, s16
 8008302:	4601      	mov	r1, r0
 8008304:	4607      	mov	r7, r0
 8008306:	4620      	mov	r0, r4
 8008308:	f000 fd78 	bl	8008dfc <__multiply>
 800830c:	ee18 1a10 	vmov	r1, s16
 8008310:	4680      	mov	r8, r0
 8008312:	4620      	mov	r0, r4
 8008314:	f000 fca4 	bl	8008c60 <_Bfree>
 8008318:	ee08 8a10 	vmov	s16, r8
 800831c:	9b07      	ldr	r3, [sp, #28]
 800831e:	1b9a      	subs	r2, r3, r6
 8008320:	d006      	beq.n	8008330 <_dtoa_r+0x7a0>
 8008322:	ee18 1a10 	vmov	r1, s16
 8008326:	4620      	mov	r0, r4
 8008328:	f000 fe12 	bl	8008f50 <__pow5mult>
 800832c:	ee08 0a10 	vmov	s16, r0
 8008330:	2101      	movs	r1, #1
 8008332:	4620      	mov	r0, r4
 8008334:	f000 fd4c 	bl	8008dd0 <__i2b>
 8008338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800833a:	2b00      	cmp	r3, #0
 800833c:	4606      	mov	r6, r0
 800833e:	f340 8088 	ble.w	8008452 <_dtoa_r+0x8c2>
 8008342:	461a      	mov	r2, r3
 8008344:	4601      	mov	r1, r0
 8008346:	4620      	mov	r0, r4
 8008348:	f000 fe02 	bl	8008f50 <__pow5mult>
 800834c:	9b06      	ldr	r3, [sp, #24]
 800834e:	2b01      	cmp	r3, #1
 8008350:	4606      	mov	r6, r0
 8008352:	f340 8081 	ble.w	8008458 <_dtoa_r+0x8c8>
 8008356:	f04f 0800 	mov.w	r8, #0
 800835a:	6933      	ldr	r3, [r6, #16]
 800835c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008360:	6918      	ldr	r0, [r3, #16]
 8008362:	f000 fce5 	bl	8008d30 <__hi0bits>
 8008366:	f1c0 0020 	rsb	r0, r0, #32
 800836a:	9b05      	ldr	r3, [sp, #20]
 800836c:	4418      	add	r0, r3
 800836e:	f010 001f 	ands.w	r0, r0, #31
 8008372:	f000 8092 	beq.w	800849a <_dtoa_r+0x90a>
 8008376:	f1c0 0320 	rsb	r3, r0, #32
 800837a:	2b04      	cmp	r3, #4
 800837c:	f340 808a 	ble.w	8008494 <_dtoa_r+0x904>
 8008380:	f1c0 001c 	rsb	r0, r0, #28
 8008384:	9b04      	ldr	r3, [sp, #16]
 8008386:	4403      	add	r3, r0
 8008388:	9304      	str	r3, [sp, #16]
 800838a:	9b05      	ldr	r3, [sp, #20]
 800838c:	4403      	add	r3, r0
 800838e:	4405      	add	r5, r0
 8008390:	9305      	str	r3, [sp, #20]
 8008392:	9b04      	ldr	r3, [sp, #16]
 8008394:	2b00      	cmp	r3, #0
 8008396:	dd07      	ble.n	80083a8 <_dtoa_r+0x818>
 8008398:	ee18 1a10 	vmov	r1, s16
 800839c:	461a      	mov	r2, r3
 800839e:	4620      	mov	r0, r4
 80083a0:	f000 fe30 	bl	8009004 <__lshift>
 80083a4:	ee08 0a10 	vmov	s16, r0
 80083a8:	9b05      	ldr	r3, [sp, #20]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	dd05      	ble.n	80083ba <_dtoa_r+0x82a>
 80083ae:	4631      	mov	r1, r6
 80083b0:	461a      	mov	r2, r3
 80083b2:	4620      	mov	r0, r4
 80083b4:	f000 fe26 	bl	8009004 <__lshift>
 80083b8:	4606      	mov	r6, r0
 80083ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d06e      	beq.n	800849e <_dtoa_r+0x90e>
 80083c0:	ee18 0a10 	vmov	r0, s16
 80083c4:	4631      	mov	r1, r6
 80083c6:	f000 fe8d 	bl	80090e4 <__mcmp>
 80083ca:	2800      	cmp	r0, #0
 80083cc:	da67      	bge.n	800849e <_dtoa_r+0x90e>
 80083ce:	9b00      	ldr	r3, [sp, #0]
 80083d0:	3b01      	subs	r3, #1
 80083d2:	ee18 1a10 	vmov	r1, s16
 80083d6:	9300      	str	r3, [sp, #0]
 80083d8:	220a      	movs	r2, #10
 80083da:	2300      	movs	r3, #0
 80083dc:	4620      	mov	r0, r4
 80083de:	f000 fc61 	bl	8008ca4 <__multadd>
 80083e2:	9b08      	ldr	r3, [sp, #32]
 80083e4:	ee08 0a10 	vmov	s16, r0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	f000 81b1 	beq.w	8008750 <_dtoa_r+0xbc0>
 80083ee:	2300      	movs	r3, #0
 80083f0:	4639      	mov	r1, r7
 80083f2:	220a      	movs	r2, #10
 80083f4:	4620      	mov	r0, r4
 80083f6:	f000 fc55 	bl	8008ca4 <__multadd>
 80083fa:	9b02      	ldr	r3, [sp, #8]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	4607      	mov	r7, r0
 8008400:	f300 808e 	bgt.w	8008520 <_dtoa_r+0x990>
 8008404:	9b06      	ldr	r3, [sp, #24]
 8008406:	2b02      	cmp	r3, #2
 8008408:	dc51      	bgt.n	80084ae <_dtoa_r+0x91e>
 800840a:	e089      	b.n	8008520 <_dtoa_r+0x990>
 800840c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800840e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008412:	e74b      	b.n	80082ac <_dtoa_r+0x71c>
 8008414:	9b03      	ldr	r3, [sp, #12]
 8008416:	1e5e      	subs	r6, r3, #1
 8008418:	9b07      	ldr	r3, [sp, #28]
 800841a:	42b3      	cmp	r3, r6
 800841c:	bfbf      	itttt	lt
 800841e:	9b07      	ldrlt	r3, [sp, #28]
 8008420:	9607      	strlt	r6, [sp, #28]
 8008422:	1af2      	sublt	r2, r6, r3
 8008424:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008426:	bfb6      	itet	lt
 8008428:	189b      	addlt	r3, r3, r2
 800842a:	1b9e      	subge	r6, r3, r6
 800842c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800842e:	9b03      	ldr	r3, [sp, #12]
 8008430:	bfb8      	it	lt
 8008432:	2600      	movlt	r6, #0
 8008434:	2b00      	cmp	r3, #0
 8008436:	bfb7      	itett	lt
 8008438:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800843c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008440:	1a9d      	sublt	r5, r3, r2
 8008442:	2300      	movlt	r3, #0
 8008444:	e734      	b.n	80082b0 <_dtoa_r+0x720>
 8008446:	9e07      	ldr	r6, [sp, #28]
 8008448:	9d04      	ldr	r5, [sp, #16]
 800844a:	9f08      	ldr	r7, [sp, #32]
 800844c:	e73b      	b.n	80082c6 <_dtoa_r+0x736>
 800844e:	9a07      	ldr	r2, [sp, #28]
 8008450:	e767      	b.n	8008322 <_dtoa_r+0x792>
 8008452:	9b06      	ldr	r3, [sp, #24]
 8008454:	2b01      	cmp	r3, #1
 8008456:	dc18      	bgt.n	800848a <_dtoa_r+0x8fa>
 8008458:	f1ba 0f00 	cmp.w	sl, #0
 800845c:	d115      	bne.n	800848a <_dtoa_r+0x8fa>
 800845e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008462:	b993      	cbnz	r3, 800848a <_dtoa_r+0x8fa>
 8008464:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008468:	0d1b      	lsrs	r3, r3, #20
 800846a:	051b      	lsls	r3, r3, #20
 800846c:	b183      	cbz	r3, 8008490 <_dtoa_r+0x900>
 800846e:	9b04      	ldr	r3, [sp, #16]
 8008470:	3301      	adds	r3, #1
 8008472:	9304      	str	r3, [sp, #16]
 8008474:	9b05      	ldr	r3, [sp, #20]
 8008476:	3301      	adds	r3, #1
 8008478:	9305      	str	r3, [sp, #20]
 800847a:	f04f 0801 	mov.w	r8, #1
 800847e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008480:	2b00      	cmp	r3, #0
 8008482:	f47f af6a 	bne.w	800835a <_dtoa_r+0x7ca>
 8008486:	2001      	movs	r0, #1
 8008488:	e76f      	b.n	800836a <_dtoa_r+0x7da>
 800848a:	f04f 0800 	mov.w	r8, #0
 800848e:	e7f6      	b.n	800847e <_dtoa_r+0x8ee>
 8008490:	4698      	mov	r8, r3
 8008492:	e7f4      	b.n	800847e <_dtoa_r+0x8ee>
 8008494:	f43f af7d 	beq.w	8008392 <_dtoa_r+0x802>
 8008498:	4618      	mov	r0, r3
 800849a:	301c      	adds	r0, #28
 800849c:	e772      	b.n	8008384 <_dtoa_r+0x7f4>
 800849e:	9b03      	ldr	r3, [sp, #12]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	dc37      	bgt.n	8008514 <_dtoa_r+0x984>
 80084a4:	9b06      	ldr	r3, [sp, #24]
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	dd34      	ble.n	8008514 <_dtoa_r+0x984>
 80084aa:	9b03      	ldr	r3, [sp, #12]
 80084ac:	9302      	str	r3, [sp, #8]
 80084ae:	9b02      	ldr	r3, [sp, #8]
 80084b0:	b96b      	cbnz	r3, 80084ce <_dtoa_r+0x93e>
 80084b2:	4631      	mov	r1, r6
 80084b4:	2205      	movs	r2, #5
 80084b6:	4620      	mov	r0, r4
 80084b8:	f000 fbf4 	bl	8008ca4 <__multadd>
 80084bc:	4601      	mov	r1, r0
 80084be:	4606      	mov	r6, r0
 80084c0:	ee18 0a10 	vmov	r0, s16
 80084c4:	f000 fe0e 	bl	80090e4 <__mcmp>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	f73f adbb 	bgt.w	8008044 <_dtoa_r+0x4b4>
 80084ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084d0:	9d01      	ldr	r5, [sp, #4]
 80084d2:	43db      	mvns	r3, r3
 80084d4:	9300      	str	r3, [sp, #0]
 80084d6:	f04f 0800 	mov.w	r8, #0
 80084da:	4631      	mov	r1, r6
 80084dc:	4620      	mov	r0, r4
 80084de:	f000 fbbf 	bl	8008c60 <_Bfree>
 80084e2:	2f00      	cmp	r7, #0
 80084e4:	f43f aea4 	beq.w	8008230 <_dtoa_r+0x6a0>
 80084e8:	f1b8 0f00 	cmp.w	r8, #0
 80084ec:	d005      	beq.n	80084fa <_dtoa_r+0x96a>
 80084ee:	45b8      	cmp	r8, r7
 80084f0:	d003      	beq.n	80084fa <_dtoa_r+0x96a>
 80084f2:	4641      	mov	r1, r8
 80084f4:	4620      	mov	r0, r4
 80084f6:	f000 fbb3 	bl	8008c60 <_Bfree>
 80084fa:	4639      	mov	r1, r7
 80084fc:	4620      	mov	r0, r4
 80084fe:	f000 fbaf 	bl	8008c60 <_Bfree>
 8008502:	e695      	b.n	8008230 <_dtoa_r+0x6a0>
 8008504:	2600      	movs	r6, #0
 8008506:	4637      	mov	r7, r6
 8008508:	e7e1      	b.n	80084ce <_dtoa_r+0x93e>
 800850a:	9700      	str	r7, [sp, #0]
 800850c:	4637      	mov	r7, r6
 800850e:	e599      	b.n	8008044 <_dtoa_r+0x4b4>
 8008510:	40240000 	.word	0x40240000
 8008514:	9b08      	ldr	r3, [sp, #32]
 8008516:	2b00      	cmp	r3, #0
 8008518:	f000 80ca 	beq.w	80086b0 <_dtoa_r+0xb20>
 800851c:	9b03      	ldr	r3, [sp, #12]
 800851e:	9302      	str	r3, [sp, #8]
 8008520:	2d00      	cmp	r5, #0
 8008522:	dd05      	ble.n	8008530 <_dtoa_r+0x9a0>
 8008524:	4639      	mov	r1, r7
 8008526:	462a      	mov	r2, r5
 8008528:	4620      	mov	r0, r4
 800852a:	f000 fd6b 	bl	8009004 <__lshift>
 800852e:	4607      	mov	r7, r0
 8008530:	f1b8 0f00 	cmp.w	r8, #0
 8008534:	d05b      	beq.n	80085ee <_dtoa_r+0xa5e>
 8008536:	6879      	ldr	r1, [r7, #4]
 8008538:	4620      	mov	r0, r4
 800853a:	f000 fb51 	bl	8008be0 <_Balloc>
 800853e:	4605      	mov	r5, r0
 8008540:	b928      	cbnz	r0, 800854e <_dtoa_r+0x9be>
 8008542:	4b87      	ldr	r3, [pc, #540]	; (8008760 <_dtoa_r+0xbd0>)
 8008544:	4602      	mov	r2, r0
 8008546:	f240 21ea 	movw	r1, #746	; 0x2ea
 800854a:	f7ff bb3b 	b.w	8007bc4 <_dtoa_r+0x34>
 800854e:	693a      	ldr	r2, [r7, #16]
 8008550:	3202      	adds	r2, #2
 8008552:	0092      	lsls	r2, r2, #2
 8008554:	f107 010c 	add.w	r1, r7, #12
 8008558:	300c      	adds	r0, #12
 800855a:	f000 fb33 	bl	8008bc4 <memcpy>
 800855e:	2201      	movs	r2, #1
 8008560:	4629      	mov	r1, r5
 8008562:	4620      	mov	r0, r4
 8008564:	f000 fd4e 	bl	8009004 <__lshift>
 8008568:	9b01      	ldr	r3, [sp, #4]
 800856a:	f103 0901 	add.w	r9, r3, #1
 800856e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008572:	4413      	add	r3, r2
 8008574:	9305      	str	r3, [sp, #20]
 8008576:	f00a 0301 	and.w	r3, sl, #1
 800857a:	46b8      	mov	r8, r7
 800857c:	9304      	str	r3, [sp, #16]
 800857e:	4607      	mov	r7, r0
 8008580:	4631      	mov	r1, r6
 8008582:	ee18 0a10 	vmov	r0, s16
 8008586:	f7ff fa75 	bl	8007a74 <quorem>
 800858a:	4641      	mov	r1, r8
 800858c:	9002      	str	r0, [sp, #8]
 800858e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008592:	ee18 0a10 	vmov	r0, s16
 8008596:	f000 fda5 	bl	80090e4 <__mcmp>
 800859a:	463a      	mov	r2, r7
 800859c:	9003      	str	r0, [sp, #12]
 800859e:	4631      	mov	r1, r6
 80085a0:	4620      	mov	r0, r4
 80085a2:	f000 fdbb 	bl	800911c <__mdiff>
 80085a6:	68c2      	ldr	r2, [r0, #12]
 80085a8:	f109 3bff 	add.w	fp, r9, #4294967295
 80085ac:	4605      	mov	r5, r0
 80085ae:	bb02      	cbnz	r2, 80085f2 <_dtoa_r+0xa62>
 80085b0:	4601      	mov	r1, r0
 80085b2:	ee18 0a10 	vmov	r0, s16
 80085b6:	f000 fd95 	bl	80090e4 <__mcmp>
 80085ba:	4602      	mov	r2, r0
 80085bc:	4629      	mov	r1, r5
 80085be:	4620      	mov	r0, r4
 80085c0:	9207      	str	r2, [sp, #28]
 80085c2:	f000 fb4d 	bl	8008c60 <_Bfree>
 80085c6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80085ca:	ea43 0102 	orr.w	r1, r3, r2
 80085ce:	9b04      	ldr	r3, [sp, #16]
 80085d0:	430b      	orrs	r3, r1
 80085d2:	464d      	mov	r5, r9
 80085d4:	d10f      	bne.n	80085f6 <_dtoa_r+0xa66>
 80085d6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80085da:	d02a      	beq.n	8008632 <_dtoa_r+0xaa2>
 80085dc:	9b03      	ldr	r3, [sp, #12]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	dd02      	ble.n	80085e8 <_dtoa_r+0xa58>
 80085e2:	9b02      	ldr	r3, [sp, #8]
 80085e4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80085e8:	f88b a000 	strb.w	sl, [fp]
 80085ec:	e775      	b.n	80084da <_dtoa_r+0x94a>
 80085ee:	4638      	mov	r0, r7
 80085f0:	e7ba      	b.n	8008568 <_dtoa_r+0x9d8>
 80085f2:	2201      	movs	r2, #1
 80085f4:	e7e2      	b.n	80085bc <_dtoa_r+0xa2c>
 80085f6:	9b03      	ldr	r3, [sp, #12]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	db04      	blt.n	8008606 <_dtoa_r+0xa76>
 80085fc:	9906      	ldr	r1, [sp, #24]
 80085fe:	430b      	orrs	r3, r1
 8008600:	9904      	ldr	r1, [sp, #16]
 8008602:	430b      	orrs	r3, r1
 8008604:	d122      	bne.n	800864c <_dtoa_r+0xabc>
 8008606:	2a00      	cmp	r2, #0
 8008608:	ddee      	ble.n	80085e8 <_dtoa_r+0xa58>
 800860a:	ee18 1a10 	vmov	r1, s16
 800860e:	2201      	movs	r2, #1
 8008610:	4620      	mov	r0, r4
 8008612:	f000 fcf7 	bl	8009004 <__lshift>
 8008616:	4631      	mov	r1, r6
 8008618:	ee08 0a10 	vmov	s16, r0
 800861c:	f000 fd62 	bl	80090e4 <__mcmp>
 8008620:	2800      	cmp	r0, #0
 8008622:	dc03      	bgt.n	800862c <_dtoa_r+0xa9c>
 8008624:	d1e0      	bne.n	80085e8 <_dtoa_r+0xa58>
 8008626:	f01a 0f01 	tst.w	sl, #1
 800862a:	d0dd      	beq.n	80085e8 <_dtoa_r+0xa58>
 800862c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008630:	d1d7      	bne.n	80085e2 <_dtoa_r+0xa52>
 8008632:	2339      	movs	r3, #57	; 0x39
 8008634:	f88b 3000 	strb.w	r3, [fp]
 8008638:	462b      	mov	r3, r5
 800863a:	461d      	mov	r5, r3
 800863c:	3b01      	subs	r3, #1
 800863e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008642:	2a39      	cmp	r2, #57	; 0x39
 8008644:	d071      	beq.n	800872a <_dtoa_r+0xb9a>
 8008646:	3201      	adds	r2, #1
 8008648:	701a      	strb	r2, [r3, #0]
 800864a:	e746      	b.n	80084da <_dtoa_r+0x94a>
 800864c:	2a00      	cmp	r2, #0
 800864e:	dd07      	ble.n	8008660 <_dtoa_r+0xad0>
 8008650:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008654:	d0ed      	beq.n	8008632 <_dtoa_r+0xaa2>
 8008656:	f10a 0301 	add.w	r3, sl, #1
 800865a:	f88b 3000 	strb.w	r3, [fp]
 800865e:	e73c      	b.n	80084da <_dtoa_r+0x94a>
 8008660:	9b05      	ldr	r3, [sp, #20]
 8008662:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008666:	4599      	cmp	r9, r3
 8008668:	d047      	beq.n	80086fa <_dtoa_r+0xb6a>
 800866a:	ee18 1a10 	vmov	r1, s16
 800866e:	2300      	movs	r3, #0
 8008670:	220a      	movs	r2, #10
 8008672:	4620      	mov	r0, r4
 8008674:	f000 fb16 	bl	8008ca4 <__multadd>
 8008678:	45b8      	cmp	r8, r7
 800867a:	ee08 0a10 	vmov	s16, r0
 800867e:	f04f 0300 	mov.w	r3, #0
 8008682:	f04f 020a 	mov.w	r2, #10
 8008686:	4641      	mov	r1, r8
 8008688:	4620      	mov	r0, r4
 800868a:	d106      	bne.n	800869a <_dtoa_r+0xb0a>
 800868c:	f000 fb0a 	bl	8008ca4 <__multadd>
 8008690:	4680      	mov	r8, r0
 8008692:	4607      	mov	r7, r0
 8008694:	f109 0901 	add.w	r9, r9, #1
 8008698:	e772      	b.n	8008580 <_dtoa_r+0x9f0>
 800869a:	f000 fb03 	bl	8008ca4 <__multadd>
 800869e:	4639      	mov	r1, r7
 80086a0:	4680      	mov	r8, r0
 80086a2:	2300      	movs	r3, #0
 80086a4:	220a      	movs	r2, #10
 80086a6:	4620      	mov	r0, r4
 80086a8:	f000 fafc 	bl	8008ca4 <__multadd>
 80086ac:	4607      	mov	r7, r0
 80086ae:	e7f1      	b.n	8008694 <_dtoa_r+0xb04>
 80086b0:	9b03      	ldr	r3, [sp, #12]
 80086b2:	9302      	str	r3, [sp, #8]
 80086b4:	9d01      	ldr	r5, [sp, #4]
 80086b6:	ee18 0a10 	vmov	r0, s16
 80086ba:	4631      	mov	r1, r6
 80086bc:	f7ff f9da 	bl	8007a74 <quorem>
 80086c0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80086c4:	9b01      	ldr	r3, [sp, #4]
 80086c6:	f805 ab01 	strb.w	sl, [r5], #1
 80086ca:	1aea      	subs	r2, r5, r3
 80086cc:	9b02      	ldr	r3, [sp, #8]
 80086ce:	4293      	cmp	r3, r2
 80086d0:	dd09      	ble.n	80086e6 <_dtoa_r+0xb56>
 80086d2:	ee18 1a10 	vmov	r1, s16
 80086d6:	2300      	movs	r3, #0
 80086d8:	220a      	movs	r2, #10
 80086da:	4620      	mov	r0, r4
 80086dc:	f000 fae2 	bl	8008ca4 <__multadd>
 80086e0:	ee08 0a10 	vmov	s16, r0
 80086e4:	e7e7      	b.n	80086b6 <_dtoa_r+0xb26>
 80086e6:	9b02      	ldr	r3, [sp, #8]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	bfc8      	it	gt
 80086ec:	461d      	movgt	r5, r3
 80086ee:	9b01      	ldr	r3, [sp, #4]
 80086f0:	bfd8      	it	le
 80086f2:	2501      	movle	r5, #1
 80086f4:	441d      	add	r5, r3
 80086f6:	f04f 0800 	mov.w	r8, #0
 80086fa:	ee18 1a10 	vmov	r1, s16
 80086fe:	2201      	movs	r2, #1
 8008700:	4620      	mov	r0, r4
 8008702:	f000 fc7f 	bl	8009004 <__lshift>
 8008706:	4631      	mov	r1, r6
 8008708:	ee08 0a10 	vmov	s16, r0
 800870c:	f000 fcea 	bl	80090e4 <__mcmp>
 8008710:	2800      	cmp	r0, #0
 8008712:	dc91      	bgt.n	8008638 <_dtoa_r+0xaa8>
 8008714:	d102      	bne.n	800871c <_dtoa_r+0xb8c>
 8008716:	f01a 0f01 	tst.w	sl, #1
 800871a:	d18d      	bne.n	8008638 <_dtoa_r+0xaa8>
 800871c:	462b      	mov	r3, r5
 800871e:	461d      	mov	r5, r3
 8008720:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008724:	2a30      	cmp	r2, #48	; 0x30
 8008726:	d0fa      	beq.n	800871e <_dtoa_r+0xb8e>
 8008728:	e6d7      	b.n	80084da <_dtoa_r+0x94a>
 800872a:	9a01      	ldr	r2, [sp, #4]
 800872c:	429a      	cmp	r2, r3
 800872e:	d184      	bne.n	800863a <_dtoa_r+0xaaa>
 8008730:	9b00      	ldr	r3, [sp, #0]
 8008732:	3301      	adds	r3, #1
 8008734:	9300      	str	r3, [sp, #0]
 8008736:	2331      	movs	r3, #49	; 0x31
 8008738:	7013      	strb	r3, [r2, #0]
 800873a:	e6ce      	b.n	80084da <_dtoa_r+0x94a>
 800873c:	4b09      	ldr	r3, [pc, #36]	; (8008764 <_dtoa_r+0xbd4>)
 800873e:	f7ff ba95 	b.w	8007c6c <_dtoa_r+0xdc>
 8008742:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008744:	2b00      	cmp	r3, #0
 8008746:	f47f aa6e 	bne.w	8007c26 <_dtoa_r+0x96>
 800874a:	4b07      	ldr	r3, [pc, #28]	; (8008768 <_dtoa_r+0xbd8>)
 800874c:	f7ff ba8e 	b.w	8007c6c <_dtoa_r+0xdc>
 8008750:	9b02      	ldr	r3, [sp, #8]
 8008752:	2b00      	cmp	r3, #0
 8008754:	dcae      	bgt.n	80086b4 <_dtoa_r+0xb24>
 8008756:	9b06      	ldr	r3, [sp, #24]
 8008758:	2b02      	cmp	r3, #2
 800875a:	f73f aea8 	bgt.w	80084ae <_dtoa_r+0x91e>
 800875e:	e7a9      	b.n	80086b4 <_dtoa_r+0xb24>
 8008760:	08009e6f 	.word	0x08009e6f
 8008764:	08009dcc 	.word	0x08009dcc
 8008768:	08009df0 	.word	0x08009df0

0800876c <__sflush_r>:
 800876c:	898a      	ldrh	r2, [r1, #12]
 800876e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008772:	4605      	mov	r5, r0
 8008774:	0710      	lsls	r0, r2, #28
 8008776:	460c      	mov	r4, r1
 8008778:	d458      	bmi.n	800882c <__sflush_r+0xc0>
 800877a:	684b      	ldr	r3, [r1, #4]
 800877c:	2b00      	cmp	r3, #0
 800877e:	dc05      	bgt.n	800878c <__sflush_r+0x20>
 8008780:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008782:	2b00      	cmp	r3, #0
 8008784:	dc02      	bgt.n	800878c <__sflush_r+0x20>
 8008786:	2000      	movs	r0, #0
 8008788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800878c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800878e:	2e00      	cmp	r6, #0
 8008790:	d0f9      	beq.n	8008786 <__sflush_r+0x1a>
 8008792:	2300      	movs	r3, #0
 8008794:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008798:	682f      	ldr	r7, [r5, #0]
 800879a:	602b      	str	r3, [r5, #0]
 800879c:	d032      	beq.n	8008804 <__sflush_r+0x98>
 800879e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087a0:	89a3      	ldrh	r3, [r4, #12]
 80087a2:	075a      	lsls	r2, r3, #29
 80087a4:	d505      	bpl.n	80087b2 <__sflush_r+0x46>
 80087a6:	6863      	ldr	r3, [r4, #4]
 80087a8:	1ac0      	subs	r0, r0, r3
 80087aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087ac:	b10b      	cbz	r3, 80087b2 <__sflush_r+0x46>
 80087ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087b0:	1ac0      	subs	r0, r0, r3
 80087b2:	2300      	movs	r3, #0
 80087b4:	4602      	mov	r2, r0
 80087b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087b8:	6a21      	ldr	r1, [r4, #32]
 80087ba:	4628      	mov	r0, r5
 80087bc:	47b0      	blx	r6
 80087be:	1c43      	adds	r3, r0, #1
 80087c0:	89a3      	ldrh	r3, [r4, #12]
 80087c2:	d106      	bne.n	80087d2 <__sflush_r+0x66>
 80087c4:	6829      	ldr	r1, [r5, #0]
 80087c6:	291d      	cmp	r1, #29
 80087c8:	d82c      	bhi.n	8008824 <__sflush_r+0xb8>
 80087ca:	4a2a      	ldr	r2, [pc, #168]	; (8008874 <__sflush_r+0x108>)
 80087cc:	40ca      	lsrs	r2, r1
 80087ce:	07d6      	lsls	r6, r2, #31
 80087d0:	d528      	bpl.n	8008824 <__sflush_r+0xb8>
 80087d2:	2200      	movs	r2, #0
 80087d4:	6062      	str	r2, [r4, #4]
 80087d6:	04d9      	lsls	r1, r3, #19
 80087d8:	6922      	ldr	r2, [r4, #16]
 80087da:	6022      	str	r2, [r4, #0]
 80087dc:	d504      	bpl.n	80087e8 <__sflush_r+0x7c>
 80087de:	1c42      	adds	r2, r0, #1
 80087e0:	d101      	bne.n	80087e6 <__sflush_r+0x7a>
 80087e2:	682b      	ldr	r3, [r5, #0]
 80087e4:	b903      	cbnz	r3, 80087e8 <__sflush_r+0x7c>
 80087e6:	6560      	str	r0, [r4, #84]	; 0x54
 80087e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087ea:	602f      	str	r7, [r5, #0]
 80087ec:	2900      	cmp	r1, #0
 80087ee:	d0ca      	beq.n	8008786 <__sflush_r+0x1a>
 80087f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087f4:	4299      	cmp	r1, r3
 80087f6:	d002      	beq.n	80087fe <__sflush_r+0x92>
 80087f8:	4628      	mov	r0, r5
 80087fa:	f000 fd8b 	bl	8009314 <_free_r>
 80087fe:	2000      	movs	r0, #0
 8008800:	6360      	str	r0, [r4, #52]	; 0x34
 8008802:	e7c1      	b.n	8008788 <__sflush_r+0x1c>
 8008804:	6a21      	ldr	r1, [r4, #32]
 8008806:	2301      	movs	r3, #1
 8008808:	4628      	mov	r0, r5
 800880a:	47b0      	blx	r6
 800880c:	1c41      	adds	r1, r0, #1
 800880e:	d1c7      	bne.n	80087a0 <__sflush_r+0x34>
 8008810:	682b      	ldr	r3, [r5, #0]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d0c4      	beq.n	80087a0 <__sflush_r+0x34>
 8008816:	2b1d      	cmp	r3, #29
 8008818:	d001      	beq.n	800881e <__sflush_r+0xb2>
 800881a:	2b16      	cmp	r3, #22
 800881c:	d101      	bne.n	8008822 <__sflush_r+0xb6>
 800881e:	602f      	str	r7, [r5, #0]
 8008820:	e7b1      	b.n	8008786 <__sflush_r+0x1a>
 8008822:	89a3      	ldrh	r3, [r4, #12]
 8008824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008828:	81a3      	strh	r3, [r4, #12]
 800882a:	e7ad      	b.n	8008788 <__sflush_r+0x1c>
 800882c:	690f      	ldr	r7, [r1, #16]
 800882e:	2f00      	cmp	r7, #0
 8008830:	d0a9      	beq.n	8008786 <__sflush_r+0x1a>
 8008832:	0793      	lsls	r3, r2, #30
 8008834:	680e      	ldr	r6, [r1, #0]
 8008836:	bf08      	it	eq
 8008838:	694b      	ldreq	r3, [r1, #20]
 800883a:	600f      	str	r7, [r1, #0]
 800883c:	bf18      	it	ne
 800883e:	2300      	movne	r3, #0
 8008840:	eba6 0807 	sub.w	r8, r6, r7
 8008844:	608b      	str	r3, [r1, #8]
 8008846:	f1b8 0f00 	cmp.w	r8, #0
 800884a:	dd9c      	ble.n	8008786 <__sflush_r+0x1a>
 800884c:	6a21      	ldr	r1, [r4, #32]
 800884e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008850:	4643      	mov	r3, r8
 8008852:	463a      	mov	r2, r7
 8008854:	4628      	mov	r0, r5
 8008856:	47b0      	blx	r6
 8008858:	2800      	cmp	r0, #0
 800885a:	dc06      	bgt.n	800886a <__sflush_r+0xfe>
 800885c:	89a3      	ldrh	r3, [r4, #12]
 800885e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008862:	81a3      	strh	r3, [r4, #12]
 8008864:	f04f 30ff 	mov.w	r0, #4294967295
 8008868:	e78e      	b.n	8008788 <__sflush_r+0x1c>
 800886a:	4407      	add	r7, r0
 800886c:	eba8 0800 	sub.w	r8, r8, r0
 8008870:	e7e9      	b.n	8008846 <__sflush_r+0xda>
 8008872:	bf00      	nop
 8008874:	20400001 	.word	0x20400001

08008878 <_fflush_r>:
 8008878:	b538      	push	{r3, r4, r5, lr}
 800887a:	690b      	ldr	r3, [r1, #16]
 800887c:	4605      	mov	r5, r0
 800887e:	460c      	mov	r4, r1
 8008880:	b913      	cbnz	r3, 8008888 <_fflush_r+0x10>
 8008882:	2500      	movs	r5, #0
 8008884:	4628      	mov	r0, r5
 8008886:	bd38      	pop	{r3, r4, r5, pc}
 8008888:	b118      	cbz	r0, 8008892 <_fflush_r+0x1a>
 800888a:	6983      	ldr	r3, [r0, #24]
 800888c:	b90b      	cbnz	r3, 8008892 <_fflush_r+0x1a>
 800888e:	f000 f887 	bl	80089a0 <__sinit>
 8008892:	4b14      	ldr	r3, [pc, #80]	; (80088e4 <_fflush_r+0x6c>)
 8008894:	429c      	cmp	r4, r3
 8008896:	d11b      	bne.n	80088d0 <_fflush_r+0x58>
 8008898:	686c      	ldr	r4, [r5, #4]
 800889a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d0ef      	beq.n	8008882 <_fflush_r+0xa>
 80088a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088a4:	07d0      	lsls	r0, r2, #31
 80088a6:	d404      	bmi.n	80088b2 <_fflush_r+0x3a>
 80088a8:	0599      	lsls	r1, r3, #22
 80088aa:	d402      	bmi.n	80088b2 <_fflush_r+0x3a>
 80088ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088ae:	f000 f91a 	bl	8008ae6 <__retarget_lock_acquire_recursive>
 80088b2:	4628      	mov	r0, r5
 80088b4:	4621      	mov	r1, r4
 80088b6:	f7ff ff59 	bl	800876c <__sflush_r>
 80088ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088bc:	07da      	lsls	r2, r3, #31
 80088be:	4605      	mov	r5, r0
 80088c0:	d4e0      	bmi.n	8008884 <_fflush_r+0xc>
 80088c2:	89a3      	ldrh	r3, [r4, #12]
 80088c4:	059b      	lsls	r3, r3, #22
 80088c6:	d4dd      	bmi.n	8008884 <_fflush_r+0xc>
 80088c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088ca:	f000 f90d 	bl	8008ae8 <__retarget_lock_release_recursive>
 80088ce:	e7d9      	b.n	8008884 <_fflush_r+0xc>
 80088d0:	4b05      	ldr	r3, [pc, #20]	; (80088e8 <_fflush_r+0x70>)
 80088d2:	429c      	cmp	r4, r3
 80088d4:	d101      	bne.n	80088da <_fflush_r+0x62>
 80088d6:	68ac      	ldr	r4, [r5, #8]
 80088d8:	e7df      	b.n	800889a <_fflush_r+0x22>
 80088da:	4b04      	ldr	r3, [pc, #16]	; (80088ec <_fflush_r+0x74>)
 80088dc:	429c      	cmp	r4, r3
 80088de:	bf08      	it	eq
 80088e0:	68ec      	ldreq	r4, [r5, #12]
 80088e2:	e7da      	b.n	800889a <_fflush_r+0x22>
 80088e4:	08009ea0 	.word	0x08009ea0
 80088e8:	08009ec0 	.word	0x08009ec0
 80088ec:	08009e80 	.word	0x08009e80

080088f0 <std>:
 80088f0:	2300      	movs	r3, #0
 80088f2:	b510      	push	{r4, lr}
 80088f4:	4604      	mov	r4, r0
 80088f6:	e9c0 3300 	strd	r3, r3, [r0]
 80088fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80088fe:	6083      	str	r3, [r0, #8]
 8008900:	8181      	strh	r1, [r0, #12]
 8008902:	6643      	str	r3, [r0, #100]	; 0x64
 8008904:	81c2      	strh	r2, [r0, #14]
 8008906:	6183      	str	r3, [r0, #24]
 8008908:	4619      	mov	r1, r3
 800890a:	2208      	movs	r2, #8
 800890c:	305c      	adds	r0, #92	; 0x5c
 800890e:	f7fe faf1 	bl	8006ef4 <memset>
 8008912:	4b05      	ldr	r3, [pc, #20]	; (8008928 <std+0x38>)
 8008914:	6263      	str	r3, [r4, #36]	; 0x24
 8008916:	4b05      	ldr	r3, [pc, #20]	; (800892c <std+0x3c>)
 8008918:	62a3      	str	r3, [r4, #40]	; 0x28
 800891a:	4b05      	ldr	r3, [pc, #20]	; (8008930 <std+0x40>)
 800891c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800891e:	4b05      	ldr	r3, [pc, #20]	; (8008934 <std+0x44>)
 8008920:	6224      	str	r4, [r4, #32]
 8008922:	6323      	str	r3, [r4, #48]	; 0x30
 8008924:	bd10      	pop	{r4, pc}
 8008926:	bf00      	nop
 8008928:	080097a9 	.word	0x080097a9
 800892c:	080097cb 	.word	0x080097cb
 8008930:	08009803 	.word	0x08009803
 8008934:	08009827 	.word	0x08009827

08008938 <_cleanup_r>:
 8008938:	4901      	ldr	r1, [pc, #4]	; (8008940 <_cleanup_r+0x8>)
 800893a:	f000 b8af 	b.w	8008a9c <_fwalk_reent>
 800893e:	bf00      	nop
 8008940:	08008879 	.word	0x08008879

08008944 <__sfmoreglue>:
 8008944:	b570      	push	{r4, r5, r6, lr}
 8008946:	2268      	movs	r2, #104	; 0x68
 8008948:	1e4d      	subs	r5, r1, #1
 800894a:	4355      	muls	r5, r2
 800894c:	460e      	mov	r6, r1
 800894e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008952:	f000 fd4b 	bl	80093ec <_malloc_r>
 8008956:	4604      	mov	r4, r0
 8008958:	b140      	cbz	r0, 800896c <__sfmoreglue+0x28>
 800895a:	2100      	movs	r1, #0
 800895c:	e9c0 1600 	strd	r1, r6, [r0]
 8008960:	300c      	adds	r0, #12
 8008962:	60a0      	str	r0, [r4, #8]
 8008964:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008968:	f7fe fac4 	bl	8006ef4 <memset>
 800896c:	4620      	mov	r0, r4
 800896e:	bd70      	pop	{r4, r5, r6, pc}

08008970 <__sfp_lock_acquire>:
 8008970:	4801      	ldr	r0, [pc, #4]	; (8008978 <__sfp_lock_acquire+0x8>)
 8008972:	f000 b8b8 	b.w	8008ae6 <__retarget_lock_acquire_recursive>
 8008976:	bf00      	nop
 8008978:	20000401 	.word	0x20000401

0800897c <__sfp_lock_release>:
 800897c:	4801      	ldr	r0, [pc, #4]	; (8008984 <__sfp_lock_release+0x8>)
 800897e:	f000 b8b3 	b.w	8008ae8 <__retarget_lock_release_recursive>
 8008982:	bf00      	nop
 8008984:	20000401 	.word	0x20000401

08008988 <__sinit_lock_acquire>:
 8008988:	4801      	ldr	r0, [pc, #4]	; (8008990 <__sinit_lock_acquire+0x8>)
 800898a:	f000 b8ac 	b.w	8008ae6 <__retarget_lock_acquire_recursive>
 800898e:	bf00      	nop
 8008990:	20000402 	.word	0x20000402

08008994 <__sinit_lock_release>:
 8008994:	4801      	ldr	r0, [pc, #4]	; (800899c <__sinit_lock_release+0x8>)
 8008996:	f000 b8a7 	b.w	8008ae8 <__retarget_lock_release_recursive>
 800899a:	bf00      	nop
 800899c:	20000402 	.word	0x20000402

080089a0 <__sinit>:
 80089a0:	b510      	push	{r4, lr}
 80089a2:	4604      	mov	r4, r0
 80089a4:	f7ff fff0 	bl	8008988 <__sinit_lock_acquire>
 80089a8:	69a3      	ldr	r3, [r4, #24]
 80089aa:	b11b      	cbz	r3, 80089b4 <__sinit+0x14>
 80089ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089b0:	f7ff bff0 	b.w	8008994 <__sinit_lock_release>
 80089b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80089b8:	6523      	str	r3, [r4, #80]	; 0x50
 80089ba:	4b13      	ldr	r3, [pc, #76]	; (8008a08 <__sinit+0x68>)
 80089bc:	4a13      	ldr	r2, [pc, #76]	; (8008a0c <__sinit+0x6c>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80089c2:	42a3      	cmp	r3, r4
 80089c4:	bf04      	itt	eq
 80089c6:	2301      	moveq	r3, #1
 80089c8:	61a3      	streq	r3, [r4, #24]
 80089ca:	4620      	mov	r0, r4
 80089cc:	f000 f820 	bl	8008a10 <__sfp>
 80089d0:	6060      	str	r0, [r4, #4]
 80089d2:	4620      	mov	r0, r4
 80089d4:	f000 f81c 	bl	8008a10 <__sfp>
 80089d8:	60a0      	str	r0, [r4, #8]
 80089da:	4620      	mov	r0, r4
 80089dc:	f000 f818 	bl	8008a10 <__sfp>
 80089e0:	2200      	movs	r2, #0
 80089e2:	60e0      	str	r0, [r4, #12]
 80089e4:	2104      	movs	r1, #4
 80089e6:	6860      	ldr	r0, [r4, #4]
 80089e8:	f7ff ff82 	bl	80088f0 <std>
 80089ec:	68a0      	ldr	r0, [r4, #8]
 80089ee:	2201      	movs	r2, #1
 80089f0:	2109      	movs	r1, #9
 80089f2:	f7ff ff7d 	bl	80088f0 <std>
 80089f6:	68e0      	ldr	r0, [r4, #12]
 80089f8:	2202      	movs	r2, #2
 80089fa:	2112      	movs	r1, #18
 80089fc:	f7ff ff78 	bl	80088f0 <std>
 8008a00:	2301      	movs	r3, #1
 8008a02:	61a3      	str	r3, [r4, #24]
 8008a04:	e7d2      	b.n	80089ac <__sinit+0xc>
 8008a06:	bf00      	nop
 8008a08:	08009db8 	.word	0x08009db8
 8008a0c:	08008939 	.word	0x08008939

08008a10 <__sfp>:
 8008a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a12:	4607      	mov	r7, r0
 8008a14:	f7ff ffac 	bl	8008970 <__sfp_lock_acquire>
 8008a18:	4b1e      	ldr	r3, [pc, #120]	; (8008a94 <__sfp+0x84>)
 8008a1a:	681e      	ldr	r6, [r3, #0]
 8008a1c:	69b3      	ldr	r3, [r6, #24]
 8008a1e:	b913      	cbnz	r3, 8008a26 <__sfp+0x16>
 8008a20:	4630      	mov	r0, r6
 8008a22:	f7ff ffbd 	bl	80089a0 <__sinit>
 8008a26:	3648      	adds	r6, #72	; 0x48
 8008a28:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a2c:	3b01      	subs	r3, #1
 8008a2e:	d503      	bpl.n	8008a38 <__sfp+0x28>
 8008a30:	6833      	ldr	r3, [r6, #0]
 8008a32:	b30b      	cbz	r3, 8008a78 <__sfp+0x68>
 8008a34:	6836      	ldr	r6, [r6, #0]
 8008a36:	e7f7      	b.n	8008a28 <__sfp+0x18>
 8008a38:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008a3c:	b9d5      	cbnz	r5, 8008a74 <__sfp+0x64>
 8008a3e:	4b16      	ldr	r3, [pc, #88]	; (8008a98 <__sfp+0x88>)
 8008a40:	60e3      	str	r3, [r4, #12]
 8008a42:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a46:	6665      	str	r5, [r4, #100]	; 0x64
 8008a48:	f000 f84c 	bl	8008ae4 <__retarget_lock_init_recursive>
 8008a4c:	f7ff ff96 	bl	800897c <__sfp_lock_release>
 8008a50:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008a54:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008a58:	6025      	str	r5, [r4, #0]
 8008a5a:	61a5      	str	r5, [r4, #24]
 8008a5c:	2208      	movs	r2, #8
 8008a5e:	4629      	mov	r1, r5
 8008a60:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a64:	f7fe fa46 	bl	8006ef4 <memset>
 8008a68:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a6c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008a70:	4620      	mov	r0, r4
 8008a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a74:	3468      	adds	r4, #104	; 0x68
 8008a76:	e7d9      	b.n	8008a2c <__sfp+0x1c>
 8008a78:	2104      	movs	r1, #4
 8008a7a:	4638      	mov	r0, r7
 8008a7c:	f7ff ff62 	bl	8008944 <__sfmoreglue>
 8008a80:	4604      	mov	r4, r0
 8008a82:	6030      	str	r0, [r6, #0]
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d1d5      	bne.n	8008a34 <__sfp+0x24>
 8008a88:	f7ff ff78 	bl	800897c <__sfp_lock_release>
 8008a8c:	230c      	movs	r3, #12
 8008a8e:	603b      	str	r3, [r7, #0]
 8008a90:	e7ee      	b.n	8008a70 <__sfp+0x60>
 8008a92:	bf00      	nop
 8008a94:	08009db8 	.word	0x08009db8
 8008a98:	ffff0001 	.word	0xffff0001

08008a9c <_fwalk_reent>:
 8008a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	4688      	mov	r8, r1
 8008aa4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008aa8:	2700      	movs	r7, #0
 8008aaa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008aae:	f1b9 0901 	subs.w	r9, r9, #1
 8008ab2:	d505      	bpl.n	8008ac0 <_fwalk_reent+0x24>
 8008ab4:	6824      	ldr	r4, [r4, #0]
 8008ab6:	2c00      	cmp	r4, #0
 8008ab8:	d1f7      	bne.n	8008aaa <_fwalk_reent+0xe>
 8008aba:	4638      	mov	r0, r7
 8008abc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ac0:	89ab      	ldrh	r3, [r5, #12]
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d907      	bls.n	8008ad6 <_fwalk_reent+0x3a>
 8008ac6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008aca:	3301      	adds	r3, #1
 8008acc:	d003      	beq.n	8008ad6 <_fwalk_reent+0x3a>
 8008ace:	4629      	mov	r1, r5
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	47c0      	blx	r8
 8008ad4:	4307      	orrs	r7, r0
 8008ad6:	3568      	adds	r5, #104	; 0x68
 8008ad8:	e7e9      	b.n	8008aae <_fwalk_reent+0x12>
	...

08008adc <_localeconv_r>:
 8008adc:	4800      	ldr	r0, [pc, #0]	; (8008ae0 <_localeconv_r+0x4>)
 8008ade:	4770      	bx	lr
 8008ae0:	20000160 	.word	0x20000160

08008ae4 <__retarget_lock_init_recursive>:
 8008ae4:	4770      	bx	lr

08008ae6 <__retarget_lock_acquire_recursive>:
 8008ae6:	4770      	bx	lr

08008ae8 <__retarget_lock_release_recursive>:
 8008ae8:	4770      	bx	lr

08008aea <__swhatbuf_r>:
 8008aea:	b570      	push	{r4, r5, r6, lr}
 8008aec:	460e      	mov	r6, r1
 8008aee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008af2:	2900      	cmp	r1, #0
 8008af4:	b096      	sub	sp, #88	; 0x58
 8008af6:	4614      	mov	r4, r2
 8008af8:	461d      	mov	r5, r3
 8008afa:	da08      	bge.n	8008b0e <__swhatbuf_r+0x24>
 8008afc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	602a      	str	r2, [r5, #0]
 8008b04:	061a      	lsls	r2, r3, #24
 8008b06:	d410      	bmi.n	8008b2a <__swhatbuf_r+0x40>
 8008b08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b0c:	e00e      	b.n	8008b2c <__swhatbuf_r+0x42>
 8008b0e:	466a      	mov	r2, sp
 8008b10:	f000 fee0 	bl	80098d4 <_fstat_r>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	dbf1      	blt.n	8008afc <__swhatbuf_r+0x12>
 8008b18:	9a01      	ldr	r2, [sp, #4]
 8008b1a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b1e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b22:	425a      	negs	r2, r3
 8008b24:	415a      	adcs	r2, r3
 8008b26:	602a      	str	r2, [r5, #0]
 8008b28:	e7ee      	b.n	8008b08 <__swhatbuf_r+0x1e>
 8008b2a:	2340      	movs	r3, #64	; 0x40
 8008b2c:	2000      	movs	r0, #0
 8008b2e:	6023      	str	r3, [r4, #0]
 8008b30:	b016      	add	sp, #88	; 0x58
 8008b32:	bd70      	pop	{r4, r5, r6, pc}

08008b34 <__smakebuf_r>:
 8008b34:	898b      	ldrh	r3, [r1, #12]
 8008b36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b38:	079d      	lsls	r5, r3, #30
 8008b3a:	4606      	mov	r6, r0
 8008b3c:	460c      	mov	r4, r1
 8008b3e:	d507      	bpl.n	8008b50 <__smakebuf_r+0x1c>
 8008b40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b44:	6023      	str	r3, [r4, #0]
 8008b46:	6123      	str	r3, [r4, #16]
 8008b48:	2301      	movs	r3, #1
 8008b4a:	6163      	str	r3, [r4, #20]
 8008b4c:	b002      	add	sp, #8
 8008b4e:	bd70      	pop	{r4, r5, r6, pc}
 8008b50:	ab01      	add	r3, sp, #4
 8008b52:	466a      	mov	r2, sp
 8008b54:	f7ff ffc9 	bl	8008aea <__swhatbuf_r>
 8008b58:	9900      	ldr	r1, [sp, #0]
 8008b5a:	4605      	mov	r5, r0
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	f000 fc45 	bl	80093ec <_malloc_r>
 8008b62:	b948      	cbnz	r0, 8008b78 <__smakebuf_r+0x44>
 8008b64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b68:	059a      	lsls	r2, r3, #22
 8008b6a:	d4ef      	bmi.n	8008b4c <__smakebuf_r+0x18>
 8008b6c:	f023 0303 	bic.w	r3, r3, #3
 8008b70:	f043 0302 	orr.w	r3, r3, #2
 8008b74:	81a3      	strh	r3, [r4, #12]
 8008b76:	e7e3      	b.n	8008b40 <__smakebuf_r+0xc>
 8008b78:	4b0d      	ldr	r3, [pc, #52]	; (8008bb0 <__smakebuf_r+0x7c>)
 8008b7a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008b7c:	89a3      	ldrh	r3, [r4, #12]
 8008b7e:	6020      	str	r0, [r4, #0]
 8008b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b84:	81a3      	strh	r3, [r4, #12]
 8008b86:	9b00      	ldr	r3, [sp, #0]
 8008b88:	6163      	str	r3, [r4, #20]
 8008b8a:	9b01      	ldr	r3, [sp, #4]
 8008b8c:	6120      	str	r0, [r4, #16]
 8008b8e:	b15b      	cbz	r3, 8008ba8 <__smakebuf_r+0x74>
 8008b90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b94:	4630      	mov	r0, r6
 8008b96:	f000 feaf 	bl	80098f8 <_isatty_r>
 8008b9a:	b128      	cbz	r0, 8008ba8 <__smakebuf_r+0x74>
 8008b9c:	89a3      	ldrh	r3, [r4, #12]
 8008b9e:	f023 0303 	bic.w	r3, r3, #3
 8008ba2:	f043 0301 	orr.w	r3, r3, #1
 8008ba6:	81a3      	strh	r3, [r4, #12]
 8008ba8:	89a0      	ldrh	r0, [r4, #12]
 8008baa:	4305      	orrs	r5, r0
 8008bac:	81a5      	strh	r5, [r4, #12]
 8008bae:	e7cd      	b.n	8008b4c <__smakebuf_r+0x18>
 8008bb0:	08008939 	.word	0x08008939

08008bb4 <malloc>:
 8008bb4:	4b02      	ldr	r3, [pc, #8]	; (8008bc0 <malloc+0xc>)
 8008bb6:	4601      	mov	r1, r0
 8008bb8:	6818      	ldr	r0, [r3, #0]
 8008bba:	f000 bc17 	b.w	80093ec <_malloc_r>
 8008bbe:	bf00      	nop
 8008bc0:	2000000c 	.word	0x2000000c

08008bc4 <memcpy>:
 8008bc4:	440a      	add	r2, r1
 8008bc6:	4291      	cmp	r1, r2
 8008bc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bcc:	d100      	bne.n	8008bd0 <memcpy+0xc>
 8008bce:	4770      	bx	lr
 8008bd0:	b510      	push	{r4, lr}
 8008bd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bda:	4291      	cmp	r1, r2
 8008bdc:	d1f9      	bne.n	8008bd2 <memcpy+0xe>
 8008bde:	bd10      	pop	{r4, pc}

08008be0 <_Balloc>:
 8008be0:	b570      	push	{r4, r5, r6, lr}
 8008be2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008be4:	4604      	mov	r4, r0
 8008be6:	460d      	mov	r5, r1
 8008be8:	b976      	cbnz	r6, 8008c08 <_Balloc+0x28>
 8008bea:	2010      	movs	r0, #16
 8008bec:	f7ff ffe2 	bl	8008bb4 <malloc>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	6260      	str	r0, [r4, #36]	; 0x24
 8008bf4:	b920      	cbnz	r0, 8008c00 <_Balloc+0x20>
 8008bf6:	4b18      	ldr	r3, [pc, #96]	; (8008c58 <_Balloc+0x78>)
 8008bf8:	4818      	ldr	r0, [pc, #96]	; (8008c5c <_Balloc+0x7c>)
 8008bfa:	2166      	movs	r1, #102	; 0x66
 8008bfc:	f000 fe2a 	bl	8009854 <__assert_func>
 8008c00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c04:	6006      	str	r6, [r0, #0]
 8008c06:	60c6      	str	r6, [r0, #12]
 8008c08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008c0a:	68f3      	ldr	r3, [r6, #12]
 8008c0c:	b183      	cbz	r3, 8008c30 <_Balloc+0x50>
 8008c0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c10:	68db      	ldr	r3, [r3, #12]
 8008c12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c16:	b9b8      	cbnz	r0, 8008c48 <_Balloc+0x68>
 8008c18:	2101      	movs	r1, #1
 8008c1a:	fa01 f605 	lsl.w	r6, r1, r5
 8008c1e:	1d72      	adds	r2, r6, #5
 8008c20:	0092      	lsls	r2, r2, #2
 8008c22:	4620      	mov	r0, r4
 8008c24:	f000 fb60 	bl	80092e8 <_calloc_r>
 8008c28:	b160      	cbz	r0, 8008c44 <_Balloc+0x64>
 8008c2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c2e:	e00e      	b.n	8008c4e <_Balloc+0x6e>
 8008c30:	2221      	movs	r2, #33	; 0x21
 8008c32:	2104      	movs	r1, #4
 8008c34:	4620      	mov	r0, r4
 8008c36:	f000 fb57 	bl	80092e8 <_calloc_r>
 8008c3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c3c:	60f0      	str	r0, [r6, #12]
 8008c3e:	68db      	ldr	r3, [r3, #12]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d1e4      	bne.n	8008c0e <_Balloc+0x2e>
 8008c44:	2000      	movs	r0, #0
 8008c46:	bd70      	pop	{r4, r5, r6, pc}
 8008c48:	6802      	ldr	r2, [r0, #0]
 8008c4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c4e:	2300      	movs	r3, #0
 8008c50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c54:	e7f7      	b.n	8008c46 <_Balloc+0x66>
 8008c56:	bf00      	nop
 8008c58:	08009dfd 	.word	0x08009dfd
 8008c5c:	08009ee0 	.word	0x08009ee0

08008c60 <_Bfree>:
 8008c60:	b570      	push	{r4, r5, r6, lr}
 8008c62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c64:	4605      	mov	r5, r0
 8008c66:	460c      	mov	r4, r1
 8008c68:	b976      	cbnz	r6, 8008c88 <_Bfree+0x28>
 8008c6a:	2010      	movs	r0, #16
 8008c6c:	f7ff ffa2 	bl	8008bb4 <malloc>
 8008c70:	4602      	mov	r2, r0
 8008c72:	6268      	str	r0, [r5, #36]	; 0x24
 8008c74:	b920      	cbnz	r0, 8008c80 <_Bfree+0x20>
 8008c76:	4b09      	ldr	r3, [pc, #36]	; (8008c9c <_Bfree+0x3c>)
 8008c78:	4809      	ldr	r0, [pc, #36]	; (8008ca0 <_Bfree+0x40>)
 8008c7a:	218a      	movs	r1, #138	; 0x8a
 8008c7c:	f000 fdea 	bl	8009854 <__assert_func>
 8008c80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c84:	6006      	str	r6, [r0, #0]
 8008c86:	60c6      	str	r6, [r0, #12]
 8008c88:	b13c      	cbz	r4, 8008c9a <_Bfree+0x3a>
 8008c8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c8c:	6862      	ldr	r2, [r4, #4]
 8008c8e:	68db      	ldr	r3, [r3, #12]
 8008c90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c94:	6021      	str	r1, [r4, #0]
 8008c96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c9a:	bd70      	pop	{r4, r5, r6, pc}
 8008c9c:	08009dfd 	.word	0x08009dfd
 8008ca0:	08009ee0 	.word	0x08009ee0

08008ca4 <__multadd>:
 8008ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ca8:	690d      	ldr	r5, [r1, #16]
 8008caa:	4607      	mov	r7, r0
 8008cac:	460c      	mov	r4, r1
 8008cae:	461e      	mov	r6, r3
 8008cb0:	f101 0c14 	add.w	ip, r1, #20
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	f8dc 3000 	ldr.w	r3, [ip]
 8008cba:	b299      	uxth	r1, r3
 8008cbc:	fb02 6101 	mla	r1, r2, r1, r6
 8008cc0:	0c1e      	lsrs	r6, r3, #16
 8008cc2:	0c0b      	lsrs	r3, r1, #16
 8008cc4:	fb02 3306 	mla	r3, r2, r6, r3
 8008cc8:	b289      	uxth	r1, r1
 8008cca:	3001      	adds	r0, #1
 8008ccc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008cd0:	4285      	cmp	r5, r0
 8008cd2:	f84c 1b04 	str.w	r1, [ip], #4
 8008cd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008cda:	dcec      	bgt.n	8008cb6 <__multadd+0x12>
 8008cdc:	b30e      	cbz	r6, 8008d22 <__multadd+0x7e>
 8008cde:	68a3      	ldr	r3, [r4, #8]
 8008ce0:	42ab      	cmp	r3, r5
 8008ce2:	dc19      	bgt.n	8008d18 <__multadd+0x74>
 8008ce4:	6861      	ldr	r1, [r4, #4]
 8008ce6:	4638      	mov	r0, r7
 8008ce8:	3101      	adds	r1, #1
 8008cea:	f7ff ff79 	bl	8008be0 <_Balloc>
 8008cee:	4680      	mov	r8, r0
 8008cf0:	b928      	cbnz	r0, 8008cfe <__multadd+0x5a>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	4b0c      	ldr	r3, [pc, #48]	; (8008d28 <__multadd+0x84>)
 8008cf6:	480d      	ldr	r0, [pc, #52]	; (8008d2c <__multadd+0x88>)
 8008cf8:	21b5      	movs	r1, #181	; 0xb5
 8008cfa:	f000 fdab 	bl	8009854 <__assert_func>
 8008cfe:	6922      	ldr	r2, [r4, #16]
 8008d00:	3202      	adds	r2, #2
 8008d02:	f104 010c 	add.w	r1, r4, #12
 8008d06:	0092      	lsls	r2, r2, #2
 8008d08:	300c      	adds	r0, #12
 8008d0a:	f7ff ff5b 	bl	8008bc4 <memcpy>
 8008d0e:	4621      	mov	r1, r4
 8008d10:	4638      	mov	r0, r7
 8008d12:	f7ff ffa5 	bl	8008c60 <_Bfree>
 8008d16:	4644      	mov	r4, r8
 8008d18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d1c:	3501      	adds	r5, #1
 8008d1e:	615e      	str	r6, [r3, #20]
 8008d20:	6125      	str	r5, [r4, #16]
 8008d22:	4620      	mov	r0, r4
 8008d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d28:	08009e6f 	.word	0x08009e6f
 8008d2c:	08009ee0 	.word	0x08009ee0

08008d30 <__hi0bits>:
 8008d30:	0c03      	lsrs	r3, r0, #16
 8008d32:	041b      	lsls	r3, r3, #16
 8008d34:	b9d3      	cbnz	r3, 8008d6c <__hi0bits+0x3c>
 8008d36:	0400      	lsls	r0, r0, #16
 8008d38:	2310      	movs	r3, #16
 8008d3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d3e:	bf04      	itt	eq
 8008d40:	0200      	lsleq	r0, r0, #8
 8008d42:	3308      	addeq	r3, #8
 8008d44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008d48:	bf04      	itt	eq
 8008d4a:	0100      	lsleq	r0, r0, #4
 8008d4c:	3304      	addeq	r3, #4
 8008d4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008d52:	bf04      	itt	eq
 8008d54:	0080      	lsleq	r0, r0, #2
 8008d56:	3302      	addeq	r3, #2
 8008d58:	2800      	cmp	r0, #0
 8008d5a:	db05      	blt.n	8008d68 <__hi0bits+0x38>
 8008d5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d60:	f103 0301 	add.w	r3, r3, #1
 8008d64:	bf08      	it	eq
 8008d66:	2320      	moveq	r3, #32
 8008d68:	4618      	mov	r0, r3
 8008d6a:	4770      	bx	lr
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	e7e4      	b.n	8008d3a <__hi0bits+0xa>

08008d70 <__lo0bits>:
 8008d70:	6803      	ldr	r3, [r0, #0]
 8008d72:	f013 0207 	ands.w	r2, r3, #7
 8008d76:	4601      	mov	r1, r0
 8008d78:	d00b      	beq.n	8008d92 <__lo0bits+0x22>
 8008d7a:	07da      	lsls	r2, r3, #31
 8008d7c:	d423      	bmi.n	8008dc6 <__lo0bits+0x56>
 8008d7e:	0798      	lsls	r0, r3, #30
 8008d80:	bf49      	itett	mi
 8008d82:	085b      	lsrmi	r3, r3, #1
 8008d84:	089b      	lsrpl	r3, r3, #2
 8008d86:	2001      	movmi	r0, #1
 8008d88:	600b      	strmi	r3, [r1, #0]
 8008d8a:	bf5c      	itt	pl
 8008d8c:	600b      	strpl	r3, [r1, #0]
 8008d8e:	2002      	movpl	r0, #2
 8008d90:	4770      	bx	lr
 8008d92:	b298      	uxth	r0, r3
 8008d94:	b9a8      	cbnz	r0, 8008dc2 <__lo0bits+0x52>
 8008d96:	0c1b      	lsrs	r3, r3, #16
 8008d98:	2010      	movs	r0, #16
 8008d9a:	b2da      	uxtb	r2, r3
 8008d9c:	b90a      	cbnz	r2, 8008da2 <__lo0bits+0x32>
 8008d9e:	3008      	adds	r0, #8
 8008da0:	0a1b      	lsrs	r3, r3, #8
 8008da2:	071a      	lsls	r2, r3, #28
 8008da4:	bf04      	itt	eq
 8008da6:	091b      	lsreq	r3, r3, #4
 8008da8:	3004      	addeq	r0, #4
 8008daa:	079a      	lsls	r2, r3, #30
 8008dac:	bf04      	itt	eq
 8008dae:	089b      	lsreq	r3, r3, #2
 8008db0:	3002      	addeq	r0, #2
 8008db2:	07da      	lsls	r2, r3, #31
 8008db4:	d403      	bmi.n	8008dbe <__lo0bits+0x4e>
 8008db6:	085b      	lsrs	r3, r3, #1
 8008db8:	f100 0001 	add.w	r0, r0, #1
 8008dbc:	d005      	beq.n	8008dca <__lo0bits+0x5a>
 8008dbe:	600b      	str	r3, [r1, #0]
 8008dc0:	4770      	bx	lr
 8008dc2:	4610      	mov	r0, r2
 8008dc4:	e7e9      	b.n	8008d9a <__lo0bits+0x2a>
 8008dc6:	2000      	movs	r0, #0
 8008dc8:	4770      	bx	lr
 8008dca:	2020      	movs	r0, #32
 8008dcc:	4770      	bx	lr
	...

08008dd0 <__i2b>:
 8008dd0:	b510      	push	{r4, lr}
 8008dd2:	460c      	mov	r4, r1
 8008dd4:	2101      	movs	r1, #1
 8008dd6:	f7ff ff03 	bl	8008be0 <_Balloc>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	b928      	cbnz	r0, 8008dea <__i2b+0x1a>
 8008dde:	4b05      	ldr	r3, [pc, #20]	; (8008df4 <__i2b+0x24>)
 8008de0:	4805      	ldr	r0, [pc, #20]	; (8008df8 <__i2b+0x28>)
 8008de2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008de6:	f000 fd35 	bl	8009854 <__assert_func>
 8008dea:	2301      	movs	r3, #1
 8008dec:	6144      	str	r4, [r0, #20]
 8008dee:	6103      	str	r3, [r0, #16]
 8008df0:	bd10      	pop	{r4, pc}
 8008df2:	bf00      	nop
 8008df4:	08009e6f 	.word	0x08009e6f
 8008df8:	08009ee0 	.word	0x08009ee0

08008dfc <__multiply>:
 8008dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e00:	4691      	mov	r9, r2
 8008e02:	690a      	ldr	r2, [r1, #16]
 8008e04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	bfb8      	it	lt
 8008e0c:	460b      	movlt	r3, r1
 8008e0e:	460c      	mov	r4, r1
 8008e10:	bfbc      	itt	lt
 8008e12:	464c      	movlt	r4, r9
 8008e14:	4699      	movlt	r9, r3
 8008e16:	6927      	ldr	r7, [r4, #16]
 8008e18:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e1c:	68a3      	ldr	r3, [r4, #8]
 8008e1e:	6861      	ldr	r1, [r4, #4]
 8008e20:	eb07 060a 	add.w	r6, r7, sl
 8008e24:	42b3      	cmp	r3, r6
 8008e26:	b085      	sub	sp, #20
 8008e28:	bfb8      	it	lt
 8008e2a:	3101      	addlt	r1, #1
 8008e2c:	f7ff fed8 	bl	8008be0 <_Balloc>
 8008e30:	b930      	cbnz	r0, 8008e40 <__multiply+0x44>
 8008e32:	4602      	mov	r2, r0
 8008e34:	4b44      	ldr	r3, [pc, #272]	; (8008f48 <__multiply+0x14c>)
 8008e36:	4845      	ldr	r0, [pc, #276]	; (8008f4c <__multiply+0x150>)
 8008e38:	f240 115d 	movw	r1, #349	; 0x15d
 8008e3c:	f000 fd0a 	bl	8009854 <__assert_func>
 8008e40:	f100 0514 	add.w	r5, r0, #20
 8008e44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e48:	462b      	mov	r3, r5
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	4543      	cmp	r3, r8
 8008e4e:	d321      	bcc.n	8008e94 <__multiply+0x98>
 8008e50:	f104 0314 	add.w	r3, r4, #20
 8008e54:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008e58:	f109 0314 	add.w	r3, r9, #20
 8008e5c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008e60:	9202      	str	r2, [sp, #8]
 8008e62:	1b3a      	subs	r2, r7, r4
 8008e64:	3a15      	subs	r2, #21
 8008e66:	f022 0203 	bic.w	r2, r2, #3
 8008e6a:	3204      	adds	r2, #4
 8008e6c:	f104 0115 	add.w	r1, r4, #21
 8008e70:	428f      	cmp	r7, r1
 8008e72:	bf38      	it	cc
 8008e74:	2204      	movcc	r2, #4
 8008e76:	9201      	str	r2, [sp, #4]
 8008e78:	9a02      	ldr	r2, [sp, #8]
 8008e7a:	9303      	str	r3, [sp, #12]
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d80c      	bhi.n	8008e9a <__multiply+0x9e>
 8008e80:	2e00      	cmp	r6, #0
 8008e82:	dd03      	ble.n	8008e8c <__multiply+0x90>
 8008e84:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d05a      	beq.n	8008f42 <__multiply+0x146>
 8008e8c:	6106      	str	r6, [r0, #16]
 8008e8e:	b005      	add	sp, #20
 8008e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e94:	f843 2b04 	str.w	r2, [r3], #4
 8008e98:	e7d8      	b.n	8008e4c <__multiply+0x50>
 8008e9a:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e9e:	f1ba 0f00 	cmp.w	sl, #0
 8008ea2:	d024      	beq.n	8008eee <__multiply+0xf2>
 8008ea4:	f104 0e14 	add.w	lr, r4, #20
 8008ea8:	46a9      	mov	r9, r5
 8008eaa:	f04f 0c00 	mov.w	ip, #0
 8008eae:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008eb2:	f8d9 1000 	ldr.w	r1, [r9]
 8008eb6:	fa1f fb82 	uxth.w	fp, r2
 8008eba:	b289      	uxth	r1, r1
 8008ebc:	fb0a 110b 	mla	r1, sl, fp, r1
 8008ec0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008ec4:	f8d9 2000 	ldr.w	r2, [r9]
 8008ec8:	4461      	add	r1, ip
 8008eca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008ece:	fb0a c20b 	mla	r2, sl, fp, ip
 8008ed2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008ed6:	b289      	uxth	r1, r1
 8008ed8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008edc:	4577      	cmp	r7, lr
 8008ede:	f849 1b04 	str.w	r1, [r9], #4
 8008ee2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008ee6:	d8e2      	bhi.n	8008eae <__multiply+0xb2>
 8008ee8:	9a01      	ldr	r2, [sp, #4]
 8008eea:	f845 c002 	str.w	ip, [r5, r2]
 8008eee:	9a03      	ldr	r2, [sp, #12]
 8008ef0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ef4:	3304      	adds	r3, #4
 8008ef6:	f1b9 0f00 	cmp.w	r9, #0
 8008efa:	d020      	beq.n	8008f3e <__multiply+0x142>
 8008efc:	6829      	ldr	r1, [r5, #0]
 8008efe:	f104 0c14 	add.w	ip, r4, #20
 8008f02:	46ae      	mov	lr, r5
 8008f04:	f04f 0a00 	mov.w	sl, #0
 8008f08:	f8bc b000 	ldrh.w	fp, [ip]
 8008f0c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008f10:	fb09 220b 	mla	r2, r9, fp, r2
 8008f14:	4492      	add	sl, r2
 8008f16:	b289      	uxth	r1, r1
 8008f18:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008f1c:	f84e 1b04 	str.w	r1, [lr], #4
 8008f20:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008f24:	f8be 1000 	ldrh.w	r1, [lr]
 8008f28:	0c12      	lsrs	r2, r2, #16
 8008f2a:	fb09 1102 	mla	r1, r9, r2, r1
 8008f2e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008f32:	4567      	cmp	r7, ip
 8008f34:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008f38:	d8e6      	bhi.n	8008f08 <__multiply+0x10c>
 8008f3a:	9a01      	ldr	r2, [sp, #4]
 8008f3c:	50a9      	str	r1, [r5, r2]
 8008f3e:	3504      	adds	r5, #4
 8008f40:	e79a      	b.n	8008e78 <__multiply+0x7c>
 8008f42:	3e01      	subs	r6, #1
 8008f44:	e79c      	b.n	8008e80 <__multiply+0x84>
 8008f46:	bf00      	nop
 8008f48:	08009e6f 	.word	0x08009e6f
 8008f4c:	08009ee0 	.word	0x08009ee0

08008f50 <__pow5mult>:
 8008f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f54:	4615      	mov	r5, r2
 8008f56:	f012 0203 	ands.w	r2, r2, #3
 8008f5a:	4606      	mov	r6, r0
 8008f5c:	460f      	mov	r7, r1
 8008f5e:	d007      	beq.n	8008f70 <__pow5mult+0x20>
 8008f60:	4c25      	ldr	r4, [pc, #148]	; (8008ff8 <__pow5mult+0xa8>)
 8008f62:	3a01      	subs	r2, #1
 8008f64:	2300      	movs	r3, #0
 8008f66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f6a:	f7ff fe9b 	bl	8008ca4 <__multadd>
 8008f6e:	4607      	mov	r7, r0
 8008f70:	10ad      	asrs	r5, r5, #2
 8008f72:	d03d      	beq.n	8008ff0 <__pow5mult+0xa0>
 8008f74:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f76:	b97c      	cbnz	r4, 8008f98 <__pow5mult+0x48>
 8008f78:	2010      	movs	r0, #16
 8008f7a:	f7ff fe1b 	bl	8008bb4 <malloc>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	6270      	str	r0, [r6, #36]	; 0x24
 8008f82:	b928      	cbnz	r0, 8008f90 <__pow5mult+0x40>
 8008f84:	4b1d      	ldr	r3, [pc, #116]	; (8008ffc <__pow5mult+0xac>)
 8008f86:	481e      	ldr	r0, [pc, #120]	; (8009000 <__pow5mult+0xb0>)
 8008f88:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008f8c:	f000 fc62 	bl	8009854 <__assert_func>
 8008f90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f94:	6004      	str	r4, [r0, #0]
 8008f96:	60c4      	str	r4, [r0, #12]
 8008f98:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fa0:	b94c      	cbnz	r4, 8008fb6 <__pow5mult+0x66>
 8008fa2:	f240 2171 	movw	r1, #625	; 0x271
 8008fa6:	4630      	mov	r0, r6
 8008fa8:	f7ff ff12 	bl	8008dd0 <__i2b>
 8008fac:	2300      	movs	r3, #0
 8008fae:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fb2:	4604      	mov	r4, r0
 8008fb4:	6003      	str	r3, [r0, #0]
 8008fb6:	f04f 0900 	mov.w	r9, #0
 8008fba:	07eb      	lsls	r3, r5, #31
 8008fbc:	d50a      	bpl.n	8008fd4 <__pow5mult+0x84>
 8008fbe:	4639      	mov	r1, r7
 8008fc0:	4622      	mov	r2, r4
 8008fc2:	4630      	mov	r0, r6
 8008fc4:	f7ff ff1a 	bl	8008dfc <__multiply>
 8008fc8:	4639      	mov	r1, r7
 8008fca:	4680      	mov	r8, r0
 8008fcc:	4630      	mov	r0, r6
 8008fce:	f7ff fe47 	bl	8008c60 <_Bfree>
 8008fd2:	4647      	mov	r7, r8
 8008fd4:	106d      	asrs	r5, r5, #1
 8008fd6:	d00b      	beq.n	8008ff0 <__pow5mult+0xa0>
 8008fd8:	6820      	ldr	r0, [r4, #0]
 8008fda:	b938      	cbnz	r0, 8008fec <__pow5mult+0x9c>
 8008fdc:	4622      	mov	r2, r4
 8008fde:	4621      	mov	r1, r4
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	f7ff ff0b 	bl	8008dfc <__multiply>
 8008fe6:	6020      	str	r0, [r4, #0]
 8008fe8:	f8c0 9000 	str.w	r9, [r0]
 8008fec:	4604      	mov	r4, r0
 8008fee:	e7e4      	b.n	8008fba <__pow5mult+0x6a>
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ff6:	bf00      	nop
 8008ff8:	0800a030 	.word	0x0800a030
 8008ffc:	08009dfd 	.word	0x08009dfd
 8009000:	08009ee0 	.word	0x08009ee0

08009004 <__lshift>:
 8009004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009008:	460c      	mov	r4, r1
 800900a:	6849      	ldr	r1, [r1, #4]
 800900c:	6923      	ldr	r3, [r4, #16]
 800900e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009012:	68a3      	ldr	r3, [r4, #8]
 8009014:	4607      	mov	r7, r0
 8009016:	4691      	mov	r9, r2
 8009018:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800901c:	f108 0601 	add.w	r6, r8, #1
 8009020:	42b3      	cmp	r3, r6
 8009022:	db0b      	blt.n	800903c <__lshift+0x38>
 8009024:	4638      	mov	r0, r7
 8009026:	f7ff fddb 	bl	8008be0 <_Balloc>
 800902a:	4605      	mov	r5, r0
 800902c:	b948      	cbnz	r0, 8009042 <__lshift+0x3e>
 800902e:	4602      	mov	r2, r0
 8009030:	4b2a      	ldr	r3, [pc, #168]	; (80090dc <__lshift+0xd8>)
 8009032:	482b      	ldr	r0, [pc, #172]	; (80090e0 <__lshift+0xdc>)
 8009034:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009038:	f000 fc0c 	bl	8009854 <__assert_func>
 800903c:	3101      	adds	r1, #1
 800903e:	005b      	lsls	r3, r3, #1
 8009040:	e7ee      	b.n	8009020 <__lshift+0x1c>
 8009042:	2300      	movs	r3, #0
 8009044:	f100 0114 	add.w	r1, r0, #20
 8009048:	f100 0210 	add.w	r2, r0, #16
 800904c:	4618      	mov	r0, r3
 800904e:	4553      	cmp	r3, sl
 8009050:	db37      	blt.n	80090c2 <__lshift+0xbe>
 8009052:	6920      	ldr	r0, [r4, #16]
 8009054:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009058:	f104 0314 	add.w	r3, r4, #20
 800905c:	f019 091f 	ands.w	r9, r9, #31
 8009060:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009064:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009068:	d02f      	beq.n	80090ca <__lshift+0xc6>
 800906a:	f1c9 0e20 	rsb	lr, r9, #32
 800906e:	468a      	mov	sl, r1
 8009070:	f04f 0c00 	mov.w	ip, #0
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	fa02 f209 	lsl.w	r2, r2, r9
 800907a:	ea42 020c 	orr.w	r2, r2, ip
 800907e:	f84a 2b04 	str.w	r2, [sl], #4
 8009082:	f853 2b04 	ldr.w	r2, [r3], #4
 8009086:	4298      	cmp	r0, r3
 8009088:	fa22 fc0e 	lsr.w	ip, r2, lr
 800908c:	d8f2      	bhi.n	8009074 <__lshift+0x70>
 800908e:	1b03      	subs	r3, r0, r4
 8009090:	3b15      	subs	r3, #21
 8009092:	f023 0303 	bic.w	r3, r3, #3
 8009096:	3304      	adds	r3, #4
 8009098:	f104 0215 	add.w	r2, r4, #21
 800909c:	4290      	cmp	r0, r2
 800909e:	bf38      	it	cc
 80090a0:	2304      	movcc	r3, #4
 80090a2:	f841 c003 	str.w	ip, [r1, r3]
 80090a6:	f1bc 0f00 	cmp.w	ip, #0
 80090aa:	d001      	beq.n	80090b0 <__lshift+0xac>
 80090ac:	f108 0602 	add.w	r6, r8, #2
 80090b0:	3e01      	subs	r6, #1
 80090b2:	4638      	mov	r0, r7
 80090b4:	612e      	str	r6, [r5, #16]
 80090b6:	4621      	mov	r1, r4
 80090b8:	f7ff fdd2 	bl	8008c60 <_Bfree>
 80090bc:	4628      	mov	r0, r5
 80090be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80090c6:	3301      	adds	r3, #1
 80090c8:	e7c1      	b.n	800904e <__lshift+0x4a>
 80090ca:	3904      	subs	r1, #4
 80090cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80090d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80090d4:	4298      	cmp	r0, r3
 80090d6:	d8f9      	bhi.n	80090cc <__lshift+0xc8>
 80090d8:	e7ea      	b.n	80090b0 <__lshift+0xac>
 80090da:	bf00      	nop
 80090dc:	08009e6f 	.word	0x08009e6f
 80090e0:	08009ee0 	.word	0x08009ee0

080090e4 <__mcmp>:
 80090e4:	b530      	push	{r4, r5, lr}
 80090e6:	6902      	ldr	r2, [r0, #16]
 80090e8:	690c      	ldr	r4, [r1, #16]
 80090ea:	1b12      	subs	r2, r2, r4
 80090ec:	d10e      	bne.n	800910c <__mcmp+0x28>
 80090ee:	f100 0314 	add.w	r3, r0, #20
 80090f2:	3114      	adds	r1, #20
 80090f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80090f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80090fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009100:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009104:	42a5      	cmp	r5, r4
 8009106:	d003      	beq.n	8009110 <__mcmp+0x2c>
 8009108:	d305      	bcc.n	8009116 <__mcmp+0x32>
 800910a:	2201      	movs	r2, #1
 800910c:	4610      	mov	r0, r2
 800910e:	bd30      	pop	{r4, r5, pc}
 8009110:	4283      	cmp	r3, r0
 8009112:	d3f3      	bcc.n	80090fc <__mcmp+0x18>
 8009114:	e7fa      	b.n	800910c <__mcmp+0x28>
 8009116:	f04f 32ff 	mov.w	r2, #4294967295
 800911a:	e7f7      	b.n	800910c <__mcmp+0x28>

0800911c <__mdiff>:
 800911c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009120:	460c      	mov	r4, r1
 8009122:	4606      	mov	r6, r0
 8009124:	4611      	mov	r1, r2
 8009126:	4620      	mov	r0, r4
 8009128:	4690      	mov	r8, r2
 800912a:	f7ff ffdb 	bl	80090e4 <__mcmp>
 800912e:	1e05      	subs	r5, r0, #0
 8009130:	d110      	bne.n	8009154 <__mdiff+0x38>
 8009132:	4629      	mov	r1, r5
 8009134:	4630      	mov	r0, r6
 8009136:	f7ff fd53 	bl	8008be0 <_Balloc>
 800913a:	b930      	cbnz	r0, 800914a <__mdiff+0x2e>
 800913c:	4b3a      	ldr	r3, [pc, #232]	; (8009228 <__mdiff+0x10c>)
 800913e:	4602      	mov	r2, r0
 8009140:	f240 2132 	movw	r1, #562	; 0x232
 8009144:	4839      	ldr	r0, [pc, #228]	; (800922c <__mdiff+0x110>)
 8009146:	f000 fb85 	bl	8009854 <__assert_func>
 800914a:	2301      	movs	r3, #1
 800914c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009150:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009154:	bfa4      	itt	ge
 8009156:	4643      	movge	r3, r8
 8009158:	46a0      	movge	r8, r4
 800915a:	4630      	mov	r0, r6
 800915c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009160:	bfa6      	itte	ge
 8009162:	461c      	movge	r4, r3
 8009164:	2500      	movge	r5, #0
 8009166:	2501      	movlt	r5, #1
 8009168:	f7ff fd3a 	bl	8008be0 <_Balloc>
 800916c:	b920      	cbnz	r0, 8009178 <__mdiff+0x5c>
 800916e:	4b2e      	ldr	r3, [pc, #184]	; (8009228 <__mdiff+0x10c>)
 8009170:	4602      	mov	r2, r0
 8009172:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009176:	e7e5      	b.n	8009144 <__mdiff+0x28>
 8009178:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800917c:	6926      	ldr	r6, [r4, #16]
 800917e:	60c5      	str	r5, [r0, #12]
 8009180:	f104 0914 	add.w	r9, r4, #20
 8009184:	f108 0514 	add.w	r5, r8, #20
 8009188:	f100 0e14 	add.w	lr, r0, #20
 800918c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009190:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009194:	f108 0210 	add.w	r2, r8, #16
 8009198:	46f2      	mov	sl, lr
 800919a:	2100      	movs	r1, #0
 800919c:	f859 3b04 	ldr.w	r3, [r9], #4
 80091a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80091a4:	fa1f f883 	uxth.w	r8, r3
 80091a8:	fa11 f18b 	uxtah	r1, r1, fp
 80091ac:	0c1b      	lsrs	r3, r3, #16
 80091ae:	eba1 0808 	sub.w	r8, r1, r8
 80091b2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80091b6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80091ba:	fa1f f888 	uxth.w	r8, r8
 80091be:	1419      	asrs	r1, r3, #16
 80091c0:	454e      	cmp	r6, r9
 80091c2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80091c6:	f84a 3b04 	str.w	r3, [sl], #4
 80091ca:	d8e7      	bhi.n	800919c <__mdiff+0x80>
 80091cc:	1b33      	subs	r3, r6, r4
 80091ce:	3b15      	subs	r3, #21
 80091d0:	f023 0303 	bic.w	r3, r3, #3
 80091d4:	3304      	adds	r3, #4
 80091d6:	3415      	adds	r4, #21
 80091d8:	42a6      	cmp	r6, r4
 80091da:	bf38      	it	cc
 80091dc:	2304      	movcc	r3, #4
 80091de:	441d      	add	r5, r3
 80091e0:	4473      	add	r3, lr
 80091e2:	469e      	mov	lr, r3
 80091e4:	462e      	mov	r6, r5
 80091e6:	4566      	cmp	r6, ip
 80091e8:	d30e      	bcc.n	8009208 <__mdiff+0xec>
 80091ea:	f10c 0203 	add.w	r2, ip, #3
 80091ee:	1b52      	subs	r2, r2, r5
 80091f0:	f022 0203 	bic.w	r2, r2, #3
 80091f4:	3d03      	subs	r5, #3
 80091f6:	45ac      	cmp	ip, r5
 80091f8:	bf38      	it	cc
 80091fa:	2200      	movcc	r2, #0
 80091fc:	441a      	add	r2, r3
 80091fe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009202:	b17b      	cbz	r3, 8009224 <__mdiff+0x108>
 8009204:	6107      	str	r7, [r0, #16]
 8009206:	e7a3      	b.n	8009150 <__mdiff+0x34>
 8009208:	f856 8b04 	ldr.w	r8, [r6], #4
 800920c:	fa11 f288 	uxtah	r2, r1, r8
 8009210:	1414      	asrs	r4, r2, #16
 8009212:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009216:	b292      	uxth	r2, r2
 8009218:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800921c:	f84e 2b04 	str.w	r2, [lr], #4
 8009220:	1421      	asrs	r1, r4, #16
 8009222:	e7e0      	b.n	80091e6 <__mdiff+0xca>
 8009224:	3f01      	subs	r7, #1
 8009226:	e7ea      	b.n	80091fe <__mdiff+0xe2>
 8009228:	08009e6f 	.word	0x08009e6f
 800922c:	08009ee0 	.word	0x08009ee0

08009230 <__d2b>:
 8009230:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009234:	4689      	mov	r9, r1
 8009236:	2101      	movs	r1, #1
 8009238:	ec57 6b10 	vmov	r6, r7, d0
 800923c:	4690      	mov	r8, r2
 800923e:	f7ff fccf 	bl	8008be0 <_Balloc>
 8009242:	4604      	mov	r4, r0
 8009244:	b930      	cbnz	r0, 8009254 <__d2b+0x24>
 8009246:	4602      	mov	r2, r0
 8009248:	4b25      	ldr	r3, [pc, #148]	; (80092e0 <__d2b+0xb0>)
 800924a:	4826      	ldr	r0, [pc, #152]	; (80092e4 <__d2b+0xb4>)
 800924c:	f240 310a 	movw	r1, #778	; 0x30a
 8009250:	f000 fb00 	bl	8009854 <__assert_func>
 8009254:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009258:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800925c:	bb35      	cbnz	r5, 80092ac <__d2b+0x7c>
 800925e:	2e00      	cmp	r6, #0
 8009260:	9301      	str	r3, [sp, #4]
 8009262:	d028      	beq.n	80092b6 <__d2b+0x86>
 8009264:	4668      	mov	r0, sp
 8009266:	9600      	str	r6, [sp, #0]
 8009268:	f7ff fd82 	bl	8008d70 <__lo0bits>
 800926c:	9900      	ldr	r1, [sp, #0]
 800926e:	b300      	cbz	r0, 80092b2 <__d2b+0x82>
 8009270:	9a01      	ldr	r2, [sp, #4]
 8009272:	f1c0 0320 	rsb	r3, r0, #32
 8009276:	fa02 f303 	lsl.w	r3, r2, r3
 800927a:	430b      	orrs	r3, r1
 800927c:	40c2      	lsrs	r2, r0
 800927e:	6163      	str	r3, [r4, #20]
 8009280:	9201      	str	r2, [sp, #4]
 8009282:	9b01      	ldr	r3, [sp, #4]
 8009284:	61a3      	str	r3, [r4, #24]
 8009286:	2b00      	cmp	r3, #0
 8009288:	bf14      	ite	ne
 800928a:	2202      	movne	r2, #2
 800928c:	2201      	moveq	r2, #1
 800928e:	6122      	str	r2, [r4, #16]
 8009290:	b1d5      	cbz	r5, 80092c8 <__d2b+0x98>
 8009292:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009296:	4405      	add	r5, r0
 8009298:	f8c9 5000 	str.w	r5, [r9]
 800929c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80092a0:	f8c8 0000 	str.w	r0, [r8]
 80092a4:	4620      	mov	r0, r4
 80092a6:	b003      	add	sp, #12
 80092a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80092b0:	e7d5      	b.n	800925e <__d2b+0x2e>
 80092b2:	6161      	str	r1, [r4, #20]
 80092b4:	e7e5      	b.n	8009282 <__d2b+0x52>
 80092b6:	a801      	add	r0, sp, #4
 80092b8:	f7ff fd5a 	bl	8008d70 <__lo0bits>
 80092bc:	9b01      	ldr	r3, [sp, #4]
 80092be:	6163      	str	r3, [r4, #20]
 80092c0:	2201      	movs	r2, #1
 80092c2:	6122      	str	r2, [r4, #16]
 80092c4:	3020      	adds	r0, #32
 80092c6:	e7e3      	b.n	8009290 <__d2b+0x60>
 80092c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80092d0:	f8c9 0000 	str.w	r0, [r9]
 80092d4:	6918      	ldr	r0, [r3, #16]
 80092d6:	f7ff fd2b 	bl	8008d30 <__hi0bits>
 80092da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092de:	e7df      	b.n	80092a0 <__d2b+0x70>
 80092e0:	08009e6f 	.word	0x08009e6f
 80092e4:	08009ee0 	.word	0x08009ee0

080092e8 <_calloc_r>:
 80092e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092ea:	fba1 2402 	umull	r2, r4, r1, r2
 80092ee:	b94c      	cbnz	r4, 8009304 <_calloc_r+0x1c>
 80092f0:	4611      	mov	r1, r2
 80092f2:	9201      	str	r2, [sp, #4]
 80092f4:	f000 f87a 	bl	80093ec <_malloc_r>
 80092f8:	9a01      	ldr	r2, [sp, #4]
 80092fa:	4605      	mov	r5, r0
 80092fc:	b930      	cbnz	r0, 800930c <_calloc_r+0x24>
 80092fe:	4628      	mov	r0, r5
 8009300:	b003      	add	sp, #12
 8009302:	bd30      	pop	{r4, r5, pc}
 8009304:	220c      	movs	r2, #12
 8009306:	6002      	str	r2, [r0, #0]
 8009308:	2500      	movs	r5, #0
 800930a:	e7f8      	b.n	80092fe <_calloc_r+0x16>
 800930c:	4621      	mov	r1, r4
 800930e:	f7fd fdf1 	bl	8006ef4 <memset>
 8009312:	e7f4      	b.n	80092fe <_calloc_r+0x16>

08009314 <_free_r>:
 8009314:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009316:	2900      	cmp	r1, #0
 8009318:	d044      	beq.n	80093a4 <_free_r+0x90>
 800931a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800931e:	9001      	str	r0, [sp, #4]
 8009320:	2b00      	cmp	r3, #0
 8009322:	f1a1 0404 	sub.w	r4, r1, #4
 8009326:	bfb8      	it	lt
 8009328:	18e4      	addlt	r4, r4, r3
 800932a:	f000 fb19 	bl	8009960 <__malloc_lock>
 800932e:	4a1e      	ldr	r2, [pc, #120]	; (80093a8 <_free_r+0x94>)
 8009330:	9801      	ldr	r0, [sp, #4]
 8009332:	6813      	ldr	r3, [r2, #0]
 8009334:	b933      	cbnz	r3, 8009344 <_free_r+0x30>
 8009336:	6063      	str	r3, [r4, #4]
 8009338:	6014      	str	r4, [r2, #0]
 800933a:	b003      	add	sp, #12
 800933c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009340:	f000 bb14 	b.w	800996c <__malloc_unlock>
 8009344:	42a3      	cmp	r3, r4
 8009346:	d908      	bls.n	800935a <_free_r+0x46>
 8009348:	6825      	ldr	r5, [r4, #0]
 800934a:	1961      	adds	r1, r4, r5
 800934c:	428b      	cmp	r3, r1
 800934e:	bf01      	itttt	eq
 8009350:	6819      	ldreq	r1, [r3, #0]
 8009352:	685b      	ldreq	r3, [r3, #4]
 8009354:	1949      	addeq	r1, r1, r5
 8009356:	6021      	streq	r1, [r4, #0]
 8009358:	e7ed      	b.n	8009336 <_free_r+0x22>
 800935a:	461a      	mov	r2, r3
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	b10b      	cbz	r3, 8009364 <_free_r+0x50>
 8009360:	42a3      	cmp	r3, r4
 8009362:	d9fa      	bls.n	800935a <_free_r+0x46>
 8009364:	6811      	ldr	r1, [r2, #0]
 8009366:	1855      	adds	r5, r2, r1
 8009368:	42a5      	cmp	r5, r4
 800936a:	d10b      	bne.n	8009384 <_free_r+0x70>
 800936c:	6824      	ldr	r4, [r4, #0]
 800936e:	4421      	add	r1, r4
 8009370:	1854      	adds	r4, r2, r1
 8009372:	42a3      	cmp	r3, r4
 8009374:	6011      	str	r1, [r2, #0]
 8009376:	d1e0      	bne.n	800933a <_free_r+0x26>
 8009378:	681c      	ldr	r4, [r3, #0]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	6053      	str	r3, [r2, #4]
 800937e:	4421      	add	r1, r4
 8009380:	6011      	str	r1, [r2, #0]
 8009382:	e7da      	b.n	800933a <_free_r+0x26>
 8009384:	d902      	bls.n	800938c <_free_r+0x78>
 8009386:	230c      	movs	r3, #12
 8009388:	6003      	str	r3, [r0, #0]
 800938a:	e7d6      	b.n	800933a <_free_r+0x26>
 800938c:	6825      	ldr	r5, [r4, #0]
 800938e:	1961      	adds	r1, r4, r5
 8009390:	428b      	cmp	r3, r1
 8009392:	bf04      	itt	eq
 8009394:	6819      	ldreq	r1, [r3, #0]
 8009396:	685b      	ldreq	r3, [r3, #4]
 8009398:	6063      	str	r3, [r4, #4]
 800939a:	bf04      	itt	eq
 800939c:	1949      	addeq	r1, r1, r5
 800939e:	6021      	streq	r1, [r4, #0]
 80093a0:	6054      	str	r4, [r2, #4]
 80093a2:	e7ca      	b.n	800933a <_free_r+0x26>
 80093a4:	b003      	add	sp, #12
 80093a6:	bd30      	pop	{r4, r5, pc}
 80093a8:	20000404 	.word	0x20000404

080093ac <sbrk_aligned>:
 80093ac:	b570      	push	{r4, r5, r6, lr}
 80093ae:	4e0e      	ldr	r6, [pc, #56]	; (80093e8 <sbrk_aligned+0x3c>)
 80093b0:	460c      	mov	r4, r1
 80093b2:	6831      	ldr	r1, [r6, #0]
 80093b4:	4605      	mov	r5, r0
 80093b6:	b911      	cbnz	r1, 80093be <sbrk_aligned+0x12>
 80093b8:	f000 f9e6 	bl	8009788 <_sbrk_r>
 80093bc:	6030      	str	r0, [r6, #0]
 80093be:	4621      	mov	r1, r4
 80093c0:	4628      	mov	r0, r5
 80093c2:	f000 f9e1 	bl	8009788 <_sbrk_r>
 80093c6:	1c43      	adds	r3, r0, #1
 80093c8:	d00a      	beq.n	80093e0 <sbrk_aligned+0x34>
 80093ca:	1cc4      	adds	r4, r0, #3
 80093cc:	f024 0403 	bic.w	r4, r4, #3
 80093d0:	42a0      	cmp	r0, r4
 80093d2:	d007      	beq.n	80093e4 <sbrk_aligned+0x38>
 80093d4:	1a21      	subs	r1, r4, r0
 80093d6:	4628      	mov	r0, r5
 80093d8:	f000 f9d6 	bl	8009788 <_sbrk_r>
 80093dc:	3001      	adds	r0, #1
 80093de:	d101      	bne.n	80093e4 <sbrk_aligned+0x38>
 80093e0:	f04f 34ff 	mov.w	r4, #4294967295
 80093e4:	4620      	mov	r0, r4
 80093e6:	bd70      	pop	{r4, r5, r6, pc}
 80093e8:	20000408 	.word	0x20000408

080093ec <_malloc_r>:
 80093ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093f0:	1ccd      	adds	r5, r1, #3
 80093f2:	f025 0503 	bic.w	r5, r5, #3
 80093f6:	3508      	adds	r5, #8
 80093f8:	2d0c      	cmp	r5, #12
 80093fa:	bf38      	it	cc
 80093fc:	250c      	movcc	r5, #12
 80093fe:	2d00      	cmp	r5, #0
 8009400:	4607      	mov	r7, r0
 8009402:	db01      	blt.n	8009408 <_malloc_r+0x1c>
 8009404:	42a9      	cmp	r1, r5
 8009406:	d905      	bls.n	8009414 <_malloc_r+0x28>
 8009408:	230c      	movs	r3, #12
 800940a:	603b      	str	r3, [r7, #0]
 800940c:	2600      	movs	r6, #0
 800940e:	4630      	mov	r0, r6
 8009410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009414:	4e2e      	ldr	r6, [pc, #184]	; (80094d0 <_malloc_r+0xe4>)
 8009416:	f000 faa3 	bl	8009960 <__malloc_lock>
 800941a:	6833      	ldr	r3, [r6, #0]
 800941c:	461c      	mov	r4, r3
 800941e:	bb34      	cbnz	r4, 800946e <_malloc_r+0x82>
 8009420:	4629      	mov	r1, r5
 8009422:	4638      	mov	r0, r7
 8009424:	f7ff ffc2 	bl	80093ac <sbrk_aligned>
 8009428:	1c43      	adds	r3, r0, #1
 800942a:	4604      	mov	r4, r0
 800942c:	d14d      	bne.n	80094ca <_malloc_r+0xde>
 800942e:	6834      	ldr	r4, [r6, #0]
 8009430:	4626      	mov	r6, r4
 8009432:	2e00      	cmp	r6, #0
 8009434:	d140      	bne.n	80094b8 <_malloc_r+0xcc>
 8009436:	6823      	ldr	r3, [r4, #0]
 8009438:	4631      	mov	r1, r6
 800943a:	4638      	mov	r0, r7
 800943c:	eb04 0803 	add.w	r8, r4, r3
 8009440:	f000 f9a2 	bl	8009788 <_sbrk_r>
 8009444:	4580      	cmp	r8, r0
 8009446:	d13a      	bne.n	80094be <_malloc_r+0xd2>
 8009448:	6821      	ldr	r1, [r4, #0]
 800944a:	3503      	adds	r5, #3
 800944c:	1a6d      	subs	r5, r5, r1
 800944e:	f025 0503 	bic.w	r5, r5, #3
 8009452:	3508      	adds	r5, #8
 8009454:	2d0c      	cmp	r5, #12
 8009456:	bf38      	it	cc
 8009458:	250c      	movcc	r5, #12
 800945a:	4629      	mov	r1, r5
 800945c:	4638      	mov	r0, r7
 800945e:	f7ff ffa5 	bl	80093ac <sbrk_aligned>
 8009462:	3001      	adds	r0, #1
 8009464:	d02b      	beq.n	80094be <_malloc_r+0xd2>
 8009466:	6823      	ldr	r3, [r4, #0]
 8009468:	442b      	add	r3, r5
 800946a:	6023      	str	r3, [r4, #0]
 800946c:	e00e      	b.n	800948c <_malloc_r+0xa0>
 800946e:	6822      	ldr	r2, [r4, #0]
 8009470:	1b52      	subs	r2, r2, r5
 8009472:	d41e      	bmi.n	80094b2 <_malloc_r+0xc6>
 8009474:	2a0b      	cmp	r2, #11
 8009476:	d916      	bls.n	80094a6 <_malloc_r+0xba>
 8009478:	1961      	adds	r1, r4, r5
 800947a:	42a3      	cmp	r3, r4
 800947c:	6025      	str	r5, [r4, #0]
 800947e:	bf18      	it	ne
 8009480:	6059      	strne	r1, [r3, #4]
 8009482:	6863      	ldr	r3, [r4, #4]
 8009484:	bf08      	it	eq
 8009486:	6031      	streq	r1, [r6, #0]
 8009488:	5162      	str	r2, [r4, r5]
 800948a:	604b      	str	r3, [r1, #4]
 800948c:	4638      	mov	r0, r7
 800948e:	f104 060b 	add.w	r6, r4, #11
 8009492:	f000 fa6b 	bl	800996c <__malloc_unlock>
 8009496:	f026 0607 	bic.w	r6, r6, #7
 800949a:	1d23      	adds	r3, r4, #4
 800949c:	1af2      	subs	r2, r6, r3
 800949e:	d0b6      	beq.n	800940e <_malloc_r+0x22>
 80094a0:	1b9b      	subs	r3, r3, r6
 80094a2:	50a3      	str	r3, [r4, r2]
 80094a4:	e7b3      	b.n	800940e <_malloc_r+0x22>
 80094a6:	6862      	ldr	r2, [r4, #4]
 80094a8:	42a3      	cmp	r3, r4
 80094aa:	bf0c      	ite	eq
 80094ac:	6032      	streq	r2, [r6, #0]
 80094ae:	605a      	strne	r2, [r3, #4]
 80094b0:	e7ec      	b.n	800948c <_malloc_r+0xa0>
 80094b2:	4623      	mov	r3, r4
 80094b4:	6864      	ldr	r4, [r4, #4]
 80094b6:	e7b2      	b.n	800941e <_malloc_r+0x32>
 80094b8:	4634      	mov	r4, r6
 80094ba:	6876      	ldr	r6, [r6, #4]
 80094bc:	e7b9      	b.n	8009432 <_malloc_r+0x46>
 80094be:	230c      	movs	r3, #12
 80094c0:	603b      	str	r3, [r7, #0]
 80094c2:	4638      	mov	r0, r7
 80094c4:	f000 fa52 	bl	800996c <__malloc_unlock>
 80094c8:	e7a1      	b.n	800940e <_malloc_r+0x22>
 80094ca:	6025      	str	r5, [r4, #0]
 80094cc:	e7de      	b.n	800948c <_malloc_r+0xa0>
 80094ce:	bf00      	nop
 80094d0:	20000404 	.word	0x20000404

080094d4 <__sfputc_r>:
 80094d4:	6893      	ldr	r3, [r2, #8]
 80094d6:	3b01      	subs	r3, #1
 80094d8:	2b00      	cmp	r3, #0
 80094da:	b410      	push	{r4}
 80094dc:	6093      	str	r3, [r2, #8]
 80094de:	da08      	bge.n	80094f2 <__sfputc_r+0x1e>
 80094e0:	6994      	ldr	r4, [r2, #24]
 80094e2:	42a3      	cmp	r3, r4
 80094e4:	db01      	blt.n	80094ea <__sfputc_r+0x16>
 80094e6:	290a      	cmp	r1, #10
 80094e8:	d103      	bne.n	80094f2 <__sfputc_r+0x1e>
 80094ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094ee:	f7fe ba01 	b.w	80078f4 <__swbuf_r>
 80094f2:	6813      	ldr	r3, [r2, #0]
 80094f4:	1c58      	adds	r0, r3, #1
 80094f6:	6010      	str	r0, [r2, #0]
 80094f8:	7019      	strb	r1, [r3, #0]
 80094fa:	4608      	mov	r0, r1
 80094fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009500:	4770      	bx	lr

08009502 <__sfputs_r>:
 8009502:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009504:	4606      	mov	r6, r0
 8009506:	460f      	mov	r7, r1
 8009508:	4614      	mov	r4, r2
 800950a:	18d5      	adds	r5, r2, r3
 800950c:	42ac      	cmp	r4, r5
 800950e:	d101      	bne.n	8009514 <__sfputs_r+0x12>
 8009510:	2000      	movs	r0, #0
 8009512:	e007      	b.n	8009524 <__sfputs_r+0x22>
 8009514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009518:	463a      	mov	r2, r7
 800951a:	4630      	mov	r0, r6
 800951c:	f7ff ffda 	bl	80094d4 <__sfputc_r>
 8009520:	1c43      	adds	r3, r0, #1
 8009522:	d1f3      	bne.n	800950c <__sfputs_r+0xa>
 8009524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009528 <_vfiprintf_r>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	460d      	mov	r5, r1
 800952e:	b09d      	sub	sp, #116	; 0x74
 8009530:	4614      	mov	r4, r2
 8009532:	4698      	mov	r8, r3
 8009534:	4606      	mov	r6, r0
 8009536:	b118      	cbz	r0, 8009540 <_vfiprintf_r+0x18>
 8009538:	6983      	ldr	r3, [r0, #24]
 800953a:	b90b      	cbnz	r3, 8009540 <_vfiprintf_r+0x18>
 800953c:	f7ff fa30 	bl	80089a0 <__sinit>
 8009540:	4b89      	ldr	r3, [pc, #548]	; (8009768 <_vfiprintf_r+0x240>)
 8009542:	429d      	cmp	r5, r3
 8009544:	d11b      	bne.n	800957e <_vfiprintf_r+0x56>
 8009546:	6875      	ldr	r5, [r6, #4]
 8009548:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800954a:	07d9      	lsls	r1, r3, #31
 800954c:	d405      	bmi.n	800955a <_vfiprintf_r+0x32>
 800954e:	89ab      	ldrh	r3, [r5, #12]
 8009550:	059a      	lsls	r2, r3, #22
 8009552:	d402      	bmi.n	800955a <_vfiprintf_r+0x32>
 8009554:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009556:	f7ff fac6 	bl	8008ae6 <__retarget_lock_acquire_recursive>
 800955a:	89ab      	ldrh	r3, [r5, #12]
 800955c:	071b      	lsls	r3, r3, #28
 800955e:	d501      	bpl.n	8009564 <_vfiprintf_r+0x3c>
 8009560:	692b      	ldr	r3, [r5, #16]
 8009562:	b9eb      	cbnz	r3, 80095a0 <_vfiprintf_r+0x78>
 8009564:	4629      	mov	r1, r5
 8009566:	4630      	mov	r0, r6
 8009568:	f7fe fa16 	bl	8007998 <__swsetup_r>
 800956c:	b1c0      	cbz	r0, 80095a0 <_vfiprintf_r+0x78>
 800956e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009570:	07dc      	lsls	r4, r3, #31
 8009572:	d50e      	bpl.n	8009592 <_vfiprintf_r+0x6a>
 8009574:	f04f 30ff 	mov.w	r0, #4294967295
 8009578:	b01d      	add	sp, #116	; 0x74
 800957a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800957e:	4b7b      	ldr	r3, [pc, #492]	; (800976c <_vfiprintf_r+0x244>)
 8009580:	429d      	cmp	r5, r3
 8009582:	d101      	bne.n	8009588 <_vfiprintf_r+0x60>
 8009584:	68b5      	ldr	r5, [r6, #8]
 8009586:	e7df      	b.n	8009548 <_vfiprintf_r+0x20>
 8009588:	4b79      	ldr	r3, [pc, #484]	; (8009770 <_vfiprintf_r+0x248>)
 800958a:	429d      	cmp	r5, r3
 800958c:	bf08      	it	eq
 800958e:	68f5      	ldreq	r5, [r6, #12]
 8009590:	e7da      	b.n	8009548 <_vfiprintf_r+0x20>
 8009592:	89ab      	ldrh	r3, [r5, #12]
 8009594:	0598      	lsls	r0, r3, #22
 8009596:	d4ed      	bmi.n	8009574 <_vfiprintf_r+0x4c>
 8009598:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800959a:	f7ff faa5 	bl	8008ae8 <__retarget_lock_release_recursive>
 800959e:	e7e9      	b.n	8009574 <_vfiprintf_r+0x4c>
 80095a0:	2300      	movs	r3, #0
 80095a2:	9309      	str	r3, [sp, #36]	; 0x24
 80095a4:	2320      	movs	r3, #32
 80095a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80095aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80095ae:	2330      	movs	r3, #48	; 0x30
 80095b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009774 <_vfiprintf_r+0x24c>
 80095b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095b8:	f04f 0901 	mov.w	r9, #1
 80095bc:	4623      	mov	r3, r4
 80095be:	469a      	mov	sl, r3
 80095c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095c4:	b10a      	cbz	r2, 80095ca <_vfiprintf_r+0xa2>
 80095c6:	2a25      	cmp	r2, #37	; 0x25
 80095c8:	d1f9      	bne.n	80095be <_vfiprintf_r+0x96>
 80095ca:	ebba 0b04 	subs.w	fp, sl, r4
 80095ce:	d00b      	beq.n	80095e8 <_vfiprintf_r+0xc0>
 80095d0:	465b      	mov	r3, fp
 80095d2:	4622      	mov	r2, r4
 80095d4:	4629      	mov	r1, r5
 80095d6:	4630      	mov	r0, r6
 80095d8:	f7ff ff93 	bl	8009502 <__sfputs_r>
 80095dc:	3001      	adds	r0, #1
 80095de:	f000 80aa 	beq.w	8009736 <_vfiprintf_r+0x20e>
 80095e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095e4:	445a      	add	r2, fp
 80095e6:	9209      	str	r2, [sp, #36]	; 0x24
 80095e8:	f89a 3000 	ldrb.w	r3, [sl]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	f000 80a2 	beq.w	8009736 <_vfiprintf_r+0x20e>
 80095f2:	2300      	movs	r3, #0
 80095f4:	f04f 32ff 	mov.w	r2, #4294967295
 80095f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095fc:	f10a 0a01 	add.w	sl, sl, #1
 8009600:	9304      	str	r3, [sp, #16]
 8009602:	9307      	str	r3, [sp, #28]
 8009604:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009608:	931a      	str	r3, [sp, #104]	; 0x68
 800960a:	4654      	mov	r4, sl
 800960c:	2205      	movs	r2, #5
 800960e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009612:	4858      	ldr	r0, [pc, #352]	; (8009774 <_vfiprintf_r+0x24c>)
 8009614:	f7f6 fde4 	bl	80001e0 <memchr>
 8009618:	9a04      	ldr	r2, [sp, #16]
 800961a:	b9d8      	cbnz	r0, 8009654 <_vfiprintf_r+0x12c>
 800961c:	06d1      	lsls	r1, r2, #27
 800961e:	bf44      	itt	mi
 8009620:	2320      	movmi	r3, #32
 8009622:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009626:	0713      	lsls	r3, r2, #28
 8009628:	bf44      	itt	mi
 800962a:	232b      	movmi	r3, #43	; 0x2b
 800962c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009630:	f89a 3000 	ldrb.w	r3, [sl]
 8009634:	2b2a      	cmp	r3, #42	; 0x2a
 8009636:	d015      	beq.n	8009664 <_vfiprintf_r+0x13c>
 8009638:	9a07      	ldr	r2, [sp, #28]
 800963a:	4654      	mov	r4, sl
 800963c:	2000      	movs	r0, #0
 800963e:	f04f 0c0a 	mov.w	ip, #10
 8009642:	4621      	mov	r1, r4
 8009644:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009648:	3b30      	subs	r3, #48	; 0x30
 800964a:	2b09      	cmp	r3, #9
 800964c:	d94e      	bls.n	80096ec <_vfiprintf_r+0x1c4>
 800964e:	b1b0      	cbz	r0, 800967e <_vfiprintf_r+0x156>
 8009650:	9207      	str	r2, [sp, #28]
 8009652:	e014      	b.n	800967e <_vfiprintf_r+0x156>
 8009654:	eba0 0308 	sub.w	r3, r0, r8
 8009658:	fa09 f303 	lsl.w	r3, r9, r3
 800965c:	4313      	orrs	r3, r2
 800965e:	9304      	str	r3, [sp, #16]
 8009660:	46a2      	mov	sl, r4
 8009662:	e7d2      	b.n	800960a <_vfiprintf_r+0xe2>
 8009664:	9b03      	ldr	r3, [sp, #12]
 8009666:	1d19      	adds	r1, r3, #4
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	9103      	str	r1, [sp, #12]
 800966c:	2b00      	cmp	r3, #0
 800966e:	bfbb      	ittet	lt
 8009670:	425b      	neglt	r3, r3
 8009672:	f042 0202 	orrlt.w	r2, r2, #2
 8009676:	9307      	strge	r3, [sp, #28]
 8009678:	9307      	strlt	r3, [sp, #28]
 800967a:	bfb8      	it	lt
 800967c:	9204      	strlt	r2, [sp, #16]
 800967e:	7823      	ldrb	r3, [r4, #0]
 8009680:	2b2e      	cmp	r3, #46	; 0x2e
 8009682:	d10c      	bne.n	800969e <_vfiprintf_r+0x176>
 8009684:	7863      	ldrb	r3, [r4, #1]
 8009686:	2b2a      	cmp	r3, #42	; 0x2a
 8009688:	d135      	bne.n	80096f6 <_vfiprintf_r+0x1ce>
 800968a:	9b03      	ldr	r3, [sp, #12]
 800968c:	1d1a      	adds	r2, r3, #4
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	9203      	str	r2, [sp, #12]
 8009692:	2b00      	cmp	r3, #0
 8009694:	bfb8      	it	lt
 8009696:	f04f 33ff 	movlt.w	r3, #4294967295
 800969a:	3402      	adds	r4, #2
 800969c:	9305      	str	r3, [sp, #20]
 800969e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009784 <_vfiprintf_r+0x25c>
 80096a2:	7821      	ldrb	r1, [r4, #0]
 80096a4:	2203      	movs	r2, #3
 80096a6:	4650      	mov	r0, sl
 80096a8:	f7f6 fd9a 	bl	80001e0 <memchr>
 80096ac:	b140      	cbz	r0, 80096c0 <_vfiprintf_r+0x198>
 80096ae:	2340      	movs	r3, #64	; 0x40
 80096b0:	eba0 000a 	sub.w	r0, r0, sl
 80096b4:	fa03 f000 	lsl.w	r0, r3, r0
 80096b8:	9b04      	ldr	r3, [sp, #16]
 80096ba:	4303      	orrs	r3, r0
 80096bc:	3401      	adds	r4, #1
 80096be:	9304      	str	r3, [sp, #16]
 80096c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096c4:	482c      	ldr	r0, [pc, #176]	; (8009778 <_vfiprintf_r+0x250>)
 80096c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096ca:	2206      	movs	r2, #6
 80096cc:	f7f6 fd88 	bl	80001e0 <memchr>
 80096d0:	2800      	cmp	r0, #0
 80096d2:	d03f      	beq.n	8009754 <_vfiprintf_r+0x22c>
 80096d4:	4b29      	ldr	r3, [pc, #164]	; (800977c <_vfiprintf_r+0x254>)
 80096d6:	bb1b      	cbnz	r3, 8009720 <_vfiprintf_r+0x1f8>
 80096d8:	9b03      	ldr	r3, [sp, #12]
 80096da:	3307      	adds	r3, #7
 80096dc:	f023 0307 	bic.w	r3, r3, #7
 80096e0:	3308      	adds	r3, #8
 80096e2:	9303      	str	r3, [sp, #12]
 80096e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096e6:	443b      	add	r3, r7
 80096e8:	9309      	str	r3, [sp, #36]	; 0x24
 80096ea:	e767      	b.n	80095bc <_vfiprintf_r+0x94>
 80096ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80096f0:	460c      	mov	r4, r1
 80096f2:	2001      	movs	r0, #1
 80096f4:	e7a5      	b.n	8009642 <_vfiprintf_r+0x11a>
 80096f6:	2300      	movs	r3, #0
 80096f8:	3401      	adds	r4, #1
 80096fa:	9305      	str	r3, [sp, #20]
 80096fc:	4619      	mov	r1, r3
 80096fe:	f04f 0c0a 	mov.w	ip, #10
 8009702:	4620      	mov	r0, r4
 8009704:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009708:	3a30      	subs	r2, #48	; 0x30
 800970a:	2a09      	cmp	r2, #9
 800970c:	d903      	bls.n	8009716 <_vfiprintf_r+0x1ee>
 800970e:	2b00      	cmp	r3, #0
 8009710:	d0c5      	beq.n	800969e <_vfiprintf_r+0x176>
 8009712:	9105      	str	r1, [sp, #20]
 8009714:	e7c3      	b.n	800969e <_vfiprintf_r+0x176>
 8009716:	fb0c 2101 	mla	r1, ip, r1, r2
 800971a:	4604      	mov	r4, r0
 800971c:	2301      	movs	r3, #1
 800971e:	e7f0      	b.n	8009702 <_vfiprintf_r+0x1da>
 8009720:	ab03      	add	r3, sp, #12
 8009722:	9300      	str	r3, [sp, #0]
 8009724:	462a      	mov	r2, r5
 8009726:	4b16      	ldr	r3, [pc, #88]	; (8009780 <_vfiprintf_r+0x258>)
 8009728:	a904      	add	r1, sp, #16
 800972a:	4630      	mov	r0, r6
 800972c:	f7fd fc8a 	bl	8007044 <_printf_float>
 8009730:	4607      	mov	r7, r0
 8009732:	1c78      	adds	r0, r7, #1
 8009734:	d1d6      	bne.n	80096e4 <_vfiprintf_r+0x1bc>
 8009736:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009738:	07d9      	lsls	r1, r3, #31
 800973a:	d405      	bmi.n	8009748 <_vfiprintf_r+0x220>
 800973c:	89ab      	ldrh	r3, [r5, #12]
 800973e:	059a      	lsls	r2, r3, #22
 8009740:	d402      	bmi.n	8009748 <_vfiprintf_r+0x220>
 8009742:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009744:	f7ff f9d0 	bl	8008ae8 <__retarget_lock_release_recursive>
 8009748:	89ab      	ldrh	r3, [r5, #12]
 800974a:	065b      	lsls	r3, r3, #25
 800974c:	f53f af12 	bmi.w	8009574 <_vfiprintf_r+0x4c>
 8009750:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009752:	e711      	b.n	8009578 <_vfiprintf_r+0x50>
 8009754:	ab03      	add	r3, sp, #12
 8009756:	9300      	str	r3, [sp, #0]
 8009758:	462a      	mov	r2, r5
 800975a:	4b09      	ldr	r3, [pc, #36]	; (8009780 <_vfiprintf_r+0x258>)
 800975c:	a904      	add	r1, sp, #16
 800975e:	4630      	mov	r0, r6
 8009760:	f7fd ff14 	bl	800758c <_printf_i>
 8009764:	e7e4      	b.n	8009730 <_vfiprintf_r+0x208>
 8009766:	bf00      	nop
 8009768:	08009ea0 	.word	0x08009ea0
 800976c:	08009ec0 	.word	0x08009ec0
 8009770:	08009e80 	.word	0x08009e80
 8009774:	0800a03c 	.word	0x0800a03c
 8009778:	0800a046 	.word	0x0800a046
 800977c:	08007045 	.word	0x08007045
 8009780:	08009503 	.word	0x08009503
 8009784:	0800a042 	.word	0x0800a042

08009788 <_sbrk_r>:
 8009788:	b538      	push	{r3, r4, r5, lr}
 800978a:	4d06      	ldr	r5, [pc, #24]	; (80097a4 <_sbrk_r+0x1c>)
 800978c:	2300      	movs	r3, #0
 800978e:	4604      	mov	r4, r0
 8009790:	4608      	mov	r0, r1
 8009792:	602b      	str	r3, [r5, #0]
 8009794:	f7f9 fd3e 	bl	8003214 <_sbrk>
 8009798:	1c43      	adds	r3, r0, #1
 800979a:	d102      	bne.n	80097a2 <_sbrk_r+0x1a>
 800979c:	682b      	ldr	r3, [r5, #0]
 800979e:	b103      	cbz	r3, 80097a2 <_sbrk_r+0x1a>
 80097a0:	6023      	str	r3, [r4, #0]
 80097a2:	bd38      	pop	{r3, r4, r5, pc}
 80097a4:	2000040c 	.word	0x2000040c

080097a8 <__sread>:
 80097a8:	b510      	push	{r4, lr}
 80097aa:	460c      	mov	r4, r1
 80097ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b0:	f000 f8e2 	bl	8009978 <_read_r>
 80097b4:	2800      	cmp	r0, #0
 80097b6:	bfab      	itete	ge
 80097b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097ba:	89a3      	ldrhlt	r3, [r4, #12]
 80097bc:	181b      	addge	r3, r3, r0
 80097be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097c2:	bfac      	ite	ge
 80097c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80097c6:	81a3      	strhlt	r3, [r4, #12]
 80097c8:	bd10      	pop	{r4, pc}

080097ca <__swrite>:
 80097ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097ce:	461f      	mov	r7, r3
 80097d0:	898b      	ldrh	r3, [r1, #12]
 80097d2:	05db      	lsls	r3, r3, #23
 80097d4:	4605      	mov	r5, r0
 80097d6:	460c      	mov	r4, r1
 80097d8:	4616      	mov	r6, r2
 80097da:	d505      	bpl.n	80097e8 <__swrite+0x1e>
 80097dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097e0:	2302      	movs	r3, #2
 80097e2:	2200      	movs	r2, #0
 80097e4:	f000 f898 	bl	8009918 <_lseek_r>
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097f2:	81a3      	strh	r3, [r4, #12]
 80097f4:	4632      	mov	r2, r6
 80097f6:	463b      	mov	r3, r7
 80097f8:	4628      	mov	r0, r5
 80097fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097fe:	f000 b817 	b.w	8009830 <_write_r>

08009802 <__sseek>:
 8009802:	b510      	push	{r4, lr}
 8009804:	460c      	mov	r4, r1
 8009806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800980a:	f000 f885 	bl	8009918 <_lseek_r>
 800980e:	1c43      	adds	r3, r0, #1
 8009810:	89a3      	ldrh	r3, [r4, #12]
 8009812:	bf15      	itete	ne
 8009814:	6560      	strne	r0, [r4, #84]	; 0x54
 8009816:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800981a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800981e:	81a3      	strheq	r3, [r4, #12]
 8009820:	bf18      	it	ne
 8009822:	81a3      	strhne	r3, [r4, #12]
 8009824:	bd10      	pop	{r4, pc}

08009826 <__sclose>:
 8009826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800982a:	f000 b831 	b.w	8009890 <_close_r>
	...

08009830 <_write_r>:
 8009830:	b538      	push	{r3, r4, r5, lr}
 8009832:	4d07      	ldr	r5, [pc, #28]	; (8009850 <_write_r+0x20>)
 8009834:	4604      	mov	r4, r0
 8009836:	4608      	mov	r0, r1
 8009838:	4611      	mov	r1, r2
 800983a:	2200      	movs	r2, #0
 800983c:	602a      	str	r2, [r5, #0]
 800983e:	461a      	mov	r2, r3
 8009840:	f7f8 ffa0 	bl	8002784 <_write>
 8009844:	1c43      	adds	r3, r0, #1
 8009846:	d102      	bne.n	800984e <_write_r+0x1e>
 8009848:	682b      	ldr	r3, [r5, #0]
 800984a:	b103      	cbz	r3, 800984e <_write_r+0x1e>
 800984c:	6023      	str	r3, [r4, #0]
 800984e:	bd38      	pop	{r3, r4, r5, pc}
 8009850:	2000040c 	.word	0x2000040c

08009854 <__assert_func>:
 8009854:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009856:	4614      	mov	r4, r2
 8009858:	461a      	mov	r2, r3
 800985a:	4b09      	ldr	r3, [pc, #36]	; (8009880 <__assert_func+0x2c>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4605      	mov	r5, r0
 8009860:	68d8      	ldr	r0, [r3, #12]
 8009862:	b14c      	cbz	r4, 8009878 <__assert_func+0x24>
 8009864:	4b07      	ldr	r3, [pc, #28]	; (8009884 <__assert_func+0x30>)
 8009866:	9100      	str	r1, [sp, #0]
 8009868:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800986c:	4906      	ldr	r1, [pc, #24]	; (8009888 <__assert_func+0x34>)
 800986e:	462b      	mov	r3, r5
 8009870:	f000 f81e 	bl	80098b0 <fiprintf>
 8009874:	f000 f89f 	bl	80099b6 <abort>
 8009878:	4b04      	ldr	r3, [pc, #16]	; (800988c <__assert_func+0x38>)
 800987a:	461c      	mov	r4, r3
 800987c:	e7f3      	b.n	8009866 <__assert_func+0x12>
 800987e:	bf00      	nop
 8009880:	2000000c 	.word	0x2000000c
 8009884:	0800a04d 	.word	0x0800a04d
 8009888:	0800a05a 	.word	0x0800a05a
 800988c:	0800a088 	.word	0x0800a088

08009890 <_close_r>:
 8009890:	b538      	push	{r3, r4, r5, lr}
 8009892:	4d06      	ldr	r5, [pc, #24]	; (80098ac <_close_r+0x1c>)
 8009894:	2300      	movs	r3, #0
 8009896:	4604      	mov	r4, r0
 8009898:	4608      	mov	r0, r1
 800989a:	602b      	str	r3, [r5, #0]
 800989c:	f7f9 fc85 	bl	80031aa <_close>
 80098a0:	1c43      	adds	r3, r0, #1
 80098a2:	d102      	bne.n	80098aa <_close_r+0x1a>
 80098a4:	682b      	ldr	r3, [r5, #0]
 80098a6:	b103      	cbz	r3, 80098aa <_close_r+0x1a>
 80098a8:	6023      	str	r3, [r4, #0]
 80098aa:	bd38      	pop	{r3, r4, r5, pc}
 80098ac:	2000040c 	.word	0x2000040c

080098b0 <fiprintf>:
 80098b0:	b40e      	push	{r1, r2, r3}
 80098b2:	b503      	push	{r0, r1, lr}
 80098b4:	4601      	mov	r1, r0
 80098b6:	ab03      	add	r3, sp, #12
 80098b8:	4805      	ldr	r0, [pc, #20]	; (80098d0 <fiprintf+0x20>)
 80098ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80098be:	6800      	ldr	r0, [r0, #0]
 80098c0:	9301      	str	r3, [sp, #4]
 80098c2:	f7ff fe31 	bl	8009528 <_vfiprintf_r>
 80098c6:	b002      	add	sp, #8
 80098c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098cc:	b003      	add	sp, #12
 80098ce:	4770      	bx	lr
 80098d0:	2000000c 	.word	0x2000000c

080098d4 <_fstat_r>:
 80098d4:	b538      	push	{r3, r4, r5, lr}
 80098d6:	4d07      	ldr	r5, [pc, #28]	; (80098f4 <_fstat_r+0x20>)
 80098d8:	2300      	movs	r3, #0
 80098da:	4604      	mov	r4, r0
 80098dc:	4608      	mov	r0, r1
 80098de:	4611      	mov	r1, r2
 80098e0:	602b      	str	r3, [r5, #0]
 80098e2:	f7f9 fc6e 	bl	80031c2 <_fstat>
 80098e6:	1c43      	adds	r3, r0, #1
 80098e8:	d102      	bne.n	80098f0 <_fstat_r+0x1c>
 80098ea:	682b      	ldr	r3, [r5, #0]
 80098ec:	b103      	cbz	r3, 80098f0 <_fstat_r+0x1c>
 80098ee:	6023      	str	r3, [r4, #0]
 80098f0:	bd38      	pop	{r3, r4, r5, pc}
 80098f2:	bf00      	nop
 80098f4:	2000040c 	.word	0x2000040c

080098f8 <_isatty_r>:
 80098f8:	b538      	push	{r3, r4, r5, lr}
 80098fa:	4d06      	ldr	r5, [pc, #24]	; (8009914 <_isatty_r+0x1c>)
 80098fc:	2300      	movs	r3, #0
 80098fe:	4604      	mov	r4, r0
 8009900:	4608      	mov	r0, r1
 8009902:	602b      	str	r3, [r5, #0]
 8009904:	f7f9 fc6d 	bl	80031e2 <_isatty>
 8009908:	1c43      	adds	r3, r0, #1
 800990a:	d102      	bne.n	8009912 <_isatty_r+0x1a>
 800990c:	682b      	ldr	r3, [r5, #0]
 800990e:	b103      	cbz	r3, 8009912 <_isatty_r+0x1a>
 8009910:	6023      	str	r3, [r4, #0]
 8009912:	bd38      	pop	{r3, r4, r5, pc}
 8009914:	2000040c 	.word	0x2000040c

08009918 <_lseek_r>:
 8009918:	b538      	push	{r3, r4, r5, lr}
 800991a:	4d07      	ldr	r5, [pc, #28]	; (8009938 <_lseek_r+0x20>)
 800991c:	4604      	mov	r4, r0
 800991e:	4608      	mov	r0, r1
 8009920:	4611      	mov	r1, r2
 8009922:	2200      	movs	r2, #0
 8009924:	602a      	str	r2, [r5, #0]
 8009926:	461a      	mov	r2, r3
 8009928:	f7f9 fc66 	bl	80031f8 <_lseek>
 800992c:	1c43      	adds	r3, r0, #1
 800992e:	d102      	bne.n	8009936 <_lseek_r+0x1e>
 8009930:	682b      	ldr	r3, [r5, #0]
 8009932:	b103      	cbz	r3, 8009936 <_lseek_r+0x1e>
 8009934:	6023      	str	r3, [r4, #0]
 8009936:	bd38      	pop	{r3, r4, r5, pc}
 8009938:	2000040c 	.word	0x2000040c

0800993c <__ascii_mbtowc>:
 800993c:	b082      	sub	sp, #8
 800993e:	b901      	cbnz	r1, 8009942 <__ascii_mbtowc+0x6>
 8009940:	a901      	add	r1, sp, #4
 8009942:	b142      	cbz	r2, 8009956 <__ascii_mbtowc+0x1a>
 8009944:	b14b      	cbz	r3, 800995a <__ascii_mbtowc+0x1e>
 8009946:	7813      	ldrb	r3, [r2, #0]
 8009948:	600b      	str	r3, [r1, #0]
 800994a:	7812      	ldrb	r2, [r2, #0]
 800994c:	1e10      	subs	r0, r2, #0
 800994e:	bf18      	it	ne
 8009950:	2001      	movne	r0, #1
 8009952:	b002      	add	sp, #8
 8009954:	4770      	bx	lr
 8009956:	4610      	mov	r0, r2
 8009958:	e7fb      	b.n	8009952 <__ascii_mbtowc+0x16>
 800995a:	f06f 0001 	mvn.w	r0, #1
 800995e:	e7f8      	b.n	8009952 <__ascii_mbtowc+0x16>

08009960 <__malloc_lock>:
 8009960:	4801      	ldr	r0, [pc, #4]	; (8009968 <__malloc_lock+0x8>)
 8009962:	f7ff b8c0 	b.w	8008ae6 <__retarget_lock_acquire_recursive>
 8009966:	bf00      	nop
 8009968:	20000400 	.word	0x20000400

0800996c <__malloc_unlock>:
 800996c:	4801      	ldr	r0, [pc, #4]	; (8009974 <__malloc_unlock+0x8>)
 800996e:	f7ff b8bb 	b.w	8008ae8 <__retarget_lock_release_recursive>
 8009972:	bf00      	nop
 8009974:	20000400 	.word	0x20000400

08009978 <_read_r>:
 8009978:	b538      	push	{r3, r4, r5, lr}
 800997a:	4d07      	ldr	r5, [pc, #28]	; (8009998 <_read_r+0x20>)
 800997c:	4604      	mov	r4, r0
 800997e:	4608      	mov	r0, r1
 8009980:	4611      	mov	r1, r2
 8009982:	2200      	movs	r2, #0
 8009984:	602a      	str	r2, [r5, #0]
 8009986:	461a      	mov	r2, r3
 8009988:	f7f9 fbf2 	bl	8003170 <_read>
 800998c:	1c43      	adds	r3, r0, #1
 800998e:	d102      	bne.n	8009996 <_read_r+0x1e>
 8009990:	682b      	ldr	r3, [r5, #0]
 8009992:	b103      	cbz	r3, 8009996 <_read_r+0x1e>
 8009994:	6023      	str	r3, [r4, #0]
 8009996:	bd38      	pop	{r3, r4, r5, pc}
 8009998:	2000040c 	.word	0x2000040c

0800999c <__ascii_wctomb>:
 800999c:	b149      	cbz	r1, 80099b2 <__ascii_wctomb+0x16>
 800999e:	2aff      	cmp	r2, #255	; 0xff
 80099a0:	bf85      	ittet	hi
 80099a2:	238a      	movhi	r3, #138	; 0x8a
 80099a4:	6003      	strhi	r3, [r0, #0]
 80099a6:	700a      	strbls	r2, [r1, #0]
 80099a8:	f04f 30ff 	movhi.w	r0, #4294967295
 80099ac:	bf98      	it	ls
 80099ae:	2001      	movls	r0, #1
 80099b0:	4770      	bx	lr
 80099b2:	4608      	mov	r0, r1
 80099b4:	4770      	bx	lr

080099b6 <abort>:
 80099b6:	b508      	push	{r3, lr}
 80099b8:	2006      	movs	r0, #6
 80099ba:	f000 f82b 	bl	8009a14 <raise>
 80099be:	2001      	movs	r0, #1
 80099c0:	f7f9 fbcc 	bl	800315c <_exit>

080099c4 <_raise_r>:
 80099c4:	291f      	cmp	r1, #31
 80099c6:	b538      	push	{r3, r4, r5, lr}
 80099c8:	4604      	mov	r4, r0
 80099ca:	460d      	mov	r5, r1
 80099cc:	d904      	bls.n	80099d8 <_raise_r+0x14>
 80099ce:	2316      	movs	r3, #22
 80099d0:	6003      	str	r3, [r0, #0]
 80099d2:	f04f 30ff 	mov.w	r0, #4294967295
 80099d6:	bd38      	pop	{r3, r4, r5, pc}
 80099d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80099da:	b112      	cbz	r2, 80099e2 <_raise_r+0x1e>
 80099dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80099e0:	b94b      	cbnz	r3, 80099f6 <_raise_r+0x32>
 80099e2:	4620      	mov	r0, r4
 80099e4:	f000 f830 	bl	8009a48 <_getpid_r>
 80099e8:	462a      	mov	r2, r5
 80099ea:	4601      	mov	r1, r0
 80099ec:	4620      	mov	r0, r4
 80099ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099f2:	f000 b817 	b.w	8009a24 <_kill_r>
 80099f6:	2b01      	cmp	r3, #1
 80099f8:	d00a      	beq.n	8009a10 <_raise_r+0x4c>
 80099fa:	1c59      	adds	r1, r3, #1
 80099fc:	d103      	bne.n	8009a06 <_raise_r+0x42>
 80099fe:	2316      	movs	r3, #22
 8009a00:	6003      	str	r3, [r0, #0]
 8009a02:	2001      	movs	r0, #1
 8009a04:	e7e7      	b.n	80099d6 <_raise_r+0x12>
 8009a06:	2400      	movs	r4, #0
 8009a08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a0c:	4628      	mov	r0, r5
 8009a0e:	4798      	blx	r3
 8009a10:	2000      	movs	r0, #0
 8009a12:	e7e0      	b.n	80099d6 <_raise_r+0x12>

08009a14 <raise>:
 8009a14:	4b02      	ldr	r3, [pc, #8]	; (8009a20 <raise+0xc>)
 8009a16:	4601      	mov	r1, r0
 8009a18:	6818      	ldr	r0, [r3, #0]
 8009a1a:	f7ff bfd3 	b.w	80099c4 <_raise_r>
 8009a1e:	bf00      	nop
 8009a20:	2000000c 	.word	0x2000000c

08009a24 <_kill_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	4d07      	ldr	r5, [pc, #28]	; (8009a44 <_kill_r+0x20>)
 8009a28:	2300      	movs	r3, #0
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	4611      	mov	r1, r2
 8009a30:	602b      	str	r3, [r5, #0]
 8009a32:	f7f9 fb83 	bl	800313c <_kill>
 8009a36:	1c43      	adds	r3, r0, #1
 8009a38:	d102      	bne.n	8009a40 <_kill_r+0x1c>
 8009a3a:	682b      	ldr	r3, [r5, #0]
 8009a3c:	b103      	cbz	r3, 8009a40 <_kill_r+0x1c>
 8009a3e:	6023      	str	r3, [r4, #0]
 8009a40:	bd38      	pop	{r3, r4, r5, pc}
 8009a42:	bf00      	nop
 8009a44:	2000040c 	.word	0x2000040c

08009a48 <_getpid_r>:
 8009a48:	f7f9 bb70 	b.w	800312c <_getpid>

08009a4c <_init>:
 8009a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a4e:	bf00      	nop
 8009a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a52:	bc08      	pop	{r3}
 8009a54:	469e      	mov	lr, r3
 8009a56:	4770      	bx	lr

08009a58 <_fini>:
 8009a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a5a:	bf00      	nop
 8009a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a5e:	bc08      	pop	{r3}
 8009a60:	469e      	mov	lr, r3
 8009a62:	4770      	bx	lr
