
ClimbingWheelchair.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099ec  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  08009b9c  08009b9c  00019b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e50  08009e50  00020134  2**0
                  CONTENTS
  4 .ARM          00000008  08009e50  08009e50  00019e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e58  08009e58  00020134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e58  08009e58  00019e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e5c  08009e5c  00019e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  08009e60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b0  20000138  08009f94  00020138  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005e8  08009f94  000205e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001acfe  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bd0  00000000  00000000  0003ae62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d8  00000000  00000000  0003ea38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001318  00000000  00000000  0003ff10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000266b3  00000000  00000000  00041228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d53a  00000000  00000000  000678db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1d77  00000000  00000000  00084e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00166b8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005768  00000000  00000000  00166be0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000138 	.word	0x20000138
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009b84 	.word	0x08009b84

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000013c 	.word	0x2000013c
 80001ec:	08009b84 	.word	0x08009b84

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_d2uiz>:
 8000aec:	004a      	lsls	r2, r1, #1
 8000aee:	d211      	bcs.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af4:	d211      	bcs.n	8000b1a <__aeabi_d2uiz+0x2e>
 8000af6:	d50d      	bpl.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000afc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b00:	d40e      	bmi.n	8000b20 <__aeabi_d2uiz+0x34>
 8000b02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_d2uiz+0x3a>
 8000b20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_uldivmod>:
 8000b2c:	b953      	cbnz	r3, 8000b44 <__aeabi_uldivmod+0x18>
 8000b2e:	b94a      	cbnz	r2, 8000b44 <__aeabi_uldivmod+0x18>
 8000b30:	2900      	cmp	r1, #0
 8000b32:	bf08      	it	eq
 8000b34:	2800      	cmpeq	r0, #0
 8000b36:	bf1c      	itt	ne
 8000b38:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b3c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b40:	f000 b96e 	b.w	8000e20 <__aeabi_idiv0>
 8000b44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b4c:	f000 f806 	bl	8000b5c <__udivmoddi4>
 8000b50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b58:	b004      	add	sp, #16
 8000b5a:	4770      	bx	lr

08000b5c <__udivmoddi4>:
 8000b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b60:	9d08      	ldr	r5, [sp, #32]
 8000b62:	4604      	mov	r4, r0
 8000b64:	468c      	mov	ip, r1
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f040 8083 	bne.w	8000c72 <__udivmoddi4+0x116>
 8000b6c:	428a      	cmp	r2, r1
 8000b6e:	4617      	mov	r7, r2
 8000b70:	d947      	bls.n	8000c02 <__udivmoddi4+0xa6>
 8000b72:	fab2 f282 	clz	r2, r2
 8000b76:	b142      	cbz	r2, 8000b8a <__udivmoddi4+0x2e>
 8000b78:	f1c2 0020 	rsb	r0, r2, #32
 8000b7c:	fa24 f000 	lsr.w	r0, r4, r0
 8000b80:	4091      	lsls	r1, r2
 8000b82:	4097      	lsls	r7, r2
 8000b84:	ea40 0c01 	orr.w	ip, r0, r1
 8000b88:	4094      	lsls	r4, r2
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	0c23      	lsrs	r3, r4, #16
 8000b90:	fbbc f6f8 	udiv	r6, ip, r8
 8000b94:	fa1f fe87 	uxth.w	lr, r7
 8000b98:	fb08 c116 	mls	r1, r8, r6, ip
 8000b9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ba0:	fb06 f10e 	mul.w	r1, r6, lr
 8000ba4:	4299      	cmp	r1, r3
 8000ba6:	d909      	bls.n	8000bbc <__udivmoddi4+0x60>
 8000ba8:	18fb      	adds	r3, r7, r3
 8000baa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000bae:	f080 8119 	bcs.w	8000de4 <__udivmoddi4+0x288>
 8000bb2:	4299      	cmp	r1, r3
 8000bb4:	f240 8116 	bls.w	8000de4 <__udivmoddi4+0x288>
 8000bb8:	3e02      	subs	r6, #2
 8000bba:	443b      	add	r3, r7
 8000bbc:	1a5b      	subs	r3, r3, r1
 8000bbe:	b2a4      	uxth	r4, r4
 8000bc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000bc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bcc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000bd0:	45a6      	cmp	lr, r4
 8000bd2:	d909      	bls.n	8000be8 <__udivmoddi4+0x8c>
 8000bd4:	193c      	adds	r4, r7, r4
 8000bd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bda:	f080 8105 	bcs.w	8000de8 <__udivmoddi4+0x28c>
 8000bde:	45a6      	cmp	lr, r4
 8000be0:	f240 8102 	bls.w	8000de8 <__udivmoddi4+0x28c>
 8000be4:	3802      	subs	r0, #2
 8000be6:	443c      	add	r4, r7
 8000be8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bec:	eba4 040e 	sub.w	r4, r4, lr
 8000bf0:	2600      	movs	r6, #0
 8000bf2:	b11d      	cbz	r5, 8000bfc <__udivmoddi4+0xa0>
 8000bf4:	40d4      	lsrs	r4, r2
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	e9c5 4300 	strd	r4, r3, [r5]
 8000bfc:	4631      	mov	r1, r6
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	b902      	cbnz	r2, 8000c06 <__udivmoddi4+0xaa>
 8000c04:	deff      	udf	#255	; 0xff
 8000c06:	fab2 f282 	clz	r2, r2
 8000c0a:	2a00      	cmp	r2, #0
 8000c0c:	d150      	bne.n	8000cb0 <__udivmoddi4+0x154>
 8000c0e:	1bcb      	subs	r3, r1, r7
 8000c10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c14:	fa1f f887 	uxth.w	r8, r7
 8000c18:	2601      	movs	r6, #1
 8000c1a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c1e:	0c21      	lsrs	r1, r4, #16
 8000c20:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c28:	fb08 f30c 	mul.w	r3, r8, ip
 8000c2c:	428b      	cmp	r3, r1
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0xe4>
 8000c30:	1879      	adds	r1, r7, r1
 8000c32:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0xe2>
 8000c38:	428b      	cmp	r3, r1
 8000c3a:	f200 80e9 	bhi.w	8000e10 <__udivmoddi4+0x2b4>
 8000c3e:	4684      	mov	ip, r0
 8000c40:	1ac9      	subs	r1, r1, r3
 8000c42:	b2a3      	uxth	r3, r4
 8000c44:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c48:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c4c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c50:	fb08 f800 	mul.w	r8, r8, r0
 8000c54:	45a0      	cmp	r8, r4
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0x10c>
 8000c58:	193c      	adds	r4, r7, r4
 8000c5a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0x10a>
 8000c60:	45a0      	cmp	r8, r4
 8000c62:	f200 80d9 	bhi.w	8000e18 <__udivmoddi4+0x2bc>
 8000c66:	4618      	mov	r0, r3
 8000c68:	eba4 0408 	sub.w	r4, r4, r8
 8000c6c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c70:	e7bf      	b.n	8000bf2 <__udivmoddi4+0x96>
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x12e>
 8000c76:	2d00      	cmp	r5, #0
 8000c78:	f000 80b1 	beq.w	8000dde <__udivmoddi4+0x282>
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c82:	4630      	mov	r0, r6
 8000c84:	4631      	mov	r1, r6
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	fab3 f683 	clz	r6, r3
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	d14a      	bne.n	8000d28 <__udivmoddi4+0x1cc>
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d302      	bcc.n	8000c9c <__udivmoddi4+0x140>
 8000c96:	4282      	cmp	r2, r0
 8000c98:	f200 80b8 	bhi.w	8000e0c <__udivmoddi4+0x2b0>
 8000c9c:	1a84      	subs	r4, r0, r2
 8000c9e:	eb61 0103 	sbc.w	r1, r1, r3
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	468c      	mov	ip, r1
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	d0a8      	beq.n	8000bfc <__udivmoddi4+0xa0>
 8000caa:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cae:	e7a5      	b.n	8000bfc <__udivmoddi4+0xa0>
 8000cb0:	f1c2 0320 	rsb	r3, r2, #32
 8000cb4:	fa20 f603 	lsr.w	r6, r0, r3
 8000cb8:	4097      	lsls	r7, r2
 8000cba:	fa01 f002 	lsl.w	r0, r1, r2
 8000cbe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc2:	40d9      	lsrs	r1, r3
 8000cc4:	4330      	orrs	r0, r6
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ccc:	fa1f f887 	uxth.w	r8, r7
 8000cd0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000cd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd8:	fb06 f108 	mul.w	r1, r6, r8
 8000cdc:	4299      	cmp	r1, r3
 8000cde:	fa04 f402 	lsl.w	r4, r4, r2
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x19c>
 8000ce4:	18fb      	adds	r3, r7, r3
 8000ce6:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000cea:	f080 808d 	bcs.w	8000e08 <__udivmoddi4+0x2ac>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 808a 	bls.w	8000e08 <__udivmoddi4+0x2ac>
 8000cf4:	3e02      	subs	r6, #2
 8000cf6:	443b      	add	r3, r7
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b281      	uxth	r1, r0
 8000cfc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d08:	fb00 f308 	mul.w	r3, r0, r8
 8000d0c:	428b      	cmp	r3, r1
 8000d0e:	d907      	bls.n	8000d20 <__udivmoddi4+0x1c4>
 8000d10:	1879      	adds	r1, r7, r1
 8000d12:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d16:	d273      	bcs.n	8000e00 <__udivmoddi4+0x2a4>
 8000d18:	428b      	cmp	r3, r1
 8000d1a:	d971      	bls.n	8000e00 <__udivmoddi4+0x2a4>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	4439      	add	r1, r7
 8000d20:	1acb      	subs	r3, r1, r3
 8000d22:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d26:	e778      	b.n	8000c1a <__udivmoddi4+0xbe>
 8000d28:	f1c6 0c20 	rsb	ip, r6, #32
 8000d2c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d30:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d34:	431c      	orrs	r4, r3
 8000d36:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d3e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d42:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d46:	431f      	orrs	r7, r3
 8000d48:	0c3b      	lsrs	r3, r7, #16
 8000d4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d4e:	fa1f f884 	uxth.w	r8, r4
 8000d52:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d56:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d5a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d5e:	458a      	cmp	sl, r1
 8000d60:	fa02 f206 	lsl.w	r2, r2, r6
 8000d64:	fa00 f306 	lsl.w	r3, r0, r6
 8000d68:	d908      	bls.n	8000d7c <__udivmoddi4+0x220>
 8000d6a:	1861      	adds	r1, r4, r1
 8000d6c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d70:	d248      	bcs.n	8000e04 <__udivmoddi4+0x2a8>
 8000d72:	458a      	cmp	sl, r1
 8000d74:	d946      	bls.n	8000e04 <__udivmoddi4+0x2a8>
 8000d76:	f1a9 0902 	sub.w	r9, r9, #2
 8000d7a:	4421      	add	r1, r4
 8000d7c:	eba1 010a 	sub.w	r1, r1, sl
 8000d80:	b2bf      	uxth	r7, r7
 8000d82:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d86:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d8a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d8e:	fb00 f808 	mul.w	r8, r0, r8
 8000d92:	45b8      	cmp	r8, r7
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x24a>
 8000d96:	19e7      	adds	r7, r4, r7
 8000d98:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d9c:	d22e      	bcs.n	8000dfc <__udivmoddi4+0x2a0>
 8000d9e:	45b8      	cmp	r8, r7
 8000da0:	d92c      	bls.n	8000dfc <__udivmoddi4+0x2a0>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4427      	add	r7, r4
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	eba7 0708 	sub.w	r7, r7, r8
 8000dae:	fba0 8902 	umull	r8, r9, r0, r2
 8000db2:	454f      	cmp	r7, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	4649      	mov	r1, r9
 8000db8:	d31a      	bcc.n	8000df0 <__udivmoddi4+0x294>
 8000dba:	d017      	beq.n	8000dec <__udivmoddi4+0x290>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x27a>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb67 0701 	sbc.w	r7, r7, r1
 8000dc6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000dca:	40f2      	lsrs	r2, r6
 8000dcc:	ea4c 0202 	orr.w	r2, ip, r2
 8000dd0:	40f7      	lsrs	r7, r6
 8000dd2:	e9c5 2700 	strd	r2, r7, [r5]
 8000dd6:	2600      	movs	r6, #0
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	462e      	mov	r6, r5
 8000de0:	4628      	mov	r0, r5
 8000de2:	e70b      	b.n	8000bfc <__udivmoddi4+0xa0>
 8000de4:	4606      	mov	r6, r0
 8000de6:	e6e9      	b.n	8000bbc <__udivmoddi4+0x60>
 8000de8:	4618      	mov	r0, r3
 8000dea:	e6fd      	b.n	8000be8 <__udivmoddi4+0x8c>
 8000dec:	4543      	cmp	r3, r8
 8000dee:	d2e5      	bcs.n	8000dbc <__udivmoddi4+0x260>
 8000df0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df4:	eb69 0104 	sbc.w	r1, r9, r4
 8000df8:	3801      	subs	r0, #1
 8000dfa:	e7df      	b.n	8000dbc <__udivmoddi4+0x260>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	e7d2      	b.n	8000da6 <__udivmoddi4+0x24a>
 8000e00:	4660      	mov	r0, ip
 8000e02:	e78d      	b.n	8000d20 <__udivmoddi4+0x1c4>
 8000e04:	4681      	mov	r9, r0
 8000e06:	e7b9      	b.n	8000d7c <__udivmoddi4+0x220>
 8000e08:	4666      	mov	r6, ip
 8000e0a:	e775      	b.n	8000cf8 <__udivmoddi4+0x19c>
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	e74a      	b.n	8000ca6 <__udivmoddi4+0x14a>
 8000e10:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e14:	4439      	add	r1, r7
 8000e16:	e713      	b.n	8000c40 <__udivmoddi4+0xe4>
 8000e18:	3802      	subs	r0, #2
 8000e1a:	443c      	add	r4, r7
 8000e1c:	e724      	b.n	8000c68 <__udivmoddi4+0x10c>
 8000e1e:	bf00      	nop

08000e20 <__aeabi_idiv0>:
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop

08000e24 <pid_create>:
	Author e-mail: ruben at geekfactory dot mx
 */
#include "PID.h"

PID_t pid_create(PID_t pid, float* in, float* out, float* set, float kp, float ki, float kd)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b088      	sub	sp, #32
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	61f8      	str	r0, [r7, #28]
 8000e2c:	61b9      	str	r1, [r7, #24]
 8000e2e:	617a      	str	r2, [r7, #20]
 8000e30:	613b      	str	r3, [r7, #16]
 8000e32:	ed87 0a03 	vstr	s0, [r7, #12]
 8000e36:	edc7 0a02 	vstr	s1, [r7, #8]
 8000e3a:	ed87 1a01 	vstr	s2, [r7, #4]
	pid->input = in;
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	601a      	str	r2, [r3, #0]
	pid->output = out;
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	697a      	ldr	r2, [r7, #20]
 8000e48:	605a      	str	r2, [r3, #4]
	pid->setpoint = set;
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	609a      	str	r2, [r3, #8]
	pid->automode = false;
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	2200      	movs	r2, #0
 8000e54:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	pid_limits(pid, 0, 255);
 8000e58:	eddf 0a11 	vldr	s1, [pc, #68]	; 8000ea0 <pid_create+0x7c>
 8000e5c:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8000ea4 <pid_create+0x80>
 8000e60:	69f8      	ldr	r0, [r7, #28]
 8000e62:	f000 f96b 	bl	800113c <pid_limits>

	// Set default sample time to 100 ms
	pid->sampletime = 100 * (FREQUENCY / 1000);
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	2264      	movs	r2, #100	; 0x64
 8000e6a:	62da      	str	r2, [r3, #44]	; 0x2c

	pid_direction(pid, E_PID_DIRECT);
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	69f8      	ldr	r0, [r7, #28]
 8000e70:	f000 fa06 	bl	8001280 <pid_direction>
	PID_tune(pid, kp, ki, kd);
 8000e74:	ed97 1a01 	vldr	s2, [r7, #4]
 8000e78:	edd7 0a02 	vldr	s1, [r7, #8]
 8000e7c:	ed97 0a03 	vldr	s0, [r7, #12]
 8000e80:	69f8      	ldr	r0, [r7, #28]
 8000e82:	f000 f8b9 	bl	8000ff8 <PID_tune>

	pid->lasttime = HAL_GetTick() - pid->sampletime;
 8000e86:	f002 f827 	bl	8002ed8 <HAL_GetTick>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e90:	1ad2      	subs	r2, r2, r3
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	629a      	str	r2, [r3, #40]	; 0x28

	return pid;
 8000e96:	69fb      	ldr	r3, [r7, #28]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3720      	adds	r7, #32
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	437f0000 	.word	0x437f0000
 8000ea4:	00000000 	.word	0x00000000

08000ea8 <pid_need_compute>:

bool pid_need_compute(PID_t pid)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	// Check if the PID period has elapsed
	return(HAL_GetTick() - pid->lasttime >= pid->sampletime) ? true : false;
 8000eb0:	f002 f812 	bl	8002ed8 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eba:	1ad2      	subs	r2, r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	bf2c      	ite	cs
 8000ec4:	2301      	movcs	r3, #1
 8000ec6:	2300      	movcc	r3, #0
 8000ec8:	b2db      	uxtb	r3, r3
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <pid_compute>:
void pid_compute(PID_t pid)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b086      	sub	sp, #24
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
	// Check if control is enabled
	if (!pid->automode)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	f000 8084 	beq.w	8000fee <pid_compute+0x11c>
		return ;
	
	float in = *(pid->input);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	613b      	str	r3, [r7, #16]
	// Compute error
	float error = (*(pid->setpoint)) - in;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	ed93 7a00 	vldr	s14, [r3]
 8000ef6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000efa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000efe:	edc7 7a03 	vstr	s15, [r7, #12]
	// Compute integral
	pid->iterm += (pid->Ki * error);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	ed93 7a08 	vldr	s14, [r3, #32]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	edd3 6a04 	vldr	s13, [r3, #16]
 8000f0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	edc3 7a08 	vstr	s15, [r3, #32]
	if (pid->iterm > pid->omax)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	ed93 7a08 	vldr	s14, [r3, #32]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	edd3 7a07 	vldr	s15, [r3, #28]
 8000f2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f34:	dd04      	ble.n	8000f40 <pid_compute+0x6e>
		pid->iterm = pid->omax;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	69da      	ldr	r2, [r3, #28]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	621a      	str	r2, [r3, #32]
 8000f3e:	e00e      	b.n	8000f5e <pid_compute+0x8c>
	else if (pid->iterm < pid->omin)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	ed93 7a08 	vldr	s14, [r3, #32]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f54:	d503      	bpl.n	8000f5e <pid_compute+0x8c>
		pid->iterm = pid->omin;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	699a      	ldr	r2, [r3, #24]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	621a      	str	r2, [r3, #32]
	// Compute differential on input
	float dinput = in - pid->lastin;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000f64:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f6c:	edc7 7a02 	vstr	s15, [r7, #8]
	// Compute PID output
	float out = pid->Kp * error + pid->iterm - pid->Kd * dinput;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	ed93 7a03 	vldr	s14, [r3, #12]
 8000f76:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	edd3 7a08 	vldr	s15, [r3, #32]
 8000f84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	edd3 6a05 	vldr	s13, [r3, #20]
 8000f8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f9a:	edc7 7a05 	vstr	s15, [r7, #20]
	// Apply limit to output value
	if (out > pid->omax)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	edd3 7a07 	vldr	s15, [r3, #28]
 8000fa4:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fa8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb0:	dd03      	ble.n	8000fba <pid_compute+0xe8>
		out = pid->omax;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	617b      	str	r3, [r7, #20]
 8000fb8:	e00c      	b.n	8000fd4 <pid_compute+0x102>
	else if (out < pid->omin)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	edd3 7a06 	vldr	s15, [r3, #24]
 8000fc0:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fcc:	d502      	bpl.n	8000fd4 <pid_compute+0x102>
		out = pid->omin;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	699b      	ldr	r3, [r3, #24]
 8000fd2:	617b      	str	r3, [r7, #20]
	// Output to pointed variable
	(*pid->output) = out;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	697a      	ldr	r2, [r7, #20]
 8000fda:	601a      	str	r2, [r3, #0]
	// Keep track of some variables for next execution
	pid->lastin = in;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	625a      	str	r2, [r3, #36]	; 0x24
	pid->lasttime = HAL_GetTick();
 8000fe2:	f001 ff79 	bl	8002ed8 <HAL_GetTick>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	629a      	str	r2, [r3, #40]	; 0x28
 8000fec:	e000      	b.n	8000ff0 <pid_compute+0x11e>
		return ;
 8000fee:	bf00      	nop
}
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <PID_tune>:

void PID_tune(PID_t pid, float kp, float ki, float kd)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b087      	sub	sp, #28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	ed87 0a02 	vstr	s0, [r7, #8]
 8001004:	edc7 0a01 	vstr	s1, [r7, #4]
 8001008:	ed87 1a00 	vstr	s2, [r7]
	// Check for validity
	if (kp < 0 || ki < 0 || kd < 0)
 800100c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001010:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001018:	d452      	bmi.n	80010c0 <PID_tune+0xc8>
 800101a:	edd7 7a01 	vldr	s15, [r7, #4]
 800101e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001026:	d44b      	bmi.n	80010c0 <PID_tune+0xc8>
 8001028:	edd7 7a00 	vldr	s15, [r7]
 800102c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001034:	d444      	bmi.n	80010c0 <PID_tune+0xc8>
		return;
	
	//Compute sample time in seconds
	float ssec = ((float) pid->sampletime) / ((float) FREQUENCY);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800103a:	ee07 3a90 	vmov	s15, r3
 800103e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001042:	eddf 6a22 	vldr	s13, [pc, #136]	; 80010cc <PID_tune+0xd4>
 8001046:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800104a:	edc7 7a05 	vstr	s15, [r7, #20]

	pid->Kp = kp;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	68ba      	ldr	r2, [r7, #8]
 8001052:	60da      	str	r2, [r3, #12]
	pid->Ki = ki * ssec;
 8001054:	ed97 7a01 	vldr	s14, [r7, #4]
 8001058:	edd7 7a05 	vldr	s15, [r7, #20]
 800105c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	edc3 7a04 	vstr	s15, [r3, #16]
	pid->Kd = kd / ssec;
 8001066:	edd7 6a00 	vldr	s13, [r7]
 800106a:	ed97 7a05 	vldr	s14, [r7, #20]
 800106e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	edc3 7a05 	vstr	s15, [r3, #20]

	if (pid->direction == E_PID_REVERSE) {
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800107e:	2b01      	cmp	r3, #1
 8001080:	d11f      	bne.n	80010c2 <PID_tune+0xca>
		pid->Kp = 0 - pid->Kp;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	edd3 7a03 	vldr	s15, [r3, #12]
 8001088:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80010d0 <PID_tune+0xd8>
 800108c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = 0 - pid->Ki;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	edd3 7a04 	vldr	s15, [r3, #16]
 800109c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80010d0 <PID_tune+0xd8>
 80010a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = 0 - pid->Kd;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	edd3 7a05 	vldr	s15, [r3, #20]
 80010b0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80010d0 <PID_tune+0xd8>
 80010b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	edc3 7a05 	vstr	s15, [r3, #20]
 80010be:	e000      	b.n	80010c2 <PID_tune+0xca>
		return;
 80010c0:	bf00      	nop
	}
}
 80010c2:	371c      	adds	r7, #28
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	447a0000 	.word	0x447a0000
 80010d0:	00000000 	.word	0x00000000

080010d4 <pid_sample>:

void pid_sample(PID_t pid, uint32_t time)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
	if (time > 0) {
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d025      	beq.n	8001130 <pid_sample+0x5c>
		float ratio = (float) (time * (FREQUENCY / 1000)) / (float) pid->sampletime;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	ee07 3a90 	vmov	s15, r3
 80010ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f2:	ee07 3a90 	vmov	s15, r3
 80010f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010fe:	edc7 7a03 	vstr	s15, [r7, #12]
		pid->Ki *= ratio;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	ed93 7a04 	vldr	s14, [r3, #16]
 8001108:	edd7 7a03 	vldr	s15, [r7, #12]
 800110c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd /= ratio;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	edd3 6a05 	vldr	s13, [r3, #20]
 800111c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001120:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	edc3 7a05 	vstr	s15, [r3, #20]
		pid->sampletime = time * (FREQUENCY / 1000);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 8001130:	bf00      	nop
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <pid_limits>:

void pid_limits(PID_t pid, float min, float max)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	ed87 0a02 	vstr	s0, [r7, #8]
 8001148:	edc7 0a01 	vstr	s1, [r7, #4]
	if (min >= max) return;
 800114c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001150:	edd7 7a01 	vldr	s15, [r7, #4]
 8001154:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800115c:	da4d      	bge.n	80011fa <pid_limits+0xbe>
	pid->omin = min;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	68ba      	ldr	r2, [r7, #8]
 8001162:	619a      	str	r2, [r3, #24]
	pid->omax = max;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	61da      	str	r2, [r3, #28]
	//Adjust output to new limits
	if (pid->automode) {
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001170:	2b00      	cmp	r3, #0
 8001172:	d043      	beq.n	80011fc <pid_limits+0xc0>
		if (*(pid->output) > pid->omax)
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	ed93 7a00 	vldr	s14, [r3]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001182:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118a:	dd05      	ble.n	8001198 <pid_limits+0x5c>
			*(pid->output) = pid->omax;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	68fa      	ldr	r2, [r7, #12]
 8001192:	69d2      	ldr	r2, [r2, #28]
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	e010      	b.n	80011ba <pid_limits+0x7e>
		else if (*(pid->output) < pid->omin)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	ed93 7a00 	vldr	s14, [r3]
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	edd3 7a06 	vldr	s15, [r3, #24]
 80011a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ae:	d504      	bpl.n	80011ba <pid_limits+0x7e>
			*(pid->output) = pid->omin;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	68fa      	ldr	r2, [r7, #12]
 80011b6:	6992      	ldr	r2, [r2, #24]
 80011b8:	601a      	str	r2, [r3, #0]

		if (pid->iterm > pid->omax)
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	ed93 7a08 	vldr	s14, [r3, #32]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	edd3 7a07 	vldr	s15, [r3, #28]
 80011c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ce:	dd04      	ble.n	80011da <pid_limits+0x9e>
			pid->iterm = pid->omax;
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	69da      	ldr	r2, [r3, #28]
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	621a      	str	r2, [r3, #32]
 80011d8:	e010      	b.n	80011fc <pid_limits+0xc0>
		else if (pid->iterm < pid->omin)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	ed93 7a08 	vldr	s14, [r3, #32]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	edd3 7a06 	vldr	s15, [r3, #24]
 80011e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ee:	d505      	bpl.n	80011fc <pid_limits+0xc0>
			pid->iterm = pid->omin;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	699a      	ldr	r2, [r3, #24]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	621a      	str	r2, [r3, #32]
 80011f8:	e000      	b.n	80011fc <pid_limits+0xc0>
	if (min >= max) return;
 80011fa:	bf00      	nop
	}
}
 80011fc:	3714      	adds	r7, #20
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <pid_auto>:

void pid_auto(PID_t pid)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
	// If going from manual to auto
	if (!pid->automode) {
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001214:	2b00      	cmp	r3, #0
 8001216:	d12c      	bne.n	8001272 <pid_auto+0x6c>
		pid->iterm = *(pid->output);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	621a      	str	r2, [r3, #32]
		pid->lastin = *(pid->input);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	625a      	str	r2, [r3, #36]	; 0x24
		if (pid->iterm > pid->omax)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	edd3 7a07 	vldr	s15, [r3, #28]
 8001238:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800123c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001240:	dd04      	ble.n	800124c <pid_auto+0x46>
			pid->iterm = pid->omax;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	69da      	ldr	r2, [r3, #28]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	621a      	str	r2, [r3, #32]
 800124a:	e00e      	b.n	800126a <pid_auto+0x64>
		else if (pid->iterm < pid->omin)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	edd3 7a06 	vldr	s15, [r3, #24]
 8001258:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800125c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001260:	d503      	bpl.n	800126a <pid_auto+0x64>
			pid->iterm = pid->omin;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	699a      	ldr	r2, [r3, #24]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	621a      	str	r2, [r3, #32]
		pid->automode = true;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2201      	movs	r2, #1
 800126e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
	...

08001280 <pid_direction>:
{
	pid->automode = false;
}

void pid_direction(PID_t pid, enum pid_control_directions dir)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	460b      	mov	r3, r1
 800128a:	70fb      	strb	r3, [r7, #3]
	if (pid->automode && pid->direction != dir) {
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001292:	2b00      	cmp	r3, #0
 8001294:	d023      	beq.n	80012de <pid_direction+0x5e>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800129c:	78fa      	ldrb	r2, [r7, #3]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d01d      	beq.n	80012de <pid_direction+0x5e>
		pid->Kp = (0 - pid->Kp);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	edd3 7a03 	vldr	s15, [r3, #12]
 80012a8:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80012f4 <pid_direction+0x74>
 80012ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = (0 - pid->Ki);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 7a04 	vldr	s15, [r3, #16]
 80012bc:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80012f4 <pid_direction+0x74>
 80012c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = (0 - pid->Kd);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	edd3 7a05 	vldr	s15, [r3, #20]
 80012d0:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80012f4 <pid_direction+0x74>
 80012d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	pid->direction = dir;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	78fa      	ldrb	r2, [r7, #3]
 80012e2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	00000000 	.word	0x00000000

080012f8 <pid_reset>:

void pid_reset(PID_t pid){
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	*(pid->output) = 0;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
	*(pid->input)  = 0;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
	pid->iterm = *(pid->output);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	621a      	str	r2, [r3, #32]
	pid->lastin = *(pid->input);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <ADC_Read>:
//		      HAL_Delay(5000);
}


void ADC_Read(int16_t *data)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	AD7606_CS_LOW;
 800133c:	2200      	movs	r2, #0
 800133e:	2110      	movs	r1, #16
 8001340:	4808      	ldr	r0, [pc, #32]	; (8001364 <ADC_Read+0x30>)
 8001342:	f003 ff5d 	bl	8005200 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t *)data, CHANNEL_NUM, 2);
 8001346:	2302      	movs	r3, #2
 8001348:	2208      	movs	r2, #8
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	4806      	ldr	r0, [pc, #24]	; (8001368 <ADC_Read+0x34>)
 800134e:	f005 f98b 	bl	8006668 <HAL_SPI_Receive>
	AD7606_CS_HIGH;
 8001352:	2201      	movs	r2, #1
 8001354:	2110      	movs	r1, #16
 8001356:	4803      	ldr	r0, [pc, #12]	; (8001364 <ADC_Read+0x30>)
 8001358:	f003 ff52 	bl	8005200 <HAL_GPIO_WritePin>
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40020000 	.word	0x40020000
 8001368:	20000194 	.word	0x20000194

0800136c <bd25l_Init>:
	.DIR_pin	= ClimbM_IO_FR2_Pin,
	.pole		= 4,
	.ID		= 2,
};

void bd25l_Init(Motor_TypeDef* motor){
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	enableMotor(motor, 0);
 8001374:	2100      	movs	r1, #0
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f000 f808 	bl	800138c <enableMotor>
	brakeMotor(motor, 0);
 800137c:	2100      	movs	r1, #0
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f000 f828 	bl	80013d4 <brakeMotor>
}
 8001384:	bf00      	nop
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <enableMotor>:
	brakeMotor(motor, 1);
	enableMotor(motor, 0);

}

void enableMotor(Motor_TypeDef* motor, uint8_t state){
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->EN_port, motor->EN_pin, state);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013a0:	78fa      	ldrb	r2, [r7, #3]
 80013a2:	4619      	mov	r1, r3
 80013a4:	f003 ff2c 	bl	8005200 <HAL_GPIO_WritePin>
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <emBrakeMotor>:

void emBrakeMotor(uint8_t state){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(Brake_Wheel_GPIO_Port, Brake_Wheel_Pin, state);
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	461a      	mov	r2, r3
 80013be:	2108      	movs	r1, #8
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <emBrakeMotor+0x20>)
 80013c2:	f003 ff1d 	bl	8005200 <HAL_GPIO_WritePin>
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40020c00 	.word	0x40020c00

080013d4 <brakeMotor>:

void brakeMotor(Motor_TypeDef* motor, uint8_t state){
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	460b      	mov	r3, r1
 80013de:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->BRK_port, motor->BRK_pin, state);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	69d8      	ldr	r0, [r3, #28]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	8c1b      	ldrh	r3, [r3, #32]
 80013e8:	78fa      	ldrb	r2, [r7, #3]
 80013ea:	4619      	mov	r1, r3
 80013ec:	f003 ff08 	bl	8005200 <HAL_GPIO_WritePin>
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <setMotorDir>:

void setMotorDir(Motor_TypeDef* motor, uint8_t dir){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->DIR_port, motor->DIR_pin, dir);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800140c:	78fa      	ldrb	r2, [r7, #3]
 800140e:	4619      	mov	r1, r3
 8001410:	f003 fef6 	bl	8005200 <HAL_GPIO_WritePin>
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	0000      	movs	r0, r0
	...

08001420 <setMotorSpeed>:

void setMotorSpeed(Motor_TypeDef* motor, float speed){
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	ed87 0a00 	vstr	s0, [r7]

	float frequency = 0;
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
	uint16_t period;
	uint32_t duty_cycle; //50%

	if (speed > 100) speed = 100.0;
 8001432:	edd7 7a00 	vldr	s15, [r7]
 8001436:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001568 <setMotorSpeed+0x148>
 800143a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800143e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001442:	dd01      	ble.n	8001448 <setMotorSpeed+0x28>
 8001444:	4b49      	ldr	r3, [pc, #292]	; (800156c <setMotorSpeed+0x14c>)
 8001446:	603b      	str	r3, [r7, #0]
	//Frequency equation derived from data sheet
	frequency = (uint16_t)((speed - 0.2597)/0.02494);
 8001448:	6838      	ldr	r0, [r7, #0]
 800144a:	f7ff f835 	bl	80004b8 <__aeabi_f2d>
 800144e:	a340      	add	r3, pc, #256	; (adr r3, 8001550 <setMotorSpeed+0x130>)
 8001450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001454:	f7fe fed0 	bl	80001f8 <__aeabi_dsub>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4610      	mov	r0, r2
 800145e:	4619      	mov	r1, r3
 8001460:	a33d      	add	r3, pc, #244	; (adr r3, 8001558 <setMotorSpeed+0x138>)
 8001462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001466:	f7ff f9a9 	bl	80007bc <__aeabi_ddiv>
 800146a:	4602      	mov	r2, r0
 800146c:	460b      	mov	r3, r1
 800146e:	4610      	mov	r0, r2
 8001470:	4619      	mov	r1, r3
 8001472:	f7ff fb3b 	bl	8000aec <__aeabi_d2uiz>
 8001476:	4603      	mov	r3, r0
 8001478:	b29b      	uxth	r3, r3
 800147a:	ee07 3a90 	vmov	s15, r3
 800147e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001482:	edc7 7a05 	vstr	s15, [r7, #20]
	period = (int)(1e6/frequency)+1;
 8001486:	6978      	ldr	r0, [r7, #20]
 8001488:	f7ff f816 	bl	80004b8 <__aeabi_f2d>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	a133      	add	r1, pc, #204	; (adr r1, 8001560 <setMotorSpeed+0x140>)
 8001492:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001496:	f7ff f991 	bl	80007bc <__aeabi_ddiv>
 800149a:	4602      	mov	r2, r0
 800149c:	460b      	mov	r3, r1
 800149e:	4610      	mov	r0, r2
 80014a0:	4619      	mov	r1, r3
 80014a2:	f7ff fafb 	bl	8000a9c <__aeabi_d2iz>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	3301      	adds	r3, #1
 80014ac:	827b      	strh	r3, [r7, #18]
	duty_cycle = period / 2;
 80014ae:	8a7b      	ldrh	r3, [r7, #18]
 80014b0:	085b      	lsrs	r3, r3, #1
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	60fb      	str	r3, [r7, #12]
//	      motor->outputPWM->Instance->CCR4 = duty_cycle;
//
//	    HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
//	}

	if (speed<4){
 80014b6:	edd7 7a00 	vldr	s15, [r7]
 80014ba:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80014be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c6:	d503      	bpl.n	80014d0 <setMotorSpeed+0xb0>
		brakeMotor(motor, 1);
 80014c8:	2101      	movs	r1, #1
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff ff82 	bl	80013d4 <brakeMotor>
	}



	motor->outputPWM->Instance->ARR = period;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	695b      	ldr	r3, [r3, #20]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	8a7a      	ldrh	r2, [r7, #18]
 80014d8:	62da      	str	r2, [r3, #44]	; 0x2c
	if(motor->PWM_channel == TIM_CHANNEL_1)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	8b1b      	ldrh	r3, [r3, #24]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d105      	bne.n	80014ee <setMotorSpeed+0xce>
	  motor->outputPWM->Instance->CCR1 = duty_cycle;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	68fa      	ldr	r2, [r7, #12]
 80014ea:	635a      	str	r2, [r3, #52]	; 0x34
 80014ec:	e01c      	b.n	8001528 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_2)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	8b1b      	ldrh	r3, [r3, #24]
 80014f2:	2b04      	cmp	r3, #4
 80014f4:	d105      	bne.n	8001502 <setMotorSpeed+0xe2>
		  motor->outputPWM->Instance->CCR2 = duty_cycle;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	68fa      	ldr	r2, [r7, #12]
 80014fe:	639a      	str	r2, [r3, #56]	; 0x38
 8001500:	e012      	b.n	8001528 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_3)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	8b1b      	ldrh	r3, [r3, #24]
 8001506:	2b08      	cmp	r3, #8
 8001508:	d105      	bne.n	8001516 <setMotorSpeed+0xf6>
		  motor->outputPWM->Instance->CCR3 = duty_cycle;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	63da      	str	r2, [r3, #60]	; 0x3c
 8001514:	e008      	b.n	8001528 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_4)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	8b1b      	ldrh	r3, [r3, #24]
 800151a:	2b0c      	cmp	r3, #12
 800151c:	d104      	bne.n	8001528 <setMotorSpeed+0x108>
	  motor->outputPWM->Instance->CCR4 = duty_cycle;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	695b      	ldr	r3, [r3, #20]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	68fa      	ldr	r2, [r7, #12]
 8001526:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	695a      	ldr	r2, [r3, #20]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	8b1b      	ldrh	r3, [r3, #24]
 8001530:	4619      	mov	r1, r3
 8001532:	4610      	mov	r0, r2
 8001534:	f005 fe8e 	bl	8007254 <HAL_TIM_PWM_Start>



	motor->outputPWM->Instance->CNT = 0;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	695b      	ldr	r3, [r3, #20]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2200      	movs	r2, #0
 8001540:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001542:	bf00      	nop
 8001544:	3718      	adds	r7, #24
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	f3af 8000 	nop.w
 8001550:	bfb15b57 	.word	0xbfb15b57
 8001554:	3fd09eec 	.word	0x3fd09eec
 8001558:	1172ef0b 	.word	0x1172ef0b
 800155c:	3f9989df 	.word	0x3f9989df
 8001560:	00000000 	.word	0x00000000
 8001564:	412e8480 	.word	0x412e8480
 8001568:	42c80000 	.word	0x42c80000
 800156c:	42c80000 	.word	0x42c80000

08001570 <runMotor>:
		return -1;
	}
	else return 1;
}

void runMotor(Motor_TypeDef* motor, float speed){
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	ed87 0a00 	vstr	s0, [r7]
  //	    - positive speed Lift DOWN
  //	    - negative speed lift UP
    if (motor->ID == 1){
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001582:	2b01      	cmp	r3, #1
 8001584:	d129      	bne.n	80015da <runMotor+0x6a>
	if (fabs(speed)/speed  >= 0)
 8001586:	edd7 7a00 	vldr	s15, [r7]
 800158a:	eef0 7ae7 	vabs.f32	s15, s15
 800158e:	ee17 0a90 	vmov	r0, s15
 8001592:	f7fe ff91 	bl	80004b8 <__aeabi_f2d>
 8001596:	4604      	mov	r4, r0
 8001598:	460d      	mov	r5, r1
 800159a:	6838      	ldr	r0, [r7, #0]
 800159c:	f7fe ff8c 	bl	80004b8 <__aeabi_f2d>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4620      	mov	r0, r4
 80015a6:	4629      	mov	r1, r5
 80015a8:	f7ff f908 	bl	80007bc <__aeabi_ddiv>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4619      	mov	r1, r3
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	f7ff fa5a 	bl	8000a74 <__aeabi_dcmpge>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d004      	beq.n	80015d0 <runMotor+0x60>
	      setMotorDir(motor, 0);
 80015c6:	2100      	movs	r1, #0
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff ff15 	bl	80013f8 <setMotorDir>
 80015ce:	e032      	b.n	8001636 <runMotor+0xc6>
	else
	  setMotorDir(motor, 1);
 80015d0:	2101      	movs	r1, #1
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ff10 	bl	80013f8 <setMotorDir>
 80015d8:	e02d      	b.n	8001636 <runMotor+0xc6>
    }
    else if (motor->ID == 2){
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d128      	bne.n	8001636 <runMotor+0xc6>
	if (fabs(speed)/speed  >= 0)
 80015e4:	edd7 7a00 	vldr	s15, [r7]
 80015e8:	eef0 7ae7 	vabs.f32	s15, s15
 80015ec:	ee17 0a90 	vmov	r0, s15
 80015f0:	f7fe ff62 	bl	80004b8 <__aeabi_f2d>
 80015f4:	4604      	mov	r4, r0
 80015f6:	460d      	mov	r5, r1
 80015f8:	6838      	ldr	r0, [r7, #0]
 80015fa:	f7fe ff5d 	bl	80004b8 <__aeabi_f2d>
 80015fe:	4602      	mov	r2, r0
 8001600:	460b      	mov	r3, r1
 8001602:	4620      	mov	r0, r4
 8001604:	4629      	mov	r1, r5
 8001606:	f7ff f8d9 	bl	80007bc <__aeabi_ddiv>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	4610      	mov	r0, r2
 8001610:	4619      	mov	r1, r3
 8001612:	f04f 0200 	mov.w	r2, #0
 8001616:	f04f 0300 	mov.w	r3, #0
 800161a:	f7ff fa2b 	bl	8000a74 <__aeabi_dcmpge>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d004      	beq.n	800162e <runMotor+0xbe>
	  setMotorDir(motor, 1);
 8001624:	2101      	movs	r1, #1
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff fee6 	bl	80013f8 <setMotorDir>
 800162c:	e003      	b.n	8001636 <runMotor+0xc6>
	else
	  setMotorDir(motor, 0);
 800162e:	2100      	movs	r1, #0
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7ff fee1 	bl	80013f8 <setMotorDir>
    }

    HAL_Delay(50);
 8001636:	2032      	movs	r0, #50	; 0x32
 8001638:	f001 fc5a 	bl	8002ef0 <HAL_Delay>
    brakeMotor(motor, 0);
 800163c:	2100      	movs	r1, #0
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff fec8 	bl	80013d4 <brakeMotor>
    setMotorSpeed(motor, fabs(speed));
 8001644:	edd7 7a00 	vldr	s15, [r7]
 8001648:	eef0 7ae7 	vabs.f32	s15, s15
 800164c:	eeb0 0a67 	vmov.f32	s0, s15
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f7ff fee5 	bl	8001420 <setMotorSpeed>

}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bdb0      	pop	{r4, r5, r7, pc}

0800165e <GPIO_Digital_Filtered_Input>:
 */

#include "button.h"

uint8_t GPIO_Digital_Filtered_Input(Button_TypeDef* hgpio, uint32_t debounce_time)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
	// read the state of the switch into a local variable (LOW, when the button is not pressed)
	hgpio->curRead = HAL_GPIO_ReadPin(hgpio->gpioPort, hgpio->gpioPin);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	889b      	ldrh	r3, [r3, #4]
 8001670:	4619      	mov	r1, r3
 8001672:	4610      	mov	r0, r2
 8001674:	f003 fd9e 	bl	80051b4 <HAL_GPIO_ReadPin>
 8001678:	4603      	mov	r3, r0
 800167a:	461a      	mov	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	719a      	strb	r2, [r3, #6]
	//check if the button was pressed
	if (hgpio->curRead != hgpio->preRead)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	799a      	ldrb	r2, [r3, #6]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	79db      	ldrb	r3, [r3, #7]
 8001688:	429a      	cmp	r2, r3
 800168a:	d004      	beq.n	8001696 <GPIO_Digital_Filtered_Input+0x38>
		// reset the debouncing timer
		hgpio->lastDebounceTime = HAL_GetTick();
 800168c:	f001 fc24 	bl	8002ed8 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	60da      	str	r2, [r3, #12]
	// whatever the reading is at, it's been there for longer than the debounce delay, so the current value is safe
//	&& (hgpio->curRead != hgpio->state)
	if (((HAL_GetTick() - hgpio->lastDebounceTime) > debounce_time) )
 8001696:	f001 fc1f 	bl	8002ed8 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d209      	bcs.n	80016bc <GPIO_Digital_Filtered_Input+0x5e>
	{
		hgpio->state = hgpio->curRead;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	799a      	ldrb	r2, [r3, #6]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	721a      	strb	r2, [r3, #8]
		
		if (hgpio->state == GPIO_PIN_SET) //Effective only when Pin is RESET
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	7a1b      	ldrb	r3, [r3, #8]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d101      	bne.n	80016bc <GPIO_Digital_Filtered_Input+0x5e>
		{
			return GPIO_PIN_SET;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e004      	b.n	80016c6 <GPIO_Digital_Filtered_Input+0x68>
		}
	}
	// Update the last button read
	hgpio->preRead = hgpio->curRead;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	799a      	ldrb	r2, [r3, #6]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	71da      	strb	r2, [r3, #7]
	return GPIO_PIN_RESET;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b08a      	sub	sp, #40	; 0x28
 80016d4:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80016d6:	4b30      	ldr	r3, [pc, #192]	; (8001798 <MX_CAN1_Init+0xc8>)
 80016d8:	4a30      	ldr	r2, [pc, #192]	; (800179c <MX_CAN1_Init+0xcc>)
 80016da:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 80016dc:	4b2e      	ldr	r3, [pc, #184]	; (8001798 <MX_CAN1_Init+0xc8>)
 80016de:	2209      	movs	r2, #9
 80016e0:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80016e2:	4b2d      	ldr	r3, [pc, #180]	; (8001798 <MX_CAN1_Init+0xc8>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80016e8:	4b2b      	ldr	r3, [pc, #172]	; (8001798 <MX_CAN1_Init+0xc8>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80016ee:	4b2a      	ldr	r3, [pc, #168]	; (8001798 <MX_CAN1_Init+0xc8>)
 80016f0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016f4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80016f6:	4b28      	ldr	r3, [pc, #160]	; (8001798 <MX_CAN1_Init+0xc8>)
 80016f8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80016fc:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80016fe:	4b26      	ldr	r3, [pc, #152]	; (8001798 <MX_CAN1_Init+0xc8>)
 8001700:	2200      	movs	r2, #0
 8001702:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001704:	4b24      	ldr	r3, [pc, #144]	; (8001798 <MX_CAN1_Init+0xc8>)
 8001706:	2200      	movs	r2, #0
 8001708:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800170a:	4b23      	ldr	r3, [pc, #140]	; (8001798 <MX_CAN1_Init+0xc8>)
 800170c:	2200      	movs	r2, #0
 800170e:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001710:	4b21      	ldr	r3, [pc, #132]	; (8001798 <MX_CAN1_Init+0xc8>)
 8001712:	2200      	movs	r2, #0
 8001714:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001716:	4b20      	ldr	r3, [pc, #128]	; (8001798 <MX_CAN1_Init+0xc8>)
 8001718:	2200      	movs	r2, #0
 800171a:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800171c:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <MX_CAN1_Init+0xc8>)
 800171e:	2200      	movs	r2, #0
 8001720:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001722:	481d      	ldr	r0, [pc, #116]	; (8001798 <MX_CAN1_Init+0xc8>)
 8001724:	f001 fc08 	bl	8002f38 <HAL_CAN_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 800172e:	f000 fe0f 	bl	8002350 <Error_Handler>
  }

  /* USER CODE BEGIN CAN1_Init 2 */
  	CAN_FilterTypeDef canfil_1;
  	canfil_1.FilterBank = 0;
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
  	canfil_1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001736:	2300      	movs	r3, #0
 8001738:	61bb      	str	r3, [r7, #24]
  	canfil_1.FilterScale = CAN_FILTERSCALE_32BIT;
 800173a:	2301      	movs	r3, #1
 800173c:	61fb      	str	r3, [r7, #28]
  	canfil_1.FilterIdHigh = 0x0000;
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
  	canfil_1.FilterIdLow = 0x0000;
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
  	canfil_1.FilterMaskIdHigh = 0x0000;
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
  	canfil_1.FilterMaskIdLow = 0x0000;
 800174a:	2300      	movs	r3, #0
 800174c:	60fb      	str	r3, [r7, #12]
  	canfil_1.FilterFIFOAssignment = CAN_RX_FIFO0;
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
  	canfil_1.FilterActivation = CAN_FILTER_ENABLE;
 8001752:	2301      	movs	r3, #1
 8001754:	623b      	str	r3, [r7, #32]
  	canfil_1.SlaveStartFilterBank = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	627b      	str	r3, [r7, #36]	; 0x24

  	if (HAL_CAN_ConfigFilter(&hcan1, &canfil_1) != HAL_OK)
 800175a:	463b      	mov	r3, r7
 800175c:	4619      	mov	r1, r3
 800175e:	480e      	ldr	r0, [pc, #56]	; (8001798 <MX_CAN1_Init+0xc8>)
 8001760:	f001 fe06 	bl	8003370 <HAL_CAN_ConfigFilter>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_CAN1_Init+0x9e>
  		Error_Handler();
 800176a:	f000 fdf1 	bl	8002350 <Error_Handler>

  	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING))
 800176e:	2102      	movs	r1, #2
 8001770:	4809      	ldr	r0, [pc, #36]	; (8001798 <MX_CAN1_Init+0xc8>)
 8001772:	f002 f9d1 	bl	8003b18 <HAL_CAN_ActivateNotification>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d002      	beq.n	8001782 <MX_CAN1_Init+0xb2>
  		return Error_Handler();
 800177c:	f000 fde8 	bl	8002350 <Error_Handler>
 8001780:	e007      	b.n	8001792 <MX_CAN1_Init+0xc2>

  	if (HAL_CAN_Start(&hcan1))
 8001782:	4805      	ldr	r0, [pc, #20]	; (8001798 <MX_CAN1_Init+0xc8>)
 8001784:	f001 ff42 	bl	800360c <HAL_CAN_Start>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_CAN1_Init+0xc2>
  		return Error_Handler();
 800178e:	f000 fddf 	bl	8002350 <Error_Handler>


    /* USER CODE END CAN1_Init 2 */

}
 8001792:	3728      	adds	r7, #40	; 0x28
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	200001ec 	.word	0x200001ec
 800179c:	40006400 	.word	0x40006400

080017a0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	; 0x28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 0314 	add.w	r3, r7, #20
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a1d      	ldr	r2, [pc, #116]	; (8001834 <HAL_CAN_MspInit+0x94>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d133      	bne.n	800182a <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	613b      	str	r3, [r7, #16]
 80017c6:	4b1c      	ldr	r3, [pc, #112]	; (8001838 <HAL_CAN_MspInit+0x98>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ca:	4a1b      	ldr	r2, [pc, #108]	; (8001838 <HAL_CAN_MspInit+0x98>)
 80017cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017d0:	6413      	str	r3, [r2, #64]	; 0x40
 80017d2:	4b19      	ldr	r3, [pc, #100]	; (8001838 <HAL_CAN_MspInit+0x98>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017da:	613b      	str	r3, [r7, #16]
 80017dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <HAL_CAN_MspInit+0x98>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	4a14      	ldr	r2, [pc, #80]	; (8001838 <HAL_CAN_MspInit+0x98>)
 80017e8:	f043 0308 	orr.w	r3, r3, #8
 80017ec:	6313      	str	r3, [r2, #48]	; 0x30
 80017ee:	4b12      	ldr	r3, [pc, #72]	; (8001838 <HAL_CAN_MspInit+0x98>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017fa:	2303      	movs	r3, #3
 80017fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fe:	2302      	movs	r3, #2
 8001800:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001806:	2303      	movs	r3, #3
 8001808:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800180a:	2309      	movs	r3, #9
 800180c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	4619      	mov	r1, r3
 8001814:	4809      	ldr	r0, [pc, #36]	; (800183c <HAL_CAN_MspInit+0x9c>)
 8001816:	f003 f9a1 	bl	8004b5c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2100      	movs	r1, #0
 800181e:	2014      	movs	r0, #20
 8001820:	f002 fccc 	bl	80041bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001824:	2014      	movs	r0, #20
 8001826:	f002 fcf5 	bl	8004214 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800182a:	bf00      	nop
 800182c:	3728      	adds	r7, #40	; 0x28
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40006400 	.word	0x40006400
 8001838:	40023800 	.word	0x40023800
 800183c:	40020c00 	.word	0x40020c00

08001840 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <MX_DMA_Init+0x3c>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a0b      	ldr	r2, [pc, #44]	; (800187c <MX_DMA_Init+0x3c>)
 8001850:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <MX_DMA_Init+0x3c>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2100      	movs	r1, #0
 8001866:	200c      	movs	r0, #12
 8001868:	f002 fca8 	bl	80041bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800186c:	200c      	movs	r0, #12
 800186e:	f002 fcd1 	bl	8004214 <HAL_NVIC_EnableIRQ>

}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40023800 	.word	0x40023800

08001880 <ENCODER_Init>:
CAN_HandleTypeDef hcan2;
//uint8_t incoming[8];
//CAN_RxHeaderTypeDef RxHeader;

void ENCODER_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  //Assign each encoder to one of the two CAN buses
	encoderLeft.hcan = &hcan1;
 8001884:	4b07      	ldr	r3, [pc, #28]	; (80018a4 <ENCODER_Init+0x24>)
 8001886:	4a08      	ldr	r2, [pc, #32]	; (80018a8 <ENCODER_Init+0x28>)
 8001888:	601a      	str	r2, [r3, #0]
	encoderRight.hcan = &hcan1;
 800188a:	4b08      	ldr	r3, [pc, #32]	; (80018ac <ENCODER_Init+0x2c>)
 800188c:	4a06      	ldr	r2, [pc, #24]	; (80018a8 <ENCODER_Init+0x28>)
 800188e:	601a      	str	r2, [r3, #0]
	
	//Set Tx header for each encoder handle
	ENCODER_Set_TxHeader(&encoderLeft, ENC_ADDR_LEFT);
 8001890:	2101      	movs	r1, #1
 8001892:	4804      	ldr	r0, [pc, #16]	; (80018a4 <ENCODER_Init+0x24>)
 8001894:	f000 f83f 	bl	8001916 <ENCODER_Set_TxHeader>
	ENCODER_Set_TxHeader(&encoderRight, ENC_ADDR_RIGHT);
 8001898:	2102      	movs	r1, #2
 800189a:	4804      	ldr	r0, [pc, #16]	; (80018ac <ENCODER_Init+0x2c>)
 800189c:	f000 f83b 	bl	8001916 <ENCODER_Set_TxHeader>

}
 80018a0:	bf00      	nop
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000214 	.word	0x20000214
 80018a8:	200001ec 	.word	0x200001ec
 80018ac:	20000290 	.word	0x20000290

080018b0 <ENCODER_Sort_Incoming>:

void ENCODER_Sort_Incoming(uint8_t* incoming_array, EncoderHandle* Encoder_ptr){
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
	Encoder_ptr->rawRead[0] = incoming_array[0];
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	781a      	ldrb	r2, [r3, #0]
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	Encoder_ptr->rawRead[1] = incoming_array[1];
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	785a      	ldrb	r2, [r3, #1]
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	Encoder_ptr->rawRead[2] = incoming_array[2];
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	789a      	ldrb	r2, [r3, #2]
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	Encoder_ptr->rawRead[3] = incoming_array[3];
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	78da      	ldrb	r2, [r3, #3]
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	Encoder_ptr->rawRead[4] = incoming_array[4];
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	791a      	ldrb	r2, [r3, #4]
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	Encoder_ptr->rawRead[5] = incoming_array[5];
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	795a      	ldrb	r2, [r3, #5]
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	Encoder_ptr->rawRead[6] = incoming_array[6];
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	799a      	ldrb	r2, [r3, #6]
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	Encoder_ptr->rawRead[7] = incoming_array[7];
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	79da      	ldrb	r2, [r3, #7]
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <ENCODER_Set_TxHeader>:

void ENCODER_Set_TxHeader(EncoderHandle* Encoder_ptr, uint32_t Encoder_Address){
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
	Encoder_ptr->canTxHeader.DLC = 4;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2204      	movs	r2, #4
 8001924:	631a      	str	r2, [r3, #48]	; 0x30
	Encoder_ptr->canTxHeader.IDE = CAN_ID_STD;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	629a      	str	r2, [r3, #40]	; 0x28
	Encoder_ptr->canTxHeader.RTR = CAN_RTR_DATA;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	62da      	str	r2, [r3, #44]	; 0x2c
	Encoder_ptr->canTxHeader.StdId = Encoder_Address;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	621a      	str	r2, [r3, #32]
	Encoder_ptr->canTxHeader.TransmitGlobalTime = DISABLE;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	Encoder_ptr->canTxHeader.ExtId = 0;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001946:	bf00      	nop
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <ENCODER_Read>:

void ENCODER_Read(EncoderHandle* Encoder_ptr){
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
	Encoder_ptr->sendData[0] = Encoder_ptr->canTxHeader.DLC;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	b2da      	uxtb	r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	Encoder_ptr->sendData[1] = Encoder_ptr->canTxHeader.StdId;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	b2da      	uxtb	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	Encoder_ptr->sendData[2] = 0x01;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2201      	movs	r2, #1
 8001976:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	Encoder_ptr->sendData[3] = 0x00;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	
	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6818      	ldr	r0, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f103 0120 	add.w	r1, r3, #32
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	3338      	adds	r3, #56	; 0x38
 8001996:	f001 fe7d 	bl	8003694 <HAL_CAN_AddTxMessage>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <ENCODER_Get_Angle>:
	Encoder_ptr->sendData[3] = 0x01;

	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
}

void ENCODER_Get_Angle(EncoderHandle* Encoder_ptr){
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
	ENCODER_Read(Encoder_ptr);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ffd1 	bl	8001952 <ENCODER_Read>
	Encoder_ptr->angle32Bit.b8[0] = Encoder_ptr->rawRead[3];
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Encoder_ptr->angle32Bit.b8[1] = Encoder_ptr->rawRead[4];
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	Encoder_ptr->angle32Bit.b8[2] = Encoder_ptr->rawRead[5];
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	Encoder_ptr->angle32Bit.b8[3] = Encoder_ptr->rawRead[6];
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f

	//Get the outer gear encoder position
	//Gear ration from inner to outer gear is 1:2. Therefore, (2*4096=)8192 is used
//	Encoder_ptr->encoder_pos = (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)) ; //Get single turn encoder reading
	Encoder_ptr->encoder_pos = 8192 - (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)) % 8192; //Get single turn encoder reading
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 80019e6:	461a      	mov	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80019ee:	021b      	lsls	r3, r3, #8
 80019f0:	441a      	add	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80019f8:	041b      	lsls	r3, r3, #16
 80019fa:	4413      	add	r3, r2
 80019fc:	425a      	negs	r2, r3
 80019fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001a02:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001a06:	bf58      	it	pl
 8001a08:	4253      	negpl	r3, r2
 8001a0a:	f5c3 5300 	rsb	r3, r3, #8192	; 0x2000
 8001a0e:	461a      	mov	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	645a      	str	r2, [r3, #68]	; 0x44

	//Convert from encoder position to angle in degree
//	Encoder_ptr->angleDeg = (Encoder_ptr->encoder_pos * 360 /8192) ; //Get encoder angle

}
 8001a14:	bf00      	nop
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB5   ------> CAN2_RX
*/
void MX_GPIO_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08c      	sub	sp, #48	; 0x30
 8001a20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a22:	f107 031c 	add.w	r3, r7, #28
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]
 8001a30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	61bb      	str	r3, [r7, #24]
 8001a36:	4b8a      	ldr	r3, [pc, #552]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	4a89      	ldr	r2, [pc, #548]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a3c:	f043 0310 	orr.w	r3, r3, #16
 8001a40:	6313      	str	r3, [r2, #48]	; 0x30
 8001a42:	4b87      	ldr	r3, [pc, #540]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f003 0310 	and.w	r3, r3, #16
 8001a4a:	61bb      	str	r3, [r7, #24]
 8001a4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	617b      	str	r3, [r7, #20]
 8001a52:	4b83      	ldr	r3, [pc, #524]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	4a82      	ldr	r2, [pc, #520]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a58:	f043 0304 	orr.w	r3, r3, #4
 8001a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5e:	4b80      	ldr	r3, [pc, #512]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0304 	and.w	r3, r3, #4
 8001a66:	617b      	str	r3, [r7, #20]
 8001a68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	613b      	str	r3, [r7, #16]
 8001a6e:	4b7c      	ldr	r3, [pc, #496]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4a7b      	ldr	r2, [pc, #492]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a78:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7a:	4b79      	ldr	r3, [pc, #484]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a82:	613b      	str	r3, [r7, #16]
 8001a84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	4b75      	ldr	r3, [pc, #468]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	4a74      	ldr	r2, [pc, #464]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6313      	str	r3, [r2, #48]	; 0x30
 8001a96:	4b72      	ldr	r3, [pc, #456]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60bb      	str	r3, [r7, #8]
 8001aa6:	4b6e      	ldr	r3, [pc, #440]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	4a6d      	ldr	r2, [pc, #436]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001aac:	f043 0302 	orr.w	r3, r3, #2
 8001ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab2:	4b6b      	ldr	r3, [pc, #428]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	607b      	str	r3, [r7, #4]
 8001ac2:	4b67      	ldr	r3, [pc, #412]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	4a66      	ldr	r2, [pc, #408]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001ac8:	f043 0308 	orr.w	r3, r3, #8
 8001acc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ace:	4b64      	ldr	r3, [pc, #400]	; (8001c60 <MX_GPIO_Init+0x244>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	f003 0308 	and.w	r3, r3, #8
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001ada:	2200      	movs	r2, #0
 8001adc:	213f      	movs	r1, #63	; 0x3f
 8001ade:	4861      	ldr	r0, [pc, #388]	; (8001c64 <MX_GPIO_Init+0x248>)
 8001ae0:	f003 fb8e 	bl	8005200 <HAL_GPIO_WritePin>
                          |AD_RST_Pin|AD_CV_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD_SPI1_CS_GPIO_Port, AD_SPI1_CS_Pin, GPIO_PIN_RESET);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2110      	movs	r1, #16
 8001ae8:	485f      	ldr	r0, [pc, #380]	; (8001c68 <MX_GPIO_Init+0x24c>)
 8001aea:	f003 fb89 	bl	8005200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001aee:	2200      	movs	r2, #0
 8001af0:	219b      	movs	r1, #155	; 0x9b
 8001af2:	485e      	ldr	r0, [pc, #376]	; (8001c6c <MX_GPIO_Init+0x250>)
 8001af4:	f003 fb84 	bl	8005200 <HAL_GPIO_WritePin>
                          |Buzzer_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin, GPIO_PIN_RESET);
 8001af8:	2200      	movs	r2, #0
 8001afa:	f44f 41e1 	mov.w	r1, #28800	; 0x7080
 8001afe:	485c      	ldr	r0, [pc, #368]	; (8001c70 <MX_GPIO_Init+0x254>)
 8001b00:	f003 fb7e 	bl	8005200 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001b04:	2200      	movs	r2, #0
 8001b06:	f64e 4108 	movw	r1, #60424	; 0xec08
 8001b0a:	485a      	ldr	r0, [pc, #360]	; (8001c74 <MX_GPIO_Init+0x258>)
 8001b0c:	f003 fb78 	bl	8005200 <HAL_GPIO_WritePin>
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Button3_Pin|Button1_Pin|Button2_Pin;
 8001b10:	2307      	movs	r3, #7
 8001b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b14:	2300      	movs	r3, #0
 8001b16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b1c:	f107 031c 	add.w	r3, r7, #28
 8001b20:	4619      	mov	r1, r3
 8001b22:	4853      	ldr	r0, [pc, #332]	; (8001c70 <MX_GPIO_Init+0x254>)
 8001b24:	f003 f81a 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = LimitSW1_Pin|LimitSW2_Pin|LimitSW3_Pin|LimitSW4_Pin
 8001b28:	f248 1378 	movw	r3, #33144	; 0x8178
 8001b2c:	61fb      	str	r3, [r7, #28]
                          |ClimbM_IO_ALM2_Pin|ClimbM_IO_ALM1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b32:	2301      	movs	r3, #1
 8001b34:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b36:	f107 031c 	add.w	r3, r7, #28
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	484c      	ldr	r0, [pc, #304]	; (8001c70 <MX_GPIO_Init+0x254>)
 8001b3e:	f003 f80d 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001b42:	233f      	movs	r3, #63	; 0x3f
 8001b44:	61fb      	str	r3, [r7, #28]
                          |AD_RST_Pin|AD_CV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b46:	2301      	movs	r3, #1
 8001b48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b52:	f107 031c 	add.w	r3, r7, #28
 8001b56:	4619      	mov	r1, r3
 8001b58:	4842      	ldr	r0, [pc, #264]	; (8001c64 <MX_GPIO_Init+0x248>)
 8001b5a:	f002 ffff 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_SPI1_CS_Pin;
 8001b5e:	2310      	movs	r3, #16
 8001b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b62:	2301      	movs	r3, #1
 8001b64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b66:	2301      	movs	r3, #1
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AD_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001b6e:	f107 031c 	add.w	r3, r7, #28
 8001b72:	4619      	mov	r1, r3
 8001b74:	483c      	ldr	r0, [pc, #240]	; (8001c68 <MX_GPIO_Init+0x24c>)
 8001b76:	f002 fff1 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_BUSY_Pin;
 8001b7a:	2380      	movs	r3, #128	; 0x80
 8001b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b7e:	4b3e      	ldr	r3, [pc, #248]	; (8001c78 <MX_GPIO_Init+0x25c>)
 8001b80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001b86:	f107 031c 	add.w	r3, r7, #28
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4836      	ldr	r0, [pc, #216]	; (8001c68 <MX_GPIO_Init+0x24c>)
 8001b8e:	f002 ffe5 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001b92:	239b      	movs	r3, #155	; 0x9b
 8001b94:	61fb      	str	r3, [r7, #28]
                          |Buzzer_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b96:	2301      	movs	r3, #1
 8001b98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba2:	f107 031c 	add.w	r3, r7, #28
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4830      	ldr	r0, [pc, #192]	; (8001c6c <MX_GPIO_Init+0x250>)
 8001baa:	f002 ffd7 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin;
 8001bae:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 8001bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bc0:	f107 031c 	add.w	r3, r7, #28
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	482a      	ldr	r0, [pc, #168]	; (8001c70 <MX_GPIO_Init+0x254>)
 8001bc8:	f002 ffc8 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CLK_Pin|CUI_SPI2_MISO_Pin|CUI_SPI2_MOSI_Pin;
 8001bcc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bde:	2305      	movs	r3, #5
 8001be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be2:	f107 031c 	add.w	r3, r7, #28
 8001be6:	4619      	mov	r1, r3
 8001be8:	4820      	ldr	r0, [pc, #128]	; (8001c6c <MX_GPIO_Init+0x250>)
 8001bea:	f002 ffb7 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001bee:	f64e 4308 	movw	r3, #60424	; 0xec08
 8001bf2:	61fb      	str	r3, [r7, #28]
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c00:	f107 031c 	add.w	r3, r7, #28
 8001c04:	4619      	mov	r1, r3
 8001c06:	481b      	ldr	r0, [pc, #108]	; (8001c74 <MX_GPIO_Init+0x258>)
 8001c08:	f002 ffa8 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HubM_IO_ALM_Pin;
 8001c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c12:	2300      	movs	r3, #0
 8001c14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(HubM_IO_ALM_GPIO_Port, &GPIO_InitStruct);
 8001c1a:	f107 031c 	add.w	r3, r7, #28
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4814      	ldr	r0, [pc, #80]	; (8001c74 <MX_GPIO_Init+0x258>)
 8001c22:	f002 ff9b 	bl	8004b5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c26:	2320      	movs	r3, #32
 8001c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c32:	2303      	movs	r3, #3
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001c36:	2309      	movs	r3, #9
 8001c38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3a:	f107 031c 	add.w	r3, r7, #28
 8001c3e:	4619      	mov	r1, r3
 8001c40:	480a      	ldr	r0, [pc, #40]	; (8001c6c <MX_GPIO_Init+0x250>)
 8001c42:	f002 ff8b 	bl	8004b5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2100      	movs	r1, #0
 8001c4a:	2017      	movs	r0, #23
 8001c4c:	f002 fab6 	bl	80041bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c50:	2017      	movs	r0, #23
 8001c52:	f002 fadf 	bl	8004214 <HAL_NVIC_EnableIRQ>

}
 8001c56:	bf00      	nop
 8001c58:	3730      	adds	r7, #48	; 0x30
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40020800 	.word	0x40020800
 8001c68:	40020000 	.word	0x40020000
 8001c6c:	40020400 	.word	0x40020400
 8001c70:	40021000 	.word	0x40021000
 8001c74:	40020c00 	.word	0x40020c00
 8001c78:	10210000 	.word	0x10210000

08001c7c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001c80:	4b1b      	ldr	r3, [pc, #108]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c82:	4a1c      	ldr	r2, [pc, #112]	; (8001cf4 <MX_I2C1_Init+0x78>)
 8001c84:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001c86:	4b1a      	ldr	r3, [pc, #104]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c88:	4a1b      	ldr	r2, [pc, #108]	; (8001cf8 <MX_I2C1_Init+0x7c>)
 8001c8a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c8c:	4b18      	ldr	r3, [pc, #96]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c92:	4b17      	ldr	r3, [pc, #92]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c98:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001c9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c9e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ca0:	4b13      	ldr	r3, [pc, #76]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ca6:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cac:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cb2:	4b0f      	ldr	r3, [pc, #60]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cb8:	480d      	ldr	r0, [pc, #52]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001cba:	f003 faeb 	bl	8005294 <HAL_I2C_Init>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001cc4:	f000 fb44 	bl	8002350 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4809      	ldr	r0, [pc, #36]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001ccc:	f003 fcae 	bl	800562c <HAL_I2CEx_ConfigAnalogFilter>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001cd6:	f000 fb3b 	bl	8002350 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4804      	ldr	r0, [pc, #16]	; (8001cf0 <MX_I2C1_Init+0x74>)
 8001cde:	f003 fd05 	bl	80056ec <HAL_I2CEx_ConfigDigitalFilter>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001ce8:	f000 fb32 	bl	8002350 <Error_Handler>
  }

}
 8001cec:	bf00      	nop
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	200002e4 	.word	0x200002e4
 8001cf4:	40005400 	.word	0x40005400
 8001cf8:	00061a80 	.word	0x00061a80

08001cfc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08a      	sub	sp, #40	; 0x28
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 0314 	add.w	r3, r7, #20
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a19      	ldr	r2, [pc, #100]	; (8001d80 <HAL_I2C_MspInit+0x84>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d12c      	bne.n	8001d78 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <HAL_I2C_MspInit+0x88>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	4a17      	ldr	r2, [pc, #92]	; (8001d84 <HAL_I2C_MspInit+0x88>)
 8001d28:	f043 0302 	orr.w	r3, r3, #2
 8001d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2e:	4b15      	ldr	r3, [pc, #84]	; (8001d84 <HAL_I2C_MspInit+0x88>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_I2C1_SCL_Pin|IMU_I2C1_SDA_Pin;
 8001d3a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d40:	2312      	movs	r3, #18
 8001d42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d44:	2301      	movs	r3, #1
 8001d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d4c:	2304      	movs	r3, #4
 8001d4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	4619      	mov	r1, r3
 8001d56:	480c      	ldr	r0, [pc, #48]	; (8001d88 <HAL_I2C_MspInit+0x8c>)
 8001d58:	f002 ff00 	bl	8004b5c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <HAL_I2C_MspInit+0x88>)
 8001d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d64:	4a07      	ldr	r2, [pc, #28]	; (8001d84 <HAL_I2C_MspInit+0x88>)
 8001d66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d6a:	6413      	str	r3, [r2, #64]	; 0x40
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <HAL_I2C_MspInit+0x88>)
 8001d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001d78:	bf00      	nop
 8001d7a:	3728      	adds	r7, #40	; 0x28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40005400 	.word	0x40005400
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40020400 	.word	0x40020400

08001d8c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001d92:	f001 f83b 	bl	8002e0c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001d96:	f000 fa09 	bl	80021ac <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / FREQUENCY);
 8001d9a:	f004 fafd 	bl	8006398 <HAL_RCC_GetHCLKFreq>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	4ab5      	ldr	r2, [pc, #724]	; (8002078 <main+0x2ec>)
 8001da2:	fba2 2303 	umull	r2, r3, r2, r3
 8001da6:	099b      	lsrs	r3, r3, #6
 8001da8:	4618      	mov	r0, r3
 8001daa:	f002 fa4b 	bl	8004244 <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001dae:	2004      	movs	r0, #4
 8001db0:	f002 fa54 	bl	800425c <HAL_SYSTICK_CLKSourceConfig>
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001db4:	2200      	movs	r2, #0
 8001db6:	2100      	movs	r1, #0
 8001db8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001dbc:	f002 f9fe 	bl	80041bc <HAL_NVIC_SetPriority>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001dc0:	f7ff fe2c 	bl	8001a1c <MX_GPIO_Init>
	MX_DMA_Init();
 8001dc4:	f7ff fd3c 	bl	8001840 <MX_DMA_Init>
	MX_I2C1_Init();
 8001dc8:	f7ff ff58 	bl	8001c7c <MX_I2C1_Init>
	MX_TIM1_Init();
 8001dcc:	f000 fbda 	bl	8002584 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001dd0:	f000 fc78 	bl	80026c4 <MX_TIM2_Init>
	MX_USART3_UART_Init();
 8001dd4:	f000 ff22 	bl	8002c1c <MX_USART3_UART_Init>
	MX_TIM3_Init();
 8001dd8:	f000 fcee 	bl	80027b8 <MX_TIM3_Init>
	MX_TIM8_Init();
 8001ddc:	f000 fd6e 	bl	80028bc <MX_TIM8_Init>
	MX_CAN1_Init();
 8001de0:	f7ff fc76 	bl	80016d0 <MX_CAN1_Init>
	MX_SPI1_Init();
 8001de4:	f000 fac6 	bl	8002374 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	//Initialize hardware communication
//	joystick_Init();
//	ADC_Init();
//	ADC_DataRequest();
	ENCODER_Init();
 8001de8:	f7ff fd4a 	bl	8001880 <ENCODER_Init>
//	  DWT_Init();
//	while(MPU6050_Init(&hi2c1)==1);
	HAL_Delay(100);
 8001dec:	2064      	movs	r0, #100	; 0x64
 8001dee:	f001 f87f 	bl	8002ef0 <HAL_Delay>

	//Start base wheel pwm pin
	wheelSpeedControl_Init(&baseWheelSpeed, base_linSpeedLevel[base_speedLevel], base_angSpeedLevel[base_speedLevel]);
 8001df2:	4ba2      	ldr	r3, [pc, #648]	; (800207c <main+0x2f0>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4aa2      	ldr	r2, [pc, #648]	; (8002080 <main+0x2f4>)
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	edd3 7a00 	vldr	s15, [r3]
 8001e00:	4b9e      	ldr	r3, [pc, #632]	; (800207c <main+0x2f0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a9f      	ldr	r2, [pc, #636]	; (8002084 <main+0x2f8>)
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4413      	add	r3, r2
 8001e0a:	ed93 7a00 	vldr	s14, [r3]
 8001e0e:	eef0 0a47 	vmov.f32	s1, s14
 8001e12:	eeb0 0a67 	vmov.f32	s0, s15
 8001e16:	489c      	ldr	r0, [pc, #624]	; (8002088 <main+0x2fc>)
 8001e18:	f000 ffa4 	bl	8002d64 <wheelSpeedControl_Init>
	HAL_TIM_Base_Start(&MOTOR_TIM);
 8001e1c:	489b      	ldr	r0, [pc, #620]	; (800208c <main+0x300>)
 8001e1e:	f005 f8b9 	bl	8006f94 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_1);
 8001e22:	2100      	movs	r1, #0
 8001e24:	4899      	ldr	r0, [pc, #612]	; (800208c <main+0x300>)
 8001e26:	f005 fa15 	bl	8007254 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_2);
 8001e2a:	2104      	movs	r1, #4
 8001e2c:	4897      	ldr	r0, [pc, #604]	; (800208c <main+0x300>)
 8001e2e:	f005 fa11 	bl	8007254 <HAL_TIM_PWM_Start>
	MOTOR_TIM.Instance->RIGHT_MOTOR_CHANNEL = 1500;
 8001e32:	4b96      	ldr	r3, [pc, #600]	; (800208c <main+0x300>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001e3a:	635a      	str	r2, [r3, #52]	; 0x34
	MOTOR_TIM.Instance->LEFT_MOTOR_CHANNEL = 1500;
 8001e3c:	4b93      	ldr	r3, [pc, #588]	; (800208c <main+0x300>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001e44:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(100);
 8001e46:	2064      	movs	r0, #100	; 0x64
 8001e48:	f001 f852 	bl	8002ef0 <HAL_Delay>

//	//Initialize rear and back motor
	bd25l_Init(&rearMotor);
 8001e4c:	4890      	ldr	r0, [pc, #576]	; (8002090 <main+0x304>)
 8001e4e:	f7ff fa8d 	bl	800136c <bd25l_Init>
	bd25l_Init(&backMotor);
 8001e52:	4890      	ldr	r0, [pc, #576]	; (8002094 <main+0x308>)
 8001e54:	f7ff fa8a 	bl	800136c <bd25l_Init>
	runMotor(&rearMotor, 0);
 8001e58:	ed9f 0a8f 	vldr	s0, [pc, #572]	; 8002098 <main+0x30c>
 8001e5c:	488c      	ldr	r0, [pc, #560]	; (8002090 <main+0x304>)
 8001e5e:	f7ff fb87 	bl	8001570 <runMotor>
	runMotor(&backMotor, 0);
 8001e62:	ed9f 0a8d 	vldr	s0, [pc, #564]	; 8002098 <main+0x30c>
 8001e66:	488b      	ldr	r0, [pc, #556]	; (8002094 <main+0x308>)
 8001e68:	f7ff fb82 	bl	8001570 <runMotor>
	emBrakeMotor(1);
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	f7ff fa9f 	bl	80013b0 <emBrakeMotor>
//	hubMotor_Init();
//	wheelSpeedControl_Init(&climbWheelSpeed, climb_linSpeedLevel[climb_speedLevel], climb_angSpeedLevel[climb_speedLevel]);

	//Initialize balance controller
	// Prepare PID controller for operation
	balance_pid = pid_create(&balance_ctrl, &balance_input, &balance_output, &balance_setpoint, balance_kp, balance_ki, balance_kd);
 8001e72:	4b8a      	ldr	r3, [pc, #552]	; (800209c <main+0x310>)
 8001e74:	edd3 7a00 	vldr	s15, [r3]
 8001e78:	4b89      	ldr	r3, [pc, #548]	; (80020a0 <main+0x314>)
 8001e7a:	ed93 7a00 	vldr	s14, [r3]
 8001e7e:	4b89      	ldr	r3, [pc, #548]	; (80020a4 <main+0x318>)
 8001e80:	edd3 6a00 	vldr	s13, [r3]
 8001e84:	eeb0 1a66 	vmov.f32	s2, s13
 8001e88:	eef0 0a47 	vmov.f32	s1, s14
 8001e8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e90:	4b85      	ldr	r3, [pc, #532]	; (80020a8 <main+0x31c>)
 8001e92:	4a86      	ldr	r2, [pc, #536]	; (80020ac <main+0x320>)
 8001e94:	4986      	ldr	r1, [pc, #536]	; (80020b0 <main+0x324>)
 8001e96:	4887      	ldr	r0, [pc, #540]	; (80020b4 <main+0x328>)
 8001e98:	f7fe ffc4 	bl	8000e24 <pid_create>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	4a86      	ldr	r2, [pc, #536]	; (80020b8 <main+0x32c>)
 8001ea0:	6013      	str	r3, [r2, #0]
	// Set controler output limits from 0 to 200
	pid_limits(balance_pid, -30, 30);
 8001ea2:	4b85      	ldr	r3, [pc, #532]	; (80020b8 <main+0x32c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	eef3 0a0e 	vmov.f32	s1, #62	; 0x41f00000  30.0
 8001eaa:	eebb 0a0e 	vmov.f32	s0, #190	; 0xc1f00000 -30.0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff f944 	bl	800113c <pid_limits>
	//Sample time is 1ms
	pid_sample(balance_pid, 1);
 8001eb4:	4b80      	ldr	r3, [pc, #512]	; (80020b8 <main+0x32c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2101      	movs	r1, #1
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff f90a 	bl	80010d4 <pid_sample>
	// Allow PID to compute and change output
	pid_auto(balance_pid);
 8001ec0:	4b7d      	ldr	r3, [pc, #500]	; (80020b8 <main+0x32c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff f99e 	bl	8001206 <pid_auto>

	//Initialize climbing up controller
	// Prepare PID controller for operation
	climbUp_pid = pid_create(&climbUp_ctrl, &climbUp_input, &climbUp_output, &climbUp_setpoint, climbUp_kp, climbUp_ki, climbUp_kd);
 8001eca:	4b7c      	ldr	r3, [pc, #496]	; (80020bc <main+0x330>)
 8001ecc:	edd3 7a00 	vldr	s15, [r3]
 8001ed0:	4b7b      	ldr	r3, [pc, #492]	; (80020c0 <main+0x334>)
 8001ed2:	ed93 7a00 	vldr	s14, [r3]
 8001ed6:	4b7b      	ldr	r3, [pc, #492]	; (80020c4 <main+0x338>)
 8001ed8:	edd3 6a00 	vldr	s13, [r3]
 8001edc:	eeb0 1a66 	vmov.f32	s2, s13
 8001ee0:	eef0 0a47 	vmov.f32	s1, s14
 8001ee4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ee8:	4b77      	ldr	r3, [pc, #476]	; (80020c8 <main+0x33c>)
 8001eea:	4a78      	ldr	r2, [pc, #480]	; (80020cc <main+0x340>)
 8001eec:	4978      	ldr	r1, [pc, #480]	; (80020d0 <main+0x344>)
 8001eee:	4879      	ldr	r0, [pc, #484]	; (80020d4 <main+0x348>)
 8001ef0:	f7fe ff98 	bl	8000e24 <pid_create>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	4a78      	ldr	r2, [pc, #480]	; (80020d8 <main+0x34c>)
 8001ef8:	6013      	str	r3, [r2, #0]
	// Set controler output limits from 0 to 200
	pid_limits(climbUp_pid, -50, 50);
 8001efa:	4b77      	ldr	r3, [pc, #476]	; (80020d8 <main+0x34c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	eddf 0a77 	vldr	s1, [pc, #476]	; 80020dc <main+0x350>
 8001f02:	ed9f 0a77 	vldr	s0, [pc, #476]	; 80020e0 <main+0x354>
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff f918 	bl	800113c <pid_limits>
	//Sample time is 1ms
	pid_sample(climbUp_pid, 1);
 8001f0c:	4b72      	ldr	r3, [pc, #456]	; (80020d8 <main+0x34c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2101      	movs	r1, #1
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff f8de 	bl	80010d4 <pid_sample>
	// Allow PID to compute and change output
	pid_auto(climbUp_pid);
 8001f18:	4b6f      	ldr	r3, [pc, #444]	; (80020d8 <main+0x34c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff f972 	bl	8001206 <pid_auto>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint32_t prev_time = HAL_GetTick();
 8001f22:	f000 ffd9 	bl	8002ed8 <HAL_GetTick>
 8001f26:	60f8      	str	r0, [r7, #12]


	HAL_Delay(500);
 8001f28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f2c:	f000 ffe0 	bl	8002ef0 <HAL_Delay>
	ENCODER_Get_Angle(&encoderLeft);
 8001f30:	486c      	ldr	r0, [pc, #432]	; (80020e4 <main+0x358>)
 8001f32:	f7ff fd36 	bl	80019a2 <ENCODER_Get_Angle>
	ENCODER_Get_Angle(&encoderRight);
 8001f36:	486c      	ldr	r0, [pc, #432]	; (80020e8 <main+0x35c>)
 8001f38:	f7ff fd33 	bl	80019a2 <ENCODER_Get_Angle>
	HAL_Delay(500);
 8001f3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f40:	f000 ffd6 	bl	8002ef0 <HAL_Delay>
	//debug variable
	uint32_t debug_prev_time = HAL_GetTick();
 8001f44:	f000 ffc8 	bl	8002ed8 <HAL_GetTick>
 8001f48:	60b8      	str	r0, [r7, #8]
	uint8_t led_status = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	71fb      	strb	r3, [r7, #7]
	//  float speed = 0;
	while (1)
	{
		//Code to debug with blinking LED
		if (HAL_GetTick() - debug_prev_time >= 1000){
 8001f4e:	f000 ffc3 	bl	8002ed8 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f5c:	d317      	bcc.n	8001f8e <main+0x202>
			if (led_status == 0){
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d107      	bne.n	8001f74 <main+0x1e8>
				//	      count++;
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001f64:	2201      	movs	r2, #1
 8001f66:	2108      	movs	r1, #8
 8001f68:	4860      	ldr	r0, [pc, #384]	; (80020ec <main+0x360>)
 8001f6a:	f003 f949 	bl	8005200 <HAL_GPIO_WritePin>
				led_status = 1;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	71fb      	strb	r3, [r7, #7]
 8001f72:	e009      	b.n	8001f88 <main+0x1fc>
			}
			else if (led_status == 1){
 8001f74:	79fb      	ldrb	r3, [r7, #7]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d106      	bne.n	8001f88 <main+0x1fc>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2108      	movs	r1, #8
 8001f7e:	485b      	ldr	r0, [pc, #364]	; (80020ec <main+0x360>)
 8001f80:	f003 f93e 	bl	8005200 <HAL_GPIO_WritePin>
				led_status = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	71fb      	strb	r3, [r7, #7]
			}
			debug_prev_time = HAL_GetTick();
 8001f88:	f000 ffa6 	bl	8002ed8 <HAL_GetTick>
 8001f8c:	60b8      	str	r0, [r7, #8]

		//      runMotor(&backMotor, speed++, 1);
//		ENCODER_Get_Angle(&encoderLeft);
//		ENCODER_Get_Angle(&encoderRight);
		//Loop should execute once every 1 tick
		if(HAL_GetTick() - prev_time >= 1)
 8001f8e:	f000 ffa3 	bl	8002ed8 <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d0d9      	beq.n	8001f4e <main+0x1c2>
		{
			//	ADC_DataRequest();
					ENCODER_Get_Angle(&encoderLeft);
 8001f9a:	4852      	ldr	r0, [pc, #328]	; (80020e4 <main+0x358>)
 8001f9c:	f7ff fd01 	bl	80019a2 <ENCODER_Get_Angle>
					ENCODER_Get_Angle(&encoderRight);
 8001fa0:	4851      	ldr	r0, [pc, #324]	; (80020e8 <main+0x35c>)
 8001fa2:	f7ff fcfe 	bl	80019a2 <ENCODER_Get_Angle>

			//Get kamlan filtered angle from MPU6050
			//	MPU6050_Read_All(&hi2c1, &MPU6050);
			GPIO_Digital_Filtered_Input(&button1, 30);
 8001fa6:	211e      	movs	r1, #30
 8001fa8:	4851      	ldr	r0, [pc, #324]	; (80020f0 <main+0x364>)
 8001faa:	f7ff fb58 	bl	800165e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button2, 30);
 8001fae:	211e      	movs	r1, #30
 8001fb0:	4850      	ldr	r0, [pc, #320]	; (80020f4 <main+0x368>)
 8001fb2:	f7ff fb54 	bl	800165e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button3, 30);
 8001fb6:	211e      	movs	r1, #30
 8001fb8:	484f      	ldr	r0, [pc, #316]	; (80020f8 <main+0x36c>)
 8001fba:	f7ff fb50 	bl	800165e <GPIO_Digital_Filtered_Input>

			GPIO_Digital_Filtered_Input(&rearLS1, 5);
 8001fbe:	2105      	movs	r1, #5
 8001fc0:	484e      	ldr	r0, [pc, #312]	; (80020fc <main+0x370>)
 8001fc2:	f7ff fb4c 	bl	800165e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&rearLS2, 5);
 8001fc6:	2105      	movs	r1, #5
 8001fc8:	484d      	ldr	r0, [pc, #308]	; (8002100 <main+0x374>)
 8001fca:	f7ff fb48 	bl	800165e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS1, 5);
 8001fce:	2105      	movs	r1, #5
 8001fd0:	484c      	ldr	r0, [pc, #304]	; (8002104 <main+0x378>)
 8001fd2:	f7ff fb44 	bl	800165e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS2, 5);
 8001fd6:	2105      	movs	r1, #5
 8001fd8:	484b      	ldr	r0, [pc, #300]	; (8002108 <main+0x37c>)
 8001fda:	f7ff fb40 	bl	800165e <GPIO_Digital_Filtered_Input>
			//---------------------------------------------------------------------------------------------------
			//Testing Climbing Balance Control
			//---------------------------------------------------------------------------------------------------


			if(button2.state == GPIO_PIN_SET){
 8001fde:	4b45      	ldr	r3, [pc, #276]	; (80020f4 <main+0x368>)
 8001fe0:	7a1b      	ldrb	r3, [r3, #8]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d10e      	bne.n	8002004 <main+0x278>
				if (state == TEST) state = NORMAL;
 8001fe6:	4b49      	ldr	r3, [pc, #292]	; (800210c <main+0x380>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d103      	bne.n	8001ff6 <main+0x26a>
 8001fee:	4b47      	ldr	r3, [pc, #284]	; (800210c <main+0x380>)
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	701a      	strb	r2, [r3, #0]
 8001ff4:	e006      	b.n	8002004 <main+0x278>
				else if (state == NORMAL) state = TEST;
 8001ff6:	4b45      	ldr	r3, [pc, #276]	; (800210c <main+0x380>)
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d102      	bne.n	8002004 <main+0x278>
 8001ffe:	4b43      	ldr	r3, [pc, #268]	; (800210c <main+0x380>)
 8002000:	2200      	movs	r2, #0
 8002002:	701a      	strb	r2, [r3, #0]
			}
//			 && fabs(MAX_FRONT_CLIMBING_ENC - encoderRight.encoder_pos) > 30
			if (state == TEST){
 8002004:	4b41      	ldr	r3, [pc, #260]	; (800210c <main+0x380>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	f040 8089 	bne.w	8002120 <main+0x394>
				if (pid_need_compute(climbUp_pid) && fabs(MAX_FRONT_CLIMBING_ENC - encoderRight.encoder_pos) > 10
 800200e:	4b32      	ldr	r3, [pc, #200]	; (80020d8 <main+0x34c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f7fe ff48 	bl	8000ea8 <pid_need_compute>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d07c      	beq.n	8002118 <main+0x38c>
 800201e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002022:	4b31      	ldr	r3, [pc, #196]	; (80020e8 <main+0x35c>)
 8002024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b0a      	cmp	r3, #10
 800202a:	d975      	bls.n	8002118 <main+0x38c>
						&& encoderRight.encoder_pos < MAX_FRONT_ALLOWABLE_ENC && encoderRight.encoder_pos > MIN_FRONT_ALLOWABLE_ENC){
 800202c:	4b2e      	ldr	r3, [pc, #184]	; (80020e8 <main+0x35c>)
 800202e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002030:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002034:	4293      	cmp	r3, r2
 8002036:	d26f      	bcs.n	8002118 <main+0x38c>
 8002038:	4b2b      	ldr	r3, [pc, #172]	; (80020e8 <main+0x35c>)
 800203a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203c:	220a      	movs	r2, #10
 800203e:	4293      	cmp	r3, r2
 8002040:	d96a      	bls.n	8002118 <main+0x38c>
					// Read process feedback
					climbUp_setpoint = MAX_FRONT_CLIMBING_ENC;
 8002042:	eddf 7a33 	vldr	s15, [pc, #204]	; 8002110 <main+0x384>
 8002046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800204a:	4b1f      	ldr	r3, [pc, #124]	; (80020c8 <main+0x33c>)
 800204c:	edc3 7a00 	vstr	s15, [r3]
					climbUp_input = encoderRight.encoder_pos;
 8002050:	4b25      	ldr	r3, [pc, #148]	; (80020e8 <main+0x35c>)
 8002052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002054:	ee07 3a90 	vmov	s15, r3
 8002058:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800205c:	4b1c      	ldr	r3, [pc, #112]	; (80020d0 <main+0x344>)
 800205e:	edc3 7a00 	vstr	s15, [r3]
					// Compute new PID output value
					pid_compute(climbUp_pid);
 8002062:	4b1d      	ldr	r3, [pc, #116]	; (80020d8 <main+0x34c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe ff33 	bl	8000ed2 <pid_compute>
					//Change actuator value
					speed[FRONT_INDEX] = climbUp_output;
 800206c:	4b17      	ldr	r3, [pc, #92]	; (80020cc <main+0x340>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a28      	ldr	r2, [pc, #160]	; (8002114 <main+0x388>)
 8002072:	6013      	str	r3, [r2, #0]
 8002074:	e054      	b.n	8002120 <main+0x394>
 8002076:	bf00      	nop
 8002078:	10624dd3 	.word	0x10624dd3
 800207c:	20000098 	.word	0x20000098
 8002080:	08009e18 	.word	0x08009e18
 8002084:	08009e24 	.word	0x08009e24
 8002088:	20000068 	.word	0x20000068
 800208c:	20000484 	.word	0x20000484
 8002090:	20000000 	.word	0x20000000
 8002094:	20000034 	.word	0x20000034
 8002098:	00000000 	.word	0x00000000
 800209c:	2000010c 	.word	0x2000010c
 80020a0:	20000110 	.word	0x20000110
 80020a4:	20000114 	.word	0x20000114
 80020a8:	20000168 	.word	0x20000168
 80020ac:	20000164 	.word	0x20000164
 80020b0:	20000160 	.word	0x20000160
 80020b4:	200003f4 	.word	0x200003f4
 80020b8:	200003a8 	.word	0x200003a8
 80020bc:	20000118 	.word	0x20000118
 80020c0:	2000011c 	.word	0x2000011c
 80020c4:	20000120 	.word	0x20000120
 80020c8:	20000174 	.word	0x20000174
 80020cc:	20000170 	.word	0x20000170
 80020d0:	2000016c 	.word	0x2000016c
 80020d4:	200003c0 	.word	0x200003c0
 80020d8:	200003bc 	.word	0x200003bc
 80020dc:	42480000 	.word	0x42480000
 80020e0:	c2480000 	.word	0xc2480000
 80020e4:	20000214 	.word	0x20000214
 80020e8:	20000290 	.word	0x20000290
 80020ec:	40020400 	.word	0x40020400
 80020f0:	200000dc 	.word	0x200000dc
 80020f4:	200000ec 	.word	0x200000ec
 80020f8:	200000fc 	.word	0x200000fc
 80020fc:	2000009c 	.word	0x2000009c
 8002100:	200000ac 	.word	0x200000ac
 8002104:	200000bc 	.word	0x200000bc
 8002108:	200000cc 	.word	0x200000cc
 800210c:	20000124 	.word	0x20000124
 8002110:	00000800 	.word	0x00000800
 8002114:	20000158 	.word	0x20000158
				}
				else speed[FRONT_INDEX] = 0;
 8002118:	4b1c      	ldr	r3, [pc, #112]	; (800218c <main+0x400>)
 800211a:	f04f 0200 	mov.w	r2, #0
 800211e:	601a      	str	r2, [r3, #0]

			}

			if (state == NORMAL){
 8002120:	4b1b      	ldr	r3, [pc, #108]	; (8002190 <main+0x404>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d124      	bne.n	8002172 <main+0x3e6>
				if (button1.state == GPIO_PIN_SET && button3.state == GPIO_PIN_RESET)
 8002128:	4b1a      	ldr	r3, [pc, #104]	; (8002194 <main+0x408>)
 800212a:	7a1b      	ldrb	r3, [r3, #8]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d107      	bne.n	8002140 <main+0x3b4>
 8002130:	4b19      	ldr	r3, [pc, #100]	; (8002198 <main+0x40c>)
 8002132:	7a1b      	ldrb	r3, [r3, #8]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d103      	bne.n	8002140 <main+0x3b4>
					speed[FRONT_INDEX] = 30;
 8002138:	4b14      	ldr	r3, [pc, #80]	; (800218c <main+0x400>)
 800213a:	4a18      	ldr	r2, [pc, #96]	; (800219c <main+0x410>)
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	e013      	b.n	8002168 <main+0x3dc>
				else if(button1.state == GPIO_PIN_SET && button3.state == GPIO_PIN_SET)
 8002140:	4b14      	ldr	r3, [pc, #80]	; (8002194 <main+0x408>)
 8002142:	7a1b      	ldrb	r3, [r3, #8]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d107      	bne.n	8002158 <main+0x3cc>
 8002148:	4b13      	ldr	r3, [pc, #76]	; (8002198 <main+0x40c>)
 800214a:	7a1b      	ldrb	r3, [r3, #8]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d103      	bne.n	8002158 <main+0x3cc>
					speed[FRONT_INDEX] = -30;
 8002150:	4b0e      	ldr	r3, [pc, #56]	; (800218c <main+0x400>)
 8002152:	4a13      	ldr	r2, [pc, #76]	; (80021a0 <main+0x414>)
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	e007      	b.n	8002168 <main+0x3dc>
				else if (button1.state == GPIO_PIN_RESET)
 8002158:	4b0e      	ldr	r3, [pc, #56]	; (8002194 <main+0x408>)
 800215a:	7a1b      	ldrb	r3, [r3, #8]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d103      	bne.n	8002168 <main+0x3dc>
					speed[FRONT_INDEX] = 0;
 8002160:	4b0a      	ldr	r3, [pc, #40]	; (800218c <main+0x400>)
 8002162:	f04f 0200 	mov.w	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
				pid_reset(climbUp_pid);
 8002168:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <main+0x418>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff f8c3 	bl	80012f8 <pid_reset>
			}
			runMotor(&rearMotor, speed[FRONT_INDEX]);
 8002172:	4b06      	ldr	r3, [pc, #24]	; (800218c <main+0x400>)
 8002174:	edd3 7a00 	vldr	s15, [r3]
 8002178:	eeb0 0a67 	vmov.f32	s0, s15
 800217c:	480a      	ldr	r0, [pc, #40]	; (80021a8 <main+0x41c>)
 800217e:	f7ff f9f7 	bl	8001570 <runMotor>
			//
			//	//Climbing phase start



			prev_time = HAL_GetTick();
 8002182:	f000 fea9 	bl	8002ed8 <HAL_GetTick>
 8002186:	60f8      	str	r0, [r7, #12]
		if (HAL_GetTick() - debug_prev_time >= 1000){
 8002188:	e6e1      	b.n	8001f4e <main+0x1c2>
 800218a:	bf00      	nop
 800218c:	20000158 	.word	0x20000158
 8002190:	20000124 	.word	0x20000124
 8002194:	200000dc 	.word	0x200000dc
 8002198:	200000fc 	.word	0x200000fc
 800219c:	41f00000 	.word	0x41f00000
 80021a0:	c1f00000 	.word	0xc1f00000
 80021a4:	200003bc 	.word	0x200003bc
 80021a8:	20000000 	.word	0x20000000

080021ac <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b094      	sub	sp, #80	; 0x50
 80021b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021b2:	f107 0320 	add.w	r3, r7, #32
 80021b6:	2230      	movs	r2, #48	; 0x30
 80021b8:	2100      	movs	r1, #0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f007 fcda 	bl	8009b74 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021c0:	f107 030c 	add.w	r3, r7, #12
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80021d0:	2300      	movs	r3, #0
 80021d2:	60bb      	str	r3, [r7, #8]
 80021d4:	4b2b      	ldr	r3, [pc, #172]	; (8002284 <SystemClock_Config+0xd8>)
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	4a2a      	ldr	r2, [pc, #168]	; (8002284 <SystemClock_Config+0xd8>)
 80021da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021de:	6413      	str	r3, [r2, #64]	; 0x40
 80021e0:	4b28      	ldr	r3, [pc, #160]	; (8002284 <SystemClock_Config+0xd8>)
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021ec:	2300      	movs	r3, #0
 80021ee:	607b      	str	r3, [r7, #4]
 80021f0:	4b25      	ldr	r3, [pc, #148]	; (8002288 <SystemClock_Config+0xdc>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a24      	ldr	r2, [pc, #144]	; (8002288 <SystemClock_Config+0xdc>)
 80021f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021fa:	6013      	str	r3, [r2, #0]
 80021fc:	4b22      	ldr	r3, [pc, #136]	; (8002288 <SystemClock_Config+0xdc>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002204:	607b      	str	r3, [r7, #4]
 8002206:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002208:	2301      	movs	r3, #1
 800220a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800220c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002212:	2302      	movs	r3, #2
 8002214:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002216:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800221a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800221c:	2308      	movs	r3, #8
 800221e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8002220:	23b4      	movs	r3, #180	; 0xb4
 8002222:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002224:	2302      	movs	r3, #2
 8002226:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002228:	2304      	movs	r3, #4
 800222a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800222c:	f107 0320 	add.w	r3, r7, #32
 8002230:	4618      	mov	r0, r3
 8002232:	f003 fb0b 	bl	800584c <HAL_RCC_OscConfig>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <SystemClock_Config+0x94>
	{
		Error_Handler();
 800223c:	f000 f888 	bl	8002350 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002240:	f003 fab4 	bl	80057ac <HAL_PWREx_EnableOverDrive>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <SystemClock_Config+0xa2>
	{
		Error_Handler();
 800224a:	f000 f881 	bl	8002350 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800224e:	230f      	movs	r3, #15
 8002250:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002252:	2302      	movs	r3, #2
 8002254:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800225a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800225e:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002264:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002266:	f107 030c 	add.w	r3, r7, #12
 800226a:	2105      	movs	r1, #5
 800226c:	4618      	mov	r0, r3
 800226e:	f003 fe0d 	bl	8005e8c <HAL_RCC_ClockConfig>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <SystemClock_Config+0xd0>
	{
		Error_Handler();
 8002278:	f000 f86a 	bl	8002350 <Error_Handler>
	}
}
 800227c:	bf00      	nop
 800227e:	3750      	adds	r7, #80	; 0x50
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40023800 	.word	0x40023800
 8002288:	40007000 	.word	0x40007000

0800228c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 8002296:	88fb      	ldrh	r3, [r7, #6]
 8002298:	2b80      	cmp	r3, #128	; 0x80
 800229a:	d11c      	bne.n	80022d6 <HAL_GPIO_EXTI_Callback+0x4a>
	case AD_BUSY_Pin:{
		if (HAL_GetTick()-prev_adc_time > 1){
 800229c:	f000 fe1c 	bl	8002ed8 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <HAL_GPIO_EXTI_Callback+0x58>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d916      	bls.n	80022da <HAL_GPIO_EXTI_Callback+0x4e>
			ADC_Read(&adc_rawData[0]);
 80022ac:	480e      	ldr	r0, [pc, #56]	; (80022e8 <HAL_GPIO_EXTI_Callback+0x5c>)
 80022ae:	f7ff f841 	bl	8001334 <ADC_Read>
			tempJoyRawDataX = adc_rawData[0];
 80022b2:	4b0d      	ldr	r3, [pc, #52]	; (80022e8 <HAL_GPIO_EXTI_Callback+0x5c>)
 80022b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022b8:	461a      	mov	r2, r3
 80022ba:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <HAL_GPIO_EXTI_Callback+0x60>)
 80022bc:	601a      	str	r2, [r3, #0]
			tempJoyRawDataY = adc_rawData[1];
 80022be:	4b0a      	ldr	r3, [pc, #40]	; (80022e8 <HAL_GPIO_EXTI_Callback+0x5c>)
 80022c0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80022c4:	461a      	mov	r2, r3
 80022c6:	4b0a      	ldr	r3, [pc, #40]	; (80022f0 <HAL_GPIO_EXTI_Callback+0x64>)
 80022c8:	601a      	str	r2, [r3, #0]
			prev_adc_time = HAL_GetTick();
 80022ca:	f000 fe05 	bl	8002ed8 <HAL_GetTick>
 80022ce:	4603      	mov	r3, r0
 80022d0:	4a04      	ldr	r2, [pc, #16]	; (80022e4 <HAL_GPIO_EXTI_Callback+0x58>)
 80022d2:	6013      	str	r3, [r2, #0]
		}
	}

	break;
 80022d4:	e001      	b.n	80022da <HAL_GPIO_EXTI_Callback+0x4e>
	default:
		break;
 80022d6:	bf00      	nop
 80022d8:	e000      	b.n	80022dc <HAL_GPIO_EXTI_Callback+0x50>
	break;
 80022da:	bf00      	nop
	}
}
 80022dc:	bf00      	nop
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000154 	.word	0x20000154
 80022e8:	200003ac 	.word	0x200003ac
 80022ec:	20000440 	.word	0x20000440
 80022f0:	20000338 	.word	0x20000338

080022f4 <HAL_CAN_RxFifo0MsgPendingCallback>:
	}

}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
	//Left Encoder Callback
	static CAN_RxHeaderTypeDef canRxHeader;
	uint8_t incoming[8];
	if (hcan == &hcan1)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a10      	ldr	r2, [pc, #64]	; (8002340 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d118      	bne.n	8002336 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
	{
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, incoming);
 8002304:	f107 0308 	add.w	r3, r7, #8
 8002308:	4a0e      	ldr	r2, [pc, #56]	; (8002344 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800230a:	2100      	movs	r1, #0
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f001 fae5 	bl	80038dc <HAL_CAN_GetRxMessage>
		if(incoming[1] == ENC_ADDR_LEFT){
 8002312:	7a7b      	ldrb	r3, [r7, #9]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d105      	bne.n	8002324 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
			ENCODER_Sort_Incoming(incoming, &encoderLeft);
 8002318:	f107 0308 	add.w	r3, r7, #8
 800231c:	490a      	ldr	r1, [pc, #40]	; (8002348 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800231e:	4618      	mov	r0, r3
 8002320:	f7ff fac6 	bl	80018b0 <ENCODER_Sort_Incoming>
//			ENCODER_Get_Angle(&encoderLeft);
		}
		if(incoming[1] == ENC_ADDR_RIGHT){
 8002324:	7a7b      	ldrb	r3, [r7, #9]
 8002326:	2b02      	cmp	r3, #2
 8002328:	d105      	bne.n	8002336 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
			ENCODER_Sort_Incoming(incoming, &encoderRight);
 800232a:	f107 0308 	add.w	r3, r7, #8
 800232e:	4907      	ldr	r1, [pc, #28]	; (800234c <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff fabd 	bl	80018b0 <ENCODER_Sort_Incoming>
//			ENCODER_Get_Angle(&encoderRight);
		}

	}

}
 8002336:	bf00      	nop
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	200001ec 	.word	0x200001ec
 8002344:	20000178 	.word	0x20000178
 8002348:	20000214 	.word	0x20000214
 800234c:	20000290 	.word	0x20000290

08002350 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8002354:	bf00      	nop
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr

0800235e <assert_failed>:
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
 8002366:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002378:	4b18      	ldr	r3, [pc, #96]	; (80023dc <MX_SPI1_Init+0x68>)
 800237a:	4a19      	ldr	r2, [pc, #100]	; (80023e0 <MX_SPI1_Init+0x6c>)
 800237c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800237e:	4b17      	ldr	r3, [pc, #92]	; (80023dc <MX_SPI1_Init+0x68>)
 8002380:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002384:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002386:	4b15      	ldr	r3, [pc, #84]	; (80023dc <MX_SPI1_Init+0x68>)
 8002388:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800238c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800238e:	4b13      	ldr	r3, [pc, #76]	; (80023dc <MX_SPI1_Init+0x68>)
 8002390:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002394:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002396:	4b11      	ldr	r3, [pc, #68]	; (80023dc <MX_SPI1_Init+0x68>)
 8002398:	2202      	movs	r2, #2
 800239a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800239c:	4b0f      	ldr	r3, [pc, #60]	; (80023dc <MX_SPI1_Init+0x68>)
 800239e:	2200      	movs	r2, #0
 80023a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023a2:	4b0e      	ldr	r3, [pc, #56]	; (80023dc <MX_SPI1_Init+0x68>)
 80023a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80023aa:	4b0c      	ldr	r3, [pc, #48]	; (80023dc <MX_SPI1_Init+0x68>)
 80023ac:	2228      	movs	r2, #40	; 0x28
 80023ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023b0:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <MX_SPI1_Init+0x68>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023b6:	4b09      	ldr	r3, [pc, #36]	; (80023dc <MX_SPI1_Init+0x68>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023bc:	4b07      	ldr	r3, [pc, #28]	; (80023dc <MX_SPI1_Init+0x68>)
 80023be:	2200      	movs	r2, #0
 80023c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80023c2:	4b06      	ldr	r3, [pc, #24]	; (80023dc <MX_SPI1_Init+0x68>)
 80023c4:	220a      	movs	r2, #10
 80023c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023c8:	4804      	ldr	r0, [pc, #16]	; (80023dc <MX_SPI1_Init+0x68>)
 80023ca:	f004 f819 	bl	8006400 <HAL_SPI_Init>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80023d4:	f7ff ffbc 	bl	8002350 <Error_Handler>
  }

}
 80023d8:	bf00      	nop
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20000194 	.word	0x20000194
 80023e0:	40013000 	.word	0x40013000

080023e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08a      	sub	sp, #40	; 0x28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a19      	ldr	r2, [pc, #100]	; (8002468 <HAL_SPI_MspInit+0x84>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d12b      	bne.n	800245e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]
 800240a:	4b18      	ldr	r3, [pc, #96]	; (800246c <HAL_SPI_MspInit+0x88>)
 800240c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240e:	4a17      	ldr	r2, [pc, #92]	; (800246c <HAL_SPI_MspInit+0x88>)
 8002410:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002414:	6453      	str	r3, [r2, #68]	; 0x44
 8002416:	4b15      	ldr	r3, [pc, #84]	; (800246c <HAL_SPI_MspInit+0x88>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
 8002426:	4b11      	ldr	r3, [pc, #68]	; (800246c <HAL_SPI_MspInit+0x88>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	4a10      	ldr	r2, [pc, #64]	; (800246c <HAL_SPI_MspInit+0x88>)
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	6313      	str	r3, [r2, #48]	; 0x30
 8002432:	4b0e      	ldr	r3, [pc, #56]	; (800246c <HAL_SPI_MspInit+0x88>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = AD_SPI1_CLK_Pin|AD_SPI1_MISO_Pin;
 800243e:	2360      	movs	r3, #96	; 0x60
 8002440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002442:	2302      	movs	r3, #2
 8002444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800244a:	2303      	movs	r3, #3
 800244c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800244e:	2305      	movs	r3, #5
 8002450:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002452:	f107 0314 	add.w	r3, r7, #20
 8002456:	4619      	mov	r1, r3
 8002458:	4805      	ldr	r0, [pc, #20]	; (8002470 <HAL_SPI_MspInit+0x8c>)
 800245a:	f002 fb7f 	bl	8004b5c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800245e:	bf00      	nop
 8002460:	3728      	adds	r7, #40	; 0x28
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40013000 	.word	0x40013000
 800246c:	40023800 	.word	0x40023800
 8002470:	40020000 	.word	0x40020000

08002474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	607b      	str	r3, [r7, #4]
 800247e:	4b10      	ldr	r3, [pc, #64]	; (80024c0 <HAL_MspInit+0x4c>)
 8002480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002482:	4a0f      	ldr	r2, [pc, #60]	; (80024c0 <HAL_MspInit+0x4c>)
 8002484:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002488:	6453      	str	r3, [r2, #68]	; 0x44
 800248a:	4b0d      	ldr	r3, [pc, #52]	; (80024c0 <HAL_MspInit+0x4c>)
 800248c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002492:	607b      	str	r3, [r7, #4]
 8002494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	603b      	str	r3, [r7, #0]
 800249a:	4b09      	ldr	r3, [pc, #36]	; (80024c0 <HAL_MspInit+0x4c>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249e:	4a08      	ldr	r2, [pc, #32]	; (80024c0 <HAL_MspInit+0x4c>)
 80024a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024a4:	6413      	str	r3, [r2, #64]	; 0x40
 80024a6:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <HAL_MspInit+0x4c>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ae:	603b      	str	r3, [r7, #0]
 80024b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024b2:	bf00      	nop
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	40023800 	.word	0x40023800

080024c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024d2:	b480      	push	{r7}
 80024d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024d6:	e7fe      	b.n	80024d6 <HardFault_Handler+0x4>

080024d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024dc:	e7fe      	b.n	80024dc <MemManage_Handler+0x4>

080024de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024de:	b480      	push	{r7}
 80024e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024e2:	e7fe      	b.n	80024e2 <BusFault_Handler+0x4>

080024e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e8:	e7fe      	b.n	80024e8 <UsageFault_Handler+0x4>

080024ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024ea:	b480      	push	{r7}
 80024ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024fc:	bf00      	nop
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002506:	b480      	push	{r7}
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002518:	f000 fcca 	bl	8002eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	bd80      	pop	{r7, pc}

08002520 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002524:	4802      	ldr	r0, [pc, #8]	; (8002530 <DMA1_Stream1_IRQHandler+0x10>)
 8002526:	f002 f8dd 	bl	80046e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20000544 	.word	0x20000544

08002534 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002538:	4802      	ldr	r0, [pc, #8]	; (8002544 <CAN1_RX0_IRQHandler+0x10>)
 800253a:	f001 fb1f 	bl	8003b7c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	200001ec 	.word	0x200001ec

08002548 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800254c:	2080      	movs	r0, #128	; 0x80
 800254e:	f002 fe89 	bl	8005264 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800255c:	4b08      	ldr	r3, [pc, #32]	; (8002580 <SystemInit+0x28>)
 800255e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002562:	4a07      	ldr	r2, [pc, #28]	; (8002580 <SystemInit+0x28>)
 8002564:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002568:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800256c:	4b04      	ldr	r3, [pc, #16]	; (8002580 <SystemInit+0x28>)
 800256e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002572:	609a      	str	r2, [r3, #8]
#endif
}
 8002574:	bf00      	nop
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	e000ed00 	.word	0xe000ed00

08002584 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b096      	sub	sp, #88	; 0x58
 8002588:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800258a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	605a      	str	r2, [r3, #4]
 8002594:	609a      	str	r2, [r3, #8]
 8002596:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002598:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025a6:	2200      	movs	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]
 80025aa:	605a      	str	r2, [r3, #4]
 80025ac:	609a      	str	r2, [r3, #8]
 80025ae:	60da      	str	r2, [r3, #12]
 80025b0:	611a      	str	r2, [r3, #16]
 80025b2:	615a      	str	r2, [r3, #20]
 80025b4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80025b6:	1d3b      	adds	r3, r7, #4
 80025b8:	2220      	movs	r2, #32
 80025ba:	2100      	movs	r1, #0
 80025bc:	4618      	mov	r0, r3
 80025be:	f007 fad9 	bl	8009b74 <memset>

  htim1.Instance = TIM1;
 80025c2:	4b3e      	ldr	r3, [pc, #248]	; (80026bc <MX_TIM1_Init+0x138>)
 80025c4:	4a3e      	ldr	r2, [pc, #248]	; (80026c0 <MX_TIM1_Init+0x13c>)
 80025c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 80025c8:	4b3c      	ldr	r3, [pc, #240]	; (80026bc <MX_TIM1_Init+0x138>)
 80025ca:	22b3      	movs	r2, #179	; 0xb3
 80025cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ce:	4b3b      	ldr	r3, [pc, #236]	; (80026bc <MX_TIM1_Init+0x138>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80025d4:	4b39      	ldr	r3, [pc, #228]	; (80026bc <MX_TIM1_Init+0x138>)
 80025d6:	2263      	movs	r2, #99	; 0x63
 80025d8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025da:	4b38      	ldr	r3, [pc, #224]	; (80026bc <MX_TIM1_Init+0x138>)
 80025dc:	2200      	movs	r2, #0
 80025de:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025e0:	4b36      	ldr	r3, [pc, #216]	; (80026bc <MX_TIM1_Init+0x138>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e6:	4b35      	ldr	r3, [pc, #212]	; (80026bc <MX_TIM1_Init+0x138>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80025ec:	4833      	ldr	r0, [pc, #204]	; (80026bc <MX_TIM1_Init+0x138>)
 80025ee:	f004 fc05 	bl	8006dfc <HAL_TIM_Base_Init>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80025f8:	f7ff feaa 	bl	8002350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002600:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002602:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002606:	4619      	mov	r1, r3
 8002608:	482c      	ldr	r0, [pc, #176]	; (80026bc <MX_TIM1_Init+0x138>)
 800260a:	f005 fb83 	bl	8007d14 <HAL_TIM_ConfigClockSource>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002614:	f7ff fe9c 	bl	8002350 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002618:	4828      	ldr	r0, [pc, #160]	; (80026bc <MX_TIM1_Init+0x138>)
 800261a:	f004 fd45 	bl	80070a8 <HAL_TIM_PWM_Init>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002624:	f7ff fe94 	bl	8002350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002628:	2300      	movs	r3, #0
 800262a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800262c:	2300      	movs	r3, #0
 800262e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002630:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002634:	4619      	mov	r1, r3
 8002636:	4821      	ldr	r0, [pc, #132]	; (80026bc <MX_TIM1_Init+0x138>)
 8002638:	f006 fc0a 	bl	8008e50 <HAL_TIMEx_MasterConfigSynchronization>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002642:	f7ff fe85 	bl	8002350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002646:	2360      	movs	r3, #96	; 0x60
 8002648:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800264a:	2300      	movs	r3, #0
 800264c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800264e:	2300      	movs	r3, #0
 8002650:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002652:	2300      	movs	r3, #0
 8002654:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002656:	2300      	movs	r3, #0
 8002658:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800265a:	2300      	movs	r3, #0
 800265c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800265e:	2300      	movs	r3, #0
 8002660:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002662:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002666:	2204      	movs	r2, #4
 8002668:	4619      	mov	r1, r3
 800266a:	4814      	ldr	r0, [pc, #80]	; (80026bc <MX_TIM1_Init+0x138>)
 800266c:	f005 f976 	bl	800795c <HAL_TIM_PWM_ConfigChannel>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8002676:	f7ff fe6b 	bl	8002350 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800267a:	2300      	movs	r3, #0
 800267c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800267e:	2300      	movs	r3, #0
 8002680:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800268e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002692:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002694:	2300      	movs	r3, #0
 8002696:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002698:	1d3b      	adds	r3, r7, #4
 800269a:	4619      	mov	r1, r3
 800269c:	4807      	ldr	r0, [pc, #28]	; (80026bc <MX_TIM1_Init+0x138>)
 800269e:	f006 fcb5 	bl	800900c <HAL_TIMEx_ConfigBreakDeadTime>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80026a8:	f7ff fe52 	bl	8002350 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80026ac:	4803      	ldr	r0, [pc, #12]	; (80026bc <MX_TIM1_Init+0x138>)
 80026ae:	f000 fa2b 	bl	8002b08 <HAL_TIM_MspPostInit>

}
 80026b2:	bf00      	nop
 80026b4:	3758      	adds	r7, #88	; 0x58
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	200004c4 	.word	0x200004c4
 80026c0:	40010000 	.word	0x40010000

080026c4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08a      	sub	sp, #40	; 0x28
 80026c8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ca:	f107 0318 	add.w	r3, r7, #24
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	609a      	str	r2, [r3, #8]
 80026d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026d8:	f107 0310 	add.w	r3, r7, #16
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80026e2:	463b      	mov	r3, r7
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	605a      	str	r2, [r3, #4]
 80026ea:	609a      	str	r2, [r3, #8]
 80026ec:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 80026ee:	4b31      	ldr	r3, [pc, #196]	; (80027b4 <MX_TIM2_Init+0xf0>)
 80026f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 80026f6:	4b2f      	ldr	r3, [pc, #188]	; (80027b4 <MX_TIM2_Init+0xf0>)
 80026f8:	22b3      	movs	r2, #179	; 0xb3
 80026fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026fc:	4b2d      	ldr	r3, [pc, #180]	; (80027b4 <MX_TIM2_Init+0xf0>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536-1;
 8002702:	4b2c      	ldr	r3, [pc, #176]	; (80027b4 <MX_TIM2_Init+0xf0>)
 8002704:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002708:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800270a:	4b2a      	ldr	r3, [pc, #168]	; (80027b4 <MX_TIM2_Init+0xf0>)
 800270c:	2200      	movs	r2, #0
 800270e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002710:	4b28      	ldr	r3, [pc, #160]	; (80027b4 <MX_TIM2_Init+0xf0>)
 8002712:	2200      	movs	r2, #0
 8002714:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002716:	4827      	ldr	r0, [pc, #156]	; (80027b4 <MX_TIM2_Init+0xf0>)
 8002718:	f004 fb70 	bl	8006dfc <HAL_TIM_Base_Init>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8002722:	f7ff fe15 	bl	8002350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002726:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800272a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800272c:	f107 0318 	add.w	r3, r7, #24
 8002730:	4619      	mov	r1, r3
 8002732:	4820      	ldr	r0, [pc, #128]	; (80027b4 <MX_TIM2_Init+0xf0>)
 8002734:	f005 faee 	bl	8007d14 <HAL_TIM_ConfigClockSource>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800273e:	f7ff fe07 	bl	8002350 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002742:	481c      	ldr	r0, [pc, #112]	; (80027b4 <MX_TIM2_Init+0xf0>)
 8002744:	f004 fe80 	bl	8007448 <HAL_TIM_IC_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800274e:	f7ff fdff 	bl	8002350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002752:	2300      	movs	r3, #0
 8002754:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002756:	2300      	movs	r3, #0
 8002758:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800275a:	f107 0310 	add.w	r3, r7, #16
 800275e:	4619      	mov	r1, r3
 8002760:	4814      	ldr	r0, [pc, #80]	; (80027b4 <MX_TIM2_Init+0xf0>)
 8002762:	f006 fb75 	bl	8008e50 <HAL_TIMEx_MasterConfigSynchronization>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800276c:	f7ff fdf0 	bl	8002350 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002770:	2300      	movs	r3, #0
 8002772:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002774:	2301      	movs	r3, #1
 8002776:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002778:	2300      	movs	r3, #0
 800277a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002780:	463b      	mov	r3, r7
 8002782:	2208      	movs	r2, #8
 8002784:	4619      	mov	r1, r3
 8002786:	480b      	ldr	r0, [pc, #44]	; (80027b4 <MX_TIM2_Init+0xf0>)
 8002788:	f004 ff34 	bl	80075f4 <HAL_TIM_IC_ConfigChannel>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8002792:	f7ff fddd 	bl	8002350 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002796:	463b      	mov	r3, r7
 8002798:	220c      	movs	r2, #12
 800279a:	4619      	mov	r1, r3
 800279c:	4805      	ldr	r0, [pc, #20]	; (80027b4 <MX_TIM2_Init+0xf0>)
 800279e:	f004 ff29 	bl	80075f4 <HAL_TIM_IC_ConfigChannel>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 80027a8:	f7ff fdd2 	bl	8002350 <Error_Handler>
  }

}
 80027ac:	bf00      	nop
 80027ae:	3728      	adds	r7, #40	; 0x28
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	20000504 	.word	0x20000504

080027b8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b08e      	sub	sp, #56	; 0x38
 80027bc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	605a      	str	r2, [r3, #4]
 80027c8:	609a      	str	r2, [r3, #8]
 80027ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027cc:	f107 0320 	add.w	r3, r7, #32
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027d6:	1d3b      	adds	r3, r7, #4
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	60da      	str	r2, [r3, #12]
 80027e2:	611a      	str	r2, [r3, #16]
 80027e4:	615a      	str	r2, [r3, #20]
 80027e6:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80027e8:	4b32      	ldr	r3, [pc, #200]	; (80028b4 <MX_TIM3_Init+0xfc>)
 80027ea:	4a33      	ldr	r2, [pc, #204]	; (80028b8 <MX_TIM3_Init+0x100>)
 80027ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 80027ee:	4b31      	ldr	r3, [pc, #196]	; (80028b4 <MX_TIM3_Init+0xfc>)
 80027f0:	2259      	movs	r2, #89	; 0x59
 80027f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f4:	4b2f      	ldr	r3, [pc, #188]	; (80028b4 <MX_TIM3_Init+0xfc>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 80027fa:	4b2e      	ldr	r3, [pc, #184]	; (80028b4 <MX_TIM3_Init+0xfc>)
 80027fc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002800:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002802:	4b2c      	ldr	r3, [pc, #176]	; (80028b4 <MX_TIM3_Init+0xfc>)
 8002804:	2200      	movs	r2, #0
 8002806:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002808:	4b2a      	ldr	r3, [pc, #168]	; (80028b4 <MX_TIM3_Init+0xfc>)
 800280a:	2200      	movs	r2, #0
 800280c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800280e:	4829      	ldr	r0, [pc, #164]	; (80028b4 <MX_TIM3_Init+0xfc>)
 8002810:	f004 faf4 	bl	8006dfc <HAL_TIM_Base_Init>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800281a:	f7ff fd99 	bl	8002350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800281e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002822:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002824:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002828:	4619      	mov	r1, r3
 800282a:	4822      	ldr	r0, [pc, #136]	; (80028b4 <MX_TIM3_Init+0xfc>)
 800282c:	f005 fa72 	bl	8007d14 <HAL_TIM_ConfigClockSource>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002836:	f7ff fd8b 	bl	8002350 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800283a:	481e      	ldr	r0, [pc, #120]	; (80028b4 <MX_TIM3_Init+0xfc>)
 800283c:	f004 fc34 	bl	80070a8 <HAL_TIM_PWM_Init>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002846:	f7ff fd83 	bl	8002350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800284a:	2300      	movs	r3, #0
 800284c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800284e:	2300      	movs	r3, #0
 8002850:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002852:	f107 0320 	add.w	r3, r7, #32
 8002856:	4619      	mov	r1, r3
 8002858:	4816      	ldr	r0, [pc, #88]	; (80028b4 <MX_TIM3_Init+0xfc>)
 800285a:	f006 faf9 	bl	8008e50 <HAL_TIMEx_MasterConfigSynchronization>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002864:	f7ff fd74 	bl	8002350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002868:	2360      	movs	r3, #96	; 0x60
 800286a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 800286c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002870:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002872:	2300      	movs	r3, #0
 8002874:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800287a:	1d3b      	adds	r3, r7, #4
 800287c:	2200      	movs	r2, #0
 800287e:	4619      	mov	r1, r3
 8002880:	480c      	ldr	r0, [pc, #48]	; (80028b4 <MX_TIM3_Init+0xfc>)
 8002882:	f005 f86b 	bl	800795c <HAL_TIM_PWM_ConfigChannel>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800288c:	f7ff fd60 	bl	8002350 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002890:	1d3b      	adds	r3, r7, #4
 8002892:	2204      	movs	r2, #4
 8002894:	4619      	mov	r1, r3
 8002896:	4807      	ldr	r0, [pc, #28]	; (80028b4 <MX_TIM3_Init+0xfc>)
 8002898:	f005 f860 	bl	800795c <HAL_TIM_PWM_ConfigChannel>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80028a2:	f7ff fd55 	bl	8002350 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80028a6:	4803      	ldr	r0, [pc, #12]	; (80028b4 <MX_TIM3_Init+0xfc>)
 80028a8:	f000 f92e 	bl	8002b08 <HAL_TIM_MspPostInit>

}
 80028ac:	bf00      	nop
 80028ae:	3738      	adds	r7, #56	; 0x38
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	20000484 	.word	0x20000484
 80028b8:	40000400 	.word	0x40000400

080028bc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b096      	sub	sp, #88	; 0x58
 80028c0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
 80028ca:	605a      	str	r2, [r3, #4]
 80028cc:	609a      	str	r2, [r3, #8]
 80028ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	605a      	str	r2, [r3, #4]
 80028e4:	609a      	str	r2, [r3, #8]
 80028e6:	60da      	str	r2, [r3, #12]
 80028e8:	611a      	str	r2, [r3, #16]
 80028ea:	615a      	str	r2, [r3, #20]
 80028ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028ee:	1d3b      	adds	r3, r7, #4
 80028f0:	2220      	movs	r2, #32
 80028f2:	2100      	movs	r1, #0
 80028f4:	4618      	mov	r0, r3
 80028f6:	f007 f93d 	bl	8009b74 <memset>

  htim8.Instance = TIM8;
 80028fa:	4b3d      	ldr	r3, [pc, #244]	; (80029f0 <MX_TIM8_Init+0x134>)
 80028fc:	4a3d      	ldr	r2, [pc, #244]	; (80029f4 <MX_TIM8_Init+0x138>)
 80028fe:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 8002900:	4b3b      	ldr	r3, [pc, #236]	; (80029f0 <MX_TIM8_Init+0x134>)
 8002902:	22b3      	movs	r2, #179	; 0xb3
 8002904:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002906:	4b3a      	ldr	r3, [pc, #232]	; (80029f0 <MX_TIM8_Init+0x134>)
 8002908:	2200      	movs	r2, #0
 800290a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100-1;
 800290c:	4b38      	ldr	r3, [pc, #224]	; (80029f0 <MX_TIM8_Init+0x134>)
 800290e:	2263      	movs	r2, #99	; 0x63
 8002910:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002912:	4b37      	ldr	r3, [pc, #220]	; (80029f0 <MX_TIM8_Init+0x134>)
 8002914:	2200      	movs	r2, #0
 8002916:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002918:	4b35      	ldr	r3, [pc, #212]	; (80029f0 <MX_TIM8_Init+0x134>)
 800291a:	2200      	movs	r2, #0
 800291c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800291e:	4b34      	ldr	r3, [pc, #208]	; (80029f0 <MX_TIM8_Init+0x134>)
 8002920:	2200      	movs	r2, #0
 8002922:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002924:	4832      	ldr	r0, [pc, #200]	; (80029f0 <MX_TIM8_Init+0x134>)
 8002926:	f004 fa69 	bl	8006dfc <HAL_TIM_Base_Init>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8002930:	f7ff fd0e 	bl	8002350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002938:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800293a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800293e:	4619      	mov	r1, r3
 8002940:	482b      	ldr	r0, [pc, #172]	; (80029f0 <MX_TIM8_Init+0x134>)
 8002942:	f005 f9e7 	bl	8007d14 <HAL_TIM_ConfigClockSource>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800294c:	f7ff fd00 	bl	8002350 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002950:	4827      	ldr	r0, [pc, #156]	; (80029f0 <MX_TIM8_Init+0x134>)
 8002952:	f004 fba9 	bl	80070a8 <HAL_TIM_PWM_Init>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800295c:	f7ff fcf8 	bl	8002350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002960:	2300      	movs	r3, #0
 8002962:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002964:	2300      	movs	r3, #0
 8002966:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002968:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800296c:	4619      	mov	r1, r3
 800296e:	4820      	ldr	r0, [pc, #128]	; (80029f0 <MX_TIM8_Init+0x134>)
 8002970:	f006 fa6e 	bl	8008e50 <HAL_TIMEx_MasterConfigSynchronization>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800297a:	f7ff fce9 	bl	8002350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800297e:	2360      	movs	r3, #96	; 0x60
 8002980:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002982:	2300      	movs	r3, #0
 8002984:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002986:	2300      	movs	r3, #0
 8002988:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800298a:	2300      	movs	r3, #0
 800298c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800298e:	2300      	movs	r3, #0
 8002990:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002992:	2300      	movs	r3, #0
 8002994:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002996:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800299a:	220c      	movs	r2, #12
 800299c:	4619      	mov	r1, r3
 800299e:	4814      	ldr	r0, [pc, #80]	; (80029f0 <MX_TIM8_Init+0x134>)
 80029a0:	f004 ffdc 	bl	800795c <HAL_TIM_PWM_ConfigChannel>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 80029aa:	f7ff fcd1 	bl	8002350 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80029ae:	2300      	movs	r3, #0
 80029b0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80029b2:	2300      	movs	r3, #0
 80029b4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80029be:	2300      	movs	r3, #0
 80029c0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80029c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029c6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80029c8:	2300      	movs	r3, #0
 80029ca:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80029cc:	1d3b      	adds	r3, r7, #4
 80029ce:	4619      	mov	r1, r3
 80029d0:	4807      	ldr	r0, [pc, #28]	; (80029f0 <MX_TIM8_Init+0x134>)
 80029d2:	f006 fb1b 	bl	800900c <HAL_TIMEx_ConfigBreakDeadTime>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_TIM8_Init+0x124>
  {
    Error_Handler();
 80029dc:	f7ff fcb8 	bl	8002350 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 80029e0:	4803      	ldr	r0, [pc, #12]	; (80029f0 <MX_TIM8_Init+0x134>)
 80029e2:	f000 f891 	bl	8002b08 <HAL_TIM_MspPostInit>

}
 80029e6:	bf00      	nop
 80029e8:	3758      	adds	r7, #88	; 0x58
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20000444 	.word	0x20000444
 80029f4:	40010400 	.word	0x40010400

080029f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b08c      	sub	sp, #48	; 0x30
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a00:	f107 031c 	add.w	r3, r7, #28
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a37      	ldr	r2, [pc, #220]	; (8002af4 <HAL_TIM_Base_MspInit+0xfc>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d10e      	bne.n	8002a38 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61bb      	str	r3, [r7, #24]
 8002a1e:	4b36      	ldr	r3, [pc, #216]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a22:	4a35      	ldr	r2, [pc, #212]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002a24:	f043 0301 	orr.w	r3, r3, #1
 8002a28:	6453      	str	r3, [r2, #68]	; 0x44
 8002a2a:	4b33      	ldr	r3, [pc, #204]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	61bb      	str	r3, [r7, #24]
 8002a34:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002a36:	e059      	b.n	8002aec <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM2)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a40:	d12d      	bne.n	8002a9e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	4b2c      	ldr	r3, [pc, #176]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4a:	4a2b      	ldr	r2, [pc, #172]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	6413      	str	r3, [r2, #64]	; 0x40
 8002a52:	4b29      	ldr	r3, [pc, #164]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	617b      	str	r3, [r7, #20]
 8002a5c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	613b      	str	r3, [r7, #16]
 8002a62:	4b25      	ldr	r3, [pc, #148]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	4a24      	ldr	r2, [pc, #144]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002a68:	f043 0302 	orr.w	r3, r3, #2
 8002a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a6e:	4b22      	ldr	r3, [pc, #136]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ClimbSpeed_TIM2_CH3_Pin|ClimbSpeed_TIM2_CH4_Pin;
 8002a7a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a80:	2302      	movs	r3, #2
 8002a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a90:	f107 031c 	add.w	r3, r7, #28
 8002a94:	4619      	mov	r1, r3
 8002a96:	4819      	ldr	r0, [pc, #100]	; (8002afc <HAL_TIM_Base_MspInit+0x104>)
 8002a98:	f002 f860 	bl	8004b5c <HAL_GPIO_Init>
}
 8002a9c:	e026      	b.n	8002aec <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM3)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a17      	ldr	r2, [pc, #92]	; (8002b00 <HAL_TIM_Base_MspInit+0x108>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d10e      	bne.n	8002ac6 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	60fb      	str	r3, [r7, #12]
 8002aac:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	4a11      	ldr	r2, [pc, #68]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002ab2:	f043 0302 	orr.w	r3, r3, #2
 8002ab6:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab8:	4b0f      	ldr	r3, [pc, #60]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	60fb      	str	r3, [r7, #12]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
}
 8002ac4:	e012      	b.n	8002aec <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM8)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a0e      	ldr	r2, [pc, #56]	; (8002b04 <HAL_TIM_Base_MspInit+0x10c>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d10d      	bne.n	8002aec <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60bb      	str	r3, [r7, #8]
 8002ad4:	4b08      	ldr	r3, [pc, #32]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad8:	4a07      	ldr	r2, [pc, #28]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002ada:	f043 0302 	orr.w	r3, r3, #2
 8002ade:	6453      	str	r3, [r2, #68]	; 0x44
 8002ae0:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <HAL_TIM_Base_MspInit+0x100>)
 8002ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	60bb      	str	r3, [r7, #8]
 8002aea:	68bb      	ldr	r3, [r7, #8]
}
 8002aec:	bf00      	nop
 8002aee:	3730      	adds	r7, #48	; 0x30
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40010000 	.word	0x40010000
 8002af8:	40023800 	.word	0x40023800
 8002afc:	40020400 	.word	0x40020400
 8002b00:	40000400 	.word	0x40000400
 8002b04:	40010400 	.word	0x40010400

08002b08 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	; 0x28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
 8002b1e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a37      	ldr	r2, [pc, #220]	; (8002c04 <HAL_TIM_MspPostInit+0xfc>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d11f      	bne.n	8002b6a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]
 8002b2e:	4b36      	ldr	r3, [pc, #216]	; (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b32:	4a35      	ldr	r2, [pc, #212]	; (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3a:	4b33      	ldr	r3, [pc, #204]	; (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	613b      	str	r3, [r7, #16]
 8002b44:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Climb_TIM1_CH2_Pin;
 8002b46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b54:	2300      	movs	r3, #0
 8002b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM1_CH2_GPIO_Port, &GPIO_InitStruct);
 8002b5c:	f107 0314 	add.w	r3, r7, #20
 8002b60:	4619      	mov	r1, r3
 8002b62:	482a      	ldr	r0, [pc, #168]	; (8002c0c <HAL_TIM_MspPostInit+0x104>)
 8002b64:	f001 fffa 	bl	8004b5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002b68:	e047      	b.n	8002bfa <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM3)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a28      	ldr	r2, [pc, #160]	; (8002c10 <HAL_TIM_MspPostInit+0x108>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d11e      	bne.n	8002bb2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	4b23      	ldr	r3, [pc, #140]	; (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7c:	4a22      	ldr	r2, [pc, #136]	; (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002b7e:	f043 0304 	orr.w	r3, r3, #4
 8002b82:	6313      	str	r3, [r2, #48]	; 0x30
 8002b84:	4b20      	ldr	r3, [pc, #128]	; (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b88:	f003 0304 	and.w	r3, r3, #4
 8002b8c:	60fb      	str	r3, [r7, #12]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Wheel_TIM3_CH1_Pin|Wheel_TIM3_CH2_Pin;
 8002b90:	23c0      	movs	r3, #192	; 0xc0
 8002b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b94:	2302      	movs	r3, #2
 8002b96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ba4:	f107 0314 	add.w	r3, r7, #20
 8002ba8:	4619      	mov	r1, r3
 8002baa:	481a      	ldr	r0, [pc, #104]	; (8002c14 <HAL_TIM_MspPostInit+0x10c>)
 8002bac:	f001 ffd6 	bl	8004b5c <HAL_GPIO_Init>
}
 8002bb0:	e023      	b.n	8002bfa <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM8)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a18      	ldr	r2, [pc, #96]	; (8002c18 <HAL_TIM_MspPostInit+0x110>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d11e      	bne.n	8002bfa <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60bb      	str	r3, [r7, #8]
 8002bc0:	4b11      	ldr	r3, [pc, #68]	; (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	4a10      	ldr	r2, [pc, #64]	; (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002bc6:	f043 0304 	orr.w	r3, r3, #4
 8002bca:	6313      	str	r3, [r2, #48]	; 0x30
 8002bcc:	4b0e      	ldr	r3, [pc, #56]	; (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Climb_TIM8_CH4_Pin;
 8002bd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bde:	2302      	movs	r3, #2
 8002be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be2:	2300      	movs	r3, #0
 8002be4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be6:	2300      	movs	r3, #0
 8002be8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002bea:	2303      	movs	r3, #3
 8002bec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM8_CH4_GPIO_Port, &GPIO_InitStruct);
 8002bee:	f107 0314 	add.w	r3, r7, #20
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4807      	ldr	r0, [pc, #28]	; (8002c14 <HAL_TIM_MspPostInit+0x10c>)
 8002bf6:	f001 ffb1 	bl	8004b5c <HAL_GPIO_Init>
}
 8002bfa:	bf00      	nop
 8002bfc:	3728      	adds	r7, #40	; 0x28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40010000 	.word	0x40010000
 8002c08:	40023800 	.word	0x40023800
 8002c0c:	40020000 	.word	0x40020000
 8002c10:	40000400 	.word	0x40000400
 8002c14:	40020800 	.word	0x40020800
 8002c18:	40010400 	.word	0x40010400

08002c1c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8002c20:	4b11      	ldr	r3, [pc, #68]	; (8002c68 <MX_USART3_UART_Init+0x4c>)
 8002c22:	4a12      	ldr	r2, [pc, #72]	; (8002c6c <MX_USART3_UART_Init+0x50>)
 8002c24:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002c26:	4b10      	ldr	r3, [pc, #64]	; (8002c68 <MX_USART3_UART_Init+0x4c>)
 8002c28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c2c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c2e:	4b0e      	ldr	r3, [pc, #56]	; (8002c68 <MX_USART3_UART_Init+0x4c>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c34:	4b0c      	ldr	r3, [pc, #48]	; (8002c68 <MX_USART3_UART_Init+0x4c>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c3a:	4b0b      	ldr	r3, [pc, #44]	; (8002c68 <MX_USART3_UART_Init+0x4c>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c40:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <MX_USART3_UART_Init+0x4c>)
 8002c42:	220c      	movs	r2, #12
 8002c44:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c46:	4b08      	ldr	r3, [pc, #32]	; (8002c68 <MX_USART3_UART_Init+0x4c>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c4c:	4b06      	ldr	r3, [pc, #24]	; (8002c68 <MX_USART3_UART_Init+0x4c>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c52:	4805      	ldr	r0, [pc, #20]	; (8002c68 <MX_USART3_UART_Init+0x4c>)
 8002c54:	f006 faa6 	bl	80091a4 <HAL_UART_Init>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002c5e:	f7ff fb77 	bl	8002350 <Error_Handler>
  }

}
 8002c62:	bf00      	nop
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	200005a4 	.word	0x200005a4
 8002c6c:	40004800 	.word	0x40004800

08002c70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08a      	sub	sp, #40	; 0x28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]
 8002c86:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a30      	ldr	r2, [pc, #192]	; (8002d50 <HAL_UART_MspInit+0xe0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d15a      	bne.n	8002d48 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	4b2f      	ldr	r3, [pc, #188]	; (8002d54 <HAL_UART_MspInit+0xe4>)
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	4a2e      	ldr	r2, [pc, #184]	; (8002d54 <HAL_UART_MspInit+0xe4>)
 8002c9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ca0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ca2:	4b2c      	ldr	r3, [pc, #176]	; (8002d54 <HAL_UART_MspInit+0xe4>)
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002caa:	613b      	str	r3, [r7, #16]
 8002cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	4b28      	ldr	r3, [pc, #160]	; (8002d54 <HAL_UART_MspInit+0xe4>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	4a27      	ldr	r2, [pc, #156]	; (8002d54 <HAL_UART_MspInit+0xe4>)
 8002cb8:	f043 0308 	orr.w	r3, r3, #8
 8002cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cbe:	4b25      	ldr	r3, [pc, #148]	; (8002d54 <HAL_UART_MspInit+0xe4>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	f003 0308 	and.w	r3, r3, #8
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = HubM_UART3_TX_Pin|HubM_UART3_RX_Pin;
 8002cca:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002cce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002cdc:	2307      	movs	r3, #7
 8002cde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ce0:	f107 0314 	add.w	r3, r7, #20
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	481c      	ldr	r0, [pc, #112]	; (8002d58 <HAL_UART_MspInit+0xe8>)
 8002ce8:	f001 ff38 	bl	8004b5c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002cec:	4b1b      	ldr	r3, [pc, #108]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002cee:	4a1c      	ldr	r2, [pc, #112]	; (8002d60 <HAL_UART_MspInit+0xf0>)
 8002cf0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002cf2:	4b1a      	ldr	r3, [pc, #104]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002cf4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002cf8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cfa:	4b18      	ldr	r3, [pc, #96]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d00:	4b16      	ldr	r3, [pc, #88]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d06:	4b15      	ldr	r3, [pc, #84]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d0c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d0e:	4b13      	ldr	r3, [pc, #76]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d14:	4b11      	ldr	r3, [pc, #68]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002d1a:	4b10      	ldr	r3, [pc, #64]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d20:	4b0e      	ldr	r3, [pc, #56]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d26:	4b0d      	ldr	r3, [pc, #52]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002d2c:	480b      	ldr	r0, [pc, #44]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d2e:	f001 fabd 	bl	80042ac <HAL_DMA_Init>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002d38:	f7ff fb0a 	bl	8002350 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a07      	ldr	r2, [pc, #28]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d40:	635a      	str	r2, [r3, #52]	; 0x34
 8002d42:	4a06      	ldr	r2, [pc, #24]	; (8002d5c <HAL_UART_MspInit+0xec>)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002d48:	bf00      	nop
 8002d4a:	3728      	adds	r7, #40	; 0x28
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	40004800 	.word	0x40004800
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40020c00 	.word	0x40020c00
 8002d5c:	20000544 	.word	0x20000544
 8002d60:	40026028 	.word	0x40026028

08002d64 <wheelSpeedControl_Init>:

  joy_pos_buffer_cnt++;
}

void wheelSpeedControl_Init(WheelSpeed* wheel, float max_lin_speed, float max_ang_speed)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002d70:	edc7 0a01 	vstr	s1, [r7, #4]
  wheel->stable_cnt = 0;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	611a      	str	r2, [r3, #16]
  wheel->cur_r = 0.0f;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	605a      	str	r2, [r3, #4]
  wheel->cur_l = 0.0f;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f04f 0200 	mov.w	r2, #0
 8002d88:	601a      	str	r2, [r3, #0]
  wheel->pre_l= 0.0f;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	609a      	str	r2, [r3, #8]
  wheel->pre_r = 0.0f;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f04f 0200 	mov.w	r2, #0
 8002d98:	60da      	str	r2, [r3, #12]
  wheel->max_angular_speed = max_ang_speed;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	619a      	str	r2, [r3, #24]
  wheel->max_linear_speed = max_lin_speed;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	615a      	str	r2, [r3, #20]
  wheel->start_from_stationary = false;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	771a      	strb	r2, [r3, #28]
}
 8002dac:	bf00      	nop
 8002dae:	3714      	adds	r7, #20
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002db8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002df0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002dbc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002dbe:	e003      	b.n	8002dc8 <LoopCopyDataInit>

08002dc0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002dc0:	4b0c      	ldr	r3, [pc, #48]	; (8002df4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002dc2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002dc4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002dc6:	3104      	adds	r1, #4

08002dc8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002dc8:	480b      	ldr	r0, [pc, #44]	; (8002df8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002dca:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002dcc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002dce:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002dd0:	d3f6      	bcc.n	8002dc0 <CopyDataInit>
  ldr  r2, =_sbss
 8002dd2:	4a0b      	ldr	r2, [pc, #44]	; (8002e00 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002dd4:	e002      	b.n	8002ddc <LoopFillZerobss>

08002dd6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002dd6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002dd8:	f842 3b04 	str.w	r3, [r2], #4

08002ddc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002ddc:	4b09      	ldr	r3, [pc, #36]	; (8002e04 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002dde:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002de0:	d3f9      	bcc.n	8002dd6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002de2:	f7ff fbb9 	bl	8002558 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002de6:	f006 fea1 	bl	8009b2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dea:	f7fe ffcf 	bl	8001d8c <main>
  bx  lr    
 8002dee:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002df0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002df4:	08009e60 	.word	0x08009e60
  ldr  r0, =_sdata
 8002df8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002dfc:	20000134 	.word	0x20000134
  ldr  r2, =_sbss
 8002e00:	20000138 	.word	0x20000138
  ldr  r3, = _ebss
 8002e04:	200005e8 	.word	0x200005e8

08002e08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e08:	e7fe      	b.n	8002e08 <ADC_IRQHandler>
	...

08002e0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e10:	4b0e      	ldr	r3, [pc, #56]	; (8002e4c <HAL_Init+0x40>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a0d      	ldr	r2, [pc, #52]	; (8002e4c <HAL_Init+0x40>)
 8002e16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e1c:	4b0b      	ldr	r3, [pc, #44]	; (8002e4c <HAL_Init+0x40>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a0a      	ldr	r2, [pc, #40]	; (8002e4c <HAL_Init+0x40>)
 8002e22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e28:	4b08      	ldr	r3, [pc, #32]	; (8002e4c <HAL_Init+0x40>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a07      	ldr	r2, [pc, #28]	; (8002e4c <HAL_Init+0x40>)
 8002e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e34:	2003      	movs	r0, #3
 8002e36:	f001 f9a1 	bl	800417c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e3a:	2000      	movs	r0, #0
 8002e3c:	f000 f808 	bl	8002e50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e40:	f7ff fb18 	bl	8002474 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40023c00 	.word	0x40023c00

08002e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e58:	4b12      	ldr	r3, [pc, #72]	; (8002ea4 <HAL_InitTick+0x54>)
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <HAL_InitTick+0x58>)
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	4619      	mov	r1, r3
 8002e62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e66:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f001 f9e8 	bl	8004244 <HAL_SYSTICK_Config>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e00e      	b.n	8002e9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2b0f      	cmp	r3, #15
 8002e82:	d80a      	bhi.n	8002e9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e84:	2200      	movs	r2, #0
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e8c:	f001 f996 	bl	80041bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e90:	4a06      	ldr	r2, [pc, #24]	; (8002eac <HAL_InitTick+0x5c>)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	e000      	b.n	8002e9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3708      	adds	r7, #8
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	20000128 	.word	0x20000128
 8002ea8:	20000130 	.word	0x20000130
 8002eac:	2000012c 	.word	0x2000012c

08002eb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002eb4:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <HAL_IncTick+0x20>)
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	461a      	mov	r2, r3
 8002eba:	4b06      	ldr	r3, [pc, #24]	; (8002ed4 <HAL_IncTick+0x24>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	4a04      	ldr	r2, [pc, #16]	; (8002ed4 <HAL_IncTick+0x24>)
 8002ec2:	6013      	str	r3, [r2, #0]
}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20000130 	.word	0x20000130
 8002ed4:	200005e4 	.word	0x200005e4

08002ed8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  return uwTick;
 8002edc:	4b03      	ldr	r3, [pc, #12]	; (8002eec <HAL_GetTick+0x14>)
 8002ede:	681b      	ldr	r3, [r3, #0]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	200005e4 	.word	0x200005e4

08002ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ef8:	f7ff ffee 	bl	8002ed8 <HAL_GetTick>
 8002efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f08:	d005      	beq.n	8002f16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f0a:	4b0a      	ldr	r3, [pc, #40]	; (8002f34 <HAL_Delay+0x44>)
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4413      	add	r3, r2
 8002f14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f16:	bf00      	nop
 8002f18:	f7ff ffde 	bl	8002ed8 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d8f7      	bhi.n	8002f18 <HAL_Delay+0x28>
  {
  }
}
 8002f28:	bf00      	nop
 8002f2a:	bf00      	nop
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20000130 	.word	0x20000130

08002f38 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e20e      	b.n	8003368 <HAL_CAN_Init+0x430>
  }

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4aa0      	ldr	r2, [pc, #640]	; (80031d0 <HAL_CAN_Init+0x298>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d009      	beq.n	8002f68 <HAL_CAN_Init+0x30>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a9e      	ldr	r2, [pc, #632]	; (80031d4 <HAL_CAN_Init+0x29c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d004      	beq.n	8002f68 <HAL_CAN_Init+0x30>
 8002f5e:	f240 111d 	movw	r1, #285	; 0x11d
 8002f62:	489d      	ldr	r0, [pc, #628]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8002f64:	f7ff f9fb 	bl	800235e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TimeTriggeredMode));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	7e1b      	ldrb	r3, [r3, #24]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d008      	beq.n	8002f82 <HAL_CAN_Init+0x4a>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	7e1b      	ldrb	r3, [r3, #24]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d004      	beq.n	8002f82 <HAL_CAN_Init+0x4a>
 8002f78:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8002f7c:	4896      	ldr	r0, [pc, #600]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8002f7e:	f7ff f9ee 	bl	800235e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoBusOff));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	7e5b      	ldrb	r3, [r3, #25]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d008      	beq.n	8002f9c <HAL_CAN_Init+0x64>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	7e5b      	ldrb	r3, [r3, #25]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d004      	beq.n	8002f9c <HAL_CAN_Init+0x64>
 8002f92:	f240 111f 	movw	r1, #287	; 0x11f
 8002f96:	4890      	ldr	r0, [pc, #576]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8002f98:	f7ff f9e1 	bl	800235e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoWakeUp));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	7e9b      	ldrb	r3, [r3, #26]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d008      	beq.n	8002fb6 <HAL_CAN_Init+0x7e>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	7e9b      	ldrb	r3, [r3, #26]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d004      	beq.n	8002fb6 <HAL_CAN_Init+0x7e>
 8002fac:	f44f 7190 	mov.w	r1, #288	; 0x120
 8002fb0:	4889      	ldr	r0, [pc, #548]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8002fb2:	f7ff f9d4 	bl	800235e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoRetransmission));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	7edb      	ldrb	r3, [r3, #27]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d008      	beq.n	8002fd0 <HAL_CAN_Init+0x98>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	7edb      	ldrb	r3, [r3, #27]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d004      	beq.n	8002fd0 <HAL_CAN_Init+0x98>
 8002fc6:	f240 1121 	movw	r1, #289	; 0x121
 8002fca:	4883      	ldr	r0, [pc, #524]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8002fcc:	f7ff f9c7 	bl	800235e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.ReceiveFifoLocked));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	7f1b      	ldrb	r3, [r3, #28]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d008      	beq.n	8002fea <HAL_CAN_Init+0xb2>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	7f1b      	ldrb	r3, [r3, #28]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d004      	beq.n	8002fea <HAL_CAN_Init+0xb2>
 8002fe0:	f44f 7191 	mov.w	r1, #290	; 0x122
 8002fe4:	487c      	ldr	r0, [pc, #496]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8002fe6:	f7ff f9ba 	bl	800235e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TransmitFifoPriority));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	7f5b      	ldrb	r3, [r3, #29]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <HAL_CAN_Init+0xcc>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	7f5b      	ldrb	r3, [r3, #29]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d004      	beq.n	8003004 <HAL_CAN_Init+0xcc>
 8002ffa:	f240 1123 	movw	r1, #291	; 0x123
 8002ffe:	4876      	ldr	r0, [pc, #472]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8003000:	f7ff f9ad 	bl	800235e <assert_failed>
  assert_param(IS_CAN_MODE(hcan->Init.Mode));
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d013      	beq.n	8003034 <HAL_CAN_Init+0xfc>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003014:	d00e      	beq.n	8003034 <HAL_CAN_Init+0xfc>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800301e:	d009      	beq.n	8003034 <HAL_CAN_Init+0xfc>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003028:	d004      	beq.n	8003034 <HAL_CAN_Init+0xfc>
 800302a:	f44f 7192 	mov.w	r1, #292	; 0x124
 800302e:	486a      	ldr	r0, [pc, #424]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8003030:	f7ff f995 	bl	800235e <assert_failed>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d013      	beq.n	8003064 <HAL_CAN_Init+0x12c>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003044:	d00e      	beq.n	8003064 <HAL_CAN_Init+0x12c>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800304e:	d009      	beq.n	8003064 <HAL_CAN_Init+0x12c>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003058:	d004      	beq.n	8003064 <HAL_CAN_Init+0x12c>
 800305a:	f240 1125 	movw	r1, #293	; 0x125
 800305e:	485e      	ldr	r0, [pc, #376]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8003060:	f7ff f97d 	bl	800235e <assert_failed>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d04f      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003074:	d04a      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800307e:	d045      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003088:	d040      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003092:	d03b      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800309c:	d036      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80030a6:	d031      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 80030b0:	d02c      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80030ba:	d027      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 80030c4:	d022      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 80030ce:	d01d      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 80030d8:	d018      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80030e2:	d013      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 80030ec:	d00e      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	691b      	ldr	r3, [r3, #16]
 80030f2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80030f6:	d009      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	691b      	ldr	r3, [r3, #16]
 80030fc:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 8003100:	d004      	beq.n	800310c <HAL_CAN_Init+0x1d4>
 8003102:	f44f 7193 	mov.w	r1, #294	; 0x126
 8003106:	4834      	ldr	r0, [pc, #208]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8003108:	f7ff f929 	bl	800235e <assert_failed>
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d027      	beq.n	8003164 <HAL_CAN_Init+0x22c>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800311c:	d022      	beq.n	8003164 <HAL_CAN_Init+0x22c>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	695b      	ldr	r3, [r3, #20]
 8003122:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003126:	d01d      	beq.n	8003164 <HAL_CAN_Init+0x22c>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003130:	d018      	beq.n	8003164 <HAL_CAN_Init+0x22c>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800313a:	d013      	beq.n	8003164 <HAL_CAN_Init+0x22c>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	695b      	ldr	r3, [r3, #20]
 8003140:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8003144:	d00e      	beq.n	8003164 <HAL_CAN_Init+0x22c>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800314e:	d009      	beq.n	8003164 <HAL_CAN_Init+0x22c>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8003158:	d004      	beq.n	8003164 <HAL_CAN_Init+0x22c>
 800315a:	f240 1127 	movw	r1, #295	; 0x127
 800315e:	481e      	ldr	r0, [pc, #120]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 8003160:	f7ff f8fd 	bl	800235e <assert_failed>
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d004      	beq.n	8003176 <HAL_CAN_Init+0x23e>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003174:	d904      	bls.n	8003180 <HAL_CAN_Init+0x248>
 8003176:	f44f 7194 	mov.w	r1, #296	; 0x128
 800317a:	4817      	ldr	r0, [pc, #92]	; (80031d8 <HAL_CAN_Init+0x2a0>)
 800317c:	f7ff f8ef 	bl	800235e <assert_failed>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b00      	cmp	r3, #0
 800318a:	d102      	bne.n	8003192 <HAL_CAN_Init+0x25a>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7fe fb07 	bl	80017a0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0202 	bic.w	r2, r2, #2
 80031a0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031a2:	f7ff fe99 	bl	8002ed8 <HAL_GetTick>
 80031a6:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031a8:	e018      	b.n	80031dc <HAL_CAN_Init+0x2a4>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031aa:	f7ff fe95 	bl	8002ed8 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b0a      	cmp	r3, #10
 80031b6:	d911      	bls.n	80031dc <HAL_CAN_Init+0x2a4>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2205      	movs	r2, #5
 80031c8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e0cb      	b.n	8003368 <HAL_CAN_Init+0x430>
 80031d0:	40006400 	.word	0x40006400
 80031d4:	40006800 	.word	0x40006800
 80031d8:	08009b9c 	.word	0x08009b9c
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1df      	bne.n	80031aa <HAL_CAN_Init+0x272>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f042 0201 	orr.w	r2, r2, #1
 80031f8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031fa:	f7ff fe6d 	bl	8002ed8 <HAL_GetTick>
 80031fe:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003200:	e012      	b.n	8003228 <HAL_CAN_Init+0x2f0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003202:	f7ff fe69 	bl	8002ed8 <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	2b0a      	cmp	r3, #10
 800320e:	d90b      	bls.n	8003228 <HAL_CAN_Init+0x2f0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003214:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2205      	movs	r2, #5
 8003220:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e09f      	b.n	8003368 <HAL_CAN_Init+0x430>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	2b00      	cmp	r3, #0
 8003234:	d0e5      	beq.n	8003202 <HAL_CAN_Init+0x2ca>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	7e1b      	ldrb	r3, [r3, #24]
 800323a:	2b01      	cmp	r3, #1
 800323c:	d108      	bne.n	8003250 <HAL_CAN_Init+0x318>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	e007      	b.n	8003260 <HAL_CAN_Init+0x328>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800325e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	7e5b      	ldrb	r3, [r3, #25]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d108      	bne.n	800327a <HAL_CAN_Init+0x342>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003276:	601a      	str	r2, [r3, #0]
 8003278:	e007      	b.n	800328a <HAL_CAN_Init+0x352>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003288:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	7e9b      	ldrb	r3, [r3, #26]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d108      	bne.n	80032a4 <HAL_CAN_Init+0x36c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f042 0220 	orr.w	r2, r2, #32
 80032a0:	601a      	str	r2, [r3, #0]
 80032a2:	e007      	b.n	80032b4 <HAL_CAN_Init+0x37c>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 0220 	bic.w	r2, r2, #32
 80032b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	7edb      	ldrb	r3, [r3, #27]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d108      	bne.n	80032ce <HAL_CAN_Init+0x396>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0210 	bic.w	r2, r2, #16
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	e007      	b.n	80032de <HAL_CAN_Init+0x3a6>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f042 0210 	orr.w	r2, r2, #16
 80032dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	7f1b      	ldrb	r3, [r3, #28]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d108      	bne.n	80032f8 <HAL_CAN_Init+0x3c0>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f042 0208 	orr.w	r2, r2, #8
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	e007      	b.n	8003308 <HAL_CAN_Init+0x3d0>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 0208 	bic.w	r2, r2, #8
 8003306:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	7f5b      	ldrb	r3, [r3, #29]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d108      	bne.n	8003322 <HAL_CAN_Init+0x3ea>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f042 0204 	orr.w	r2, r2, #4
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	e007      	b.n	8003332 <HAL_CAN_Init+0x3fa>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 0204 	bic.w	r2, r2, #4
 8003330:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689a      	ldr	r2, [r3, #8]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	431a      	orrs	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	431a      	orrs	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	ea42 0103 	orr.w	r1, r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	1e5a      	subs	r2, r3, #1
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3710      	adds	r7, #16
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b086      	sub	sp, #24
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003386:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003388:	7cfb      	ldrb	r3, [r7, #19]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d003      	beq.n	8003396 <HAL_CAN_ConfigFilter+0x26>
 800338e:	7cfb      	ldrb	r3, [r7, #19]
 8003390:	2b02      	cmp	r3, #2
 8003392:	f040 812c 	bne.w	80035ee <HAL_CAN_ConfigFilter+0x27e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdHigh));
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800339e:	d304      	bcc.n	80033aa <HAL_CAN_ConfigFilter+0x3a>
 80033a0:	f44f 7154 	mov.w	r1, #848	; 0x350
 80033a4:	4897      	ldr	r0, [pc, #604]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 80033a6:	f7fe ffda 	bl	800235e <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdLow));
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033b2:	d304      	bcc.n	80033be <HAL_CAN_ConfigFilter+0x4e>
 80033b4:	f240 3151 	movw	r1, #849	; 0x351
 80033b8:	4892      	ldr	r0, [pc, #584]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 80033ba:	f7fe ffd0 	bl	800235e <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdHigh));
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033c6:	d304      	bcc.n	80033d2 <HAL_CAN_ConfigFilter+0x62>
 80033c8:	f240 3152 	movw	r1, #850	; 0x352
 80033cc:	488d      	ldr	r0, [pc, #564]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 80033ce:	f7fe ffc6 	bl	800235e <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdLow));
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033da:	d304      	bcc.n	80033e6 <HAL_CAN_ConfigFilter+0x76>
 80033dc:	f240 3153 	movw	r1, #851	; 0x353
 80033e0:	4888      	ldr	r0, [pc, #544]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 80033e2:	f7fe ffbc 	bl	800235e <assert_failed>
    assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d008      	beq.n	8003400 <HAL_CAN_ConfigFilter+0x90>
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d004      	beq.n	8003400 <HAL_CAN_ConfigFilter+0x90>
 80033f6:	f44f 7155 	mov.w	r1, #852	; 0x354
 80033fa:	4882      	ldr	r0, [pc, #520]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 80033fc:	f7fe ffaf 	bl	800235e <assert_failed>
    assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d008      	beq.n	800341a <HAL_CAN_ConfigFilter+0xaa>
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	69db      	ldr	r3, [r3, #28]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d004      	beq.n	800341a <HAL_CAN_ConfigFilter+0xaa>
 8003410:	f240 3155 	movw	r1, #853	; 0x355
 8003414:	487b      	ldr	r0, [pc, #492]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 8003416:	f7fe ffa2 	bl	800235e <assert_failed>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d008      	beq.n	8003434 <HAL_CAN_ConfigFilter+0xc4>
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d004      	beq.n	8003434 <HAL_CAN_ConfigFilter+0xc4>
 800342a:	f240 3156 	movw	r1, #854	; 0x356
 800342e:	4875      	ldr	r0, [pc, #468]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 8003430:	f7fe ff95 	bl	800235e <assert_failed>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	6a1b      	ldr	r3, [r3, #32]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d008      	beq.n	800344e <HAL_CAN_ConfigFilter+0xde>
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	6a1b      	ldr	r3, [r3, #32]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d004      	beq.n	800344e <HAL_CAN_ConfigFilter+0xde>
 8003444:	f240 3157 	movw	r1, #855	; 0x357
 8003448:	486e      	ldr	r0, [pc, #440]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 800344a:	f7fe ff88 	bl	800235e <assert_failed>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800344e:	4b6e      	ldr	r3, [pc, #440]	; (8003608 <HAL_CAN_ConfigFilter+0x298>)
 8003450:	617b      	str	r3, [r7, #20]

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	2b1b      	cmp	r3, #27
 8003458:	d904      	bls.n	8003464 <HAL_CAN_ConfigFilter+0xf4>
 800345a:	f240 3172 	movw	r1, #882	; 0x372
 800345e:	4869      	ldr	r0, [pc, #420]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 8003460:	f7fe ff7d 	bl	800235e <assert_failed>
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	2b1b      	cmp	r3, #27
 800346a:	d904      	bls.n	8003476 <HAL_CAN_ConfigFilter+0x106>
 800346c:	f240 3173 	movw	r1, #883	; 0x373
 8003470:	4864      	ldr	r0, [pc, #400]	; (8003604 <HAL_CAN_ConfigFilter+0x294>)
 8003472:	f7fe ff74 	bl	800235e <assert_failed>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800347c:	f043 0201 	orr.w	r2, r3, #1
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800348c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	021b      	lsls	r3, r3, #8
 80034a2:	431a      	orrs	r2, r3
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	f003 031f 	and.w	r3, r3, #31
 80034b2:	2201      	movs	r2, #1
 80034b4:	fa02 f303 	lsl.w	r3, r2, r3
 80034b8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	401a      	ands	r2, r3
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	69db      	ldr	r3, [r3, #28]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d123      	bne.n	800351c <HAL_CAN_ConfigFilter+0x1ac>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	43db      	mvns	r3, r3
 80034de:	401a      	ands	r2, r3
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034f2:	683a      	ldr	r2, [r7, #0]
 80034f4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80034f6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	3248      	adds	r2, #72	; 0x48
 80034fc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003510:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003512:	6979      	ldr	r1, [r7, #20]
 8003514:	3348      	adds	r3, #72	; 0x48
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	440b      	add	r3, r1
 800351a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	69db      	ldr	r3, [r3, #28]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d122      	bne.n	800356a <HAL_CAN_ConfigFilter+0x1fa>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	431a      	orrs	r2, r3
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003544:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	3248      	adds	r2, #72	; 0x48
 800354a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800355e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003560:	6979      	ldr	r1, [r7, #20]
 8003562:	3348      	adds	r3, #72	; 0x48
 8003564:	00db      	lsls	r3, r3, #3
 8003566:	440b      	add	r3, r1
 8003568:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d109      	bne.n	8003586 <HAL_CAN_ConfigFilter+0x216>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	43db      	mvns	r3, r3
 800357c:	401a      	ands	r2, r3
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003584:	e007      	b.n	8003596 <HAL_CAN_ConfigFilter+0x226>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	431a      	orrs	r2, r3
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d109      	bne.n	80035b2 <HAL_CAN_ConfigFilter+0x242>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	43db      	mvns	r3, r3
 80035a8:	401a      	ands	r2, r3
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80035b0:	e007      	b.n	80035c2 <HAL_CAN_ConfigFilter+0x252>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	431a      	orrs	r2, r3
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d107      	bne.n	80035da <HAL_CAN_ConfigFilter+0x26a>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	431a      	orrs	r2, r3
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80035e0:	f023 0201 	bic.w	r2, r3, #1
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80035ea:	2300      	movs	r3, #0
 80035ec:	e006      	b.n	80035fc <HAL_CAN_ConfigFilter+0x28c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
  }
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	08009b9c 	.word	0x08009b9c
 8003608:	40006400 	.word	0x40006400

0800360c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f893 3020 	ldrb.w	r3, [r3, #32]
 800361a:	b2db      	uxtb	r3, r3
 800361c:	2b01      	cmp	r3, #1
 800361e:	d12e      	bne.n	800367e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 0201 	bic.w	r2, r2, #1
 8003636:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003638:	f7ff fc4e 	bl	8002ed8 <HAL_GetTick>
 800363c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800363e:	e012      	b.n	8003666 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003640:	f7ff fc4a 	bl	8002ed8 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b0a      	cmp	r3, #10
 800364c:	d90b      	bls.n	8003666 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003652:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2205      	movs	r2, #5
 800365e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e012      	b.n	800368c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1e5      	bne.n	8003640 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800367a:	2300      	movs	r3, #0
 800367c:	e006      	b.n	800368c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003682:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
  }
}
 800368c:	4618      	mov	r0, r3
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b088      	sub	sp, #32
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]
 80036a0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036a8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(pHeader->IDE));
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d008      	beq.n	80036cc <HAL_CAN_AddTxMessage+0x38>
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d004      	beq.n	80036cc <HAL_CAN_AddTxMessage+0x38>
 80036c2:	f240 41e9 	movw	r1, #1257	; 0x4e9
 80036c6:	4884      	ldr	r0, [pc, #528]	; (80038d8 <HAL_CAN_AddTxMessage+0x244>)
 80036c8:	f7fe fe49 	bl	800235e <assert_failed>
  assert_param(IS_CAN_RTR(pHeader->RTR));
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d008      	beq.n	80036e6 <HAL_CAN_AddTxMessage+0x52>
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d004      	beq.n	80036e6 <HAL_CAN_AddTxMessage+0x52>
 80036dc:	f240 41ea 	movw	r1, #1258	; 0x4ea
 80036e0:	487d      	ldr	r0, [pc, #500]	; (80038d8 <HAL_CAN_AddTxMessage+0x244>)
 80036e2:	f7fe fe3c 	bl	800235e <assert_failed>
  assert_param(IS_CAN_DLC(pHeader->DLC));
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d904      	bls.n	80036f8 <HAL_CAN_AddTxMessage+0x64>
 80036ee:	f240 41eb 	movw	r1, #1259	; 0x4eb
 80036f2:	4879      	ldr	r0, [pc, #484]	; (80038d8 <HAL_CAN_AddTxMessage+0x244>)
 80036f4:	f7fe fe33 	bl	800235e <assert_failed>
  if (pHeader->IDE == CAN_ID_STD)
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10a      	bne.n	8003716 <HAL_CAN_AddTxMessage+0x82>
  {
    assert_param(IS_CAN_STDID(pHeader->StdId));
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003708:	d30f      	bcc.n	800372a <HAL_CAN_AddTxMessage+0x96>
 800370a:	f240 41ee 	movw	r1, #1262	; 0x4ee
 800370e:	4872      	ldr	r0, [pc, #456]	; (80038d8 <HAL_CAN_AddTxMessage+0x244>)
 8003710:	f7fe fe25 	bl	800235e <assert_failed>
 8003714:	e009      	b.n	800372a <HAL_CAN_AddTxMessage+0x96>
  }
  else
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800371e:	d304      	bcc.n	800372a <HAL_CAN_AddTxMessage+0x96>
 8003720:	f240 41f2 	movw	r1, #1266	; 0x4f2
 8003724:	486c      	ldr	r0, [pc, #432]	; (80038d8 <HAL_CAN_AddTxMessage+0x244>)
 8003726:	f7fe fe1a 	bl	800235e <assert_failed>
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	7d1b      	ldrb	r3, [r3, #20]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d008      	beq.n	8003744 <HAL_CAN_AddTxMessage+0xb0>
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	7d1b      	ldrb	r3, [r3, #20]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d004      	beq.n	8003744 <HAL_CAN_AddTxMessage+0xb0>
 800373a:	f240 41f4 	movw	r1, #1268	; 0x4f4
 800373e:	4866      	ldr	r0, [pc, #408]	; (80038d8 <HAL_CAN_AddTxMessage+0x244>)
 8003740:	f7fe fe0d 	bl	800235e <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8003744:	7ffb      	ldrb	r3, [r7, #31]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d003      	beq.n	8003752 <HAL_CAN_AddTxMessage+0xbe>
 800374a:	7ffb      	ldrb	r3, [r7, #31]
 800374c:	2b02      	cmp	r3, #2
 800374e:	f040 80b8 	bne.w	80038c2 <HAL_CAN_AddTxMessage+0x22e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d10a      	bne.n	8003772 <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003762:	2b00      	cmp	r3, #0
 8003764:	d105      	bne.n	8003772 <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 80a0 	beq.w	80038b2 <HAL_CAN_AddTxMessage+0x21e>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	0e1b      	lsrs	r3, r3, #24
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	2b02      	cmp	r3, #2
 8003780:	d907      	bls.n	8003792 <HAL_CAN_AddTxMessage+0xfe>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003786:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e09e      	b.n	80038d0 <HAL_CAN_AddTxMessage+0x23c>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003792:	2201      	movs	r2, #1
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	409a      	lsls	r2, r3
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10d      	bne.n	80037c0 <HAL_CAN_AddTxMessage+0x12c>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80037ae:	68f9      	ldr	r1, [r7, #12]
 80037b0:	6809      	ldr	r1, [r1, #0]
 80037b2:	431a      	orrs	r2, r3
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	3318      	adds	r3, #24
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	440b      	add	r3, r1
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	e00f      	b.n	80037e0 <HAL_CAN_AddTxMessage+0x14c>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80037ca:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80037d0:	68f9      	ldr	r1, [r7, #12]
 80037d2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80037d4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	3318      	adds	r3, #24
 80037da:	011b      	lsls	r3, r3, #4
 80037dc:	440b      	add	r3, r1
 80037de:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6819      	ldr	r1, [r3, #0]
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	691a      	ldr	r2, [r3, #16]
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	3318      	adds	r3, #24
 80037ec:	011b      	lsls	r3, r3, #4
 80037ee:	440b      	add	r3, r1
 80037f0:	3304      	adds	r3, #4
 80037f2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	7d1b      	ldrb	r3, [r3, #20]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d111      	bne.n	8003820 <HAL_CAN_AddTxMessage+0x18c>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	3318      	adds	r3, #24
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	4413      	add	r3, r2
 8003808:	3304      	adds	r3, #4
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	6811      	ldr	r1, [r2, #0]
 8003810:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	3318      	adds	r3, #24
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	440b      	add	r3, r1
 800381c:	3304      	adds	r3, #4
 800381e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3307      	adds	r3, #7
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	061a      	lsls	r2, r3, #24
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	3306      	adds	r3, #6
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	041b      	lsls	r3, r3, #16
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3305      	adds	r3, #5
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	021b      	lsls	r3, r3, #8
 800383a:	4313      	orrs	r3, r2
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	3204      	adds	r2, #4
 8003840:	7812      	ldrb	r2, [r2, #0]
 8003842:	4610      	mov	r0, r2
 8003844:	68fa      	ldr	r2, [r7, #12]
 8003846:	6811      	ldr	r1, [r2, #0]
 8003848:	ea43 0200 	orr.w	r2, r3, r0
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	011b      	lsls	r3, r3, #4
 8003850:	440b      	add	r3, r1
 8003852:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003856:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3303      	adds	r3, #3
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	061a      	lsls	r2, r3, #24
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3302      	adds	r3, #2
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	041b      	lsls	r3, r3, #16
 8003868:	431a      	orrs	r2, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	3301      	adds	r3, #1
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	021b      	lsls	r3, r3, #8
 8003872:	4313      	orrs	r3, r2
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	7812      	ldrb	r2, [r2, #0]
 8003878:	4610      	mov	r0, r2
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	6811      	ldr	r1, [r2, #0]
 800387e:	ea43 0200 	orr.w	r2, r3, r0
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	011b      	lsls	r3, r3, #4
 8003886:	440b      	add	r3, r1
 8003888:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800388c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	3318      	adds	r3, #24
 8003896:	011b      	lsls	r3, r3, #4
 8003898:	4413      	add	r3, r2
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	6811      	ldr	r1, [r2, #0]
 80038a0:	f043 0201 	orr.w	r2, r3, #1
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	3318      	adds	r3, #24
 80038a8:	011b      	lsls	r3, r3, #4
 80038aa:	440b      	add	r3, r1
 80038ac:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80038ae:	2300      	movs	r3, #0
 80038b0:	e00e      	b.n	80038d0 <HAL_CAN_AddTxMessage+0x23c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e006      	b.n	80038d0 <HAL_CAN_AddTxMessage+0x23c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
  }
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3720      	adds	r7, #32
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	08009b9c 	.word	0x08009b9c

080038dc <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038f0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d007      	beq.n	8003908 <HAL_CAN_GetRxMessage+0x2c>
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d004      	beq.n	8003908 <HAL_CAN_GetRxMessage+0x2c>
 80038fe:	f44f 61be 	mov.w	r1, #1520	; 0x5f0
 8003902:	4884      	ldr	r0, [pc, #528]	; (8003b14 <HAL_CAN_GetRxMessage+0x238>)
 8003904:	f7fe fd2b 	bl	800235e <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8003908:	7dfb      	ldrb	r3, [r7, #23]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d003      	beq.n	8003916 <HAL_CAN_GetRxMessage+0x3a>
 800390e:	7dfb      	ldrb	r3, [r7, #23]
 8003910:	2b02      	cmp	r3, #2
 8003912:	f040 80f3 	bne.w	8003afc <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10e      	bne.n	800393a <HAL_CAN_GetRxMessage+0x5e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f003 0303 	and.w	r3, r3, #3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d116      	bne.n	8003958 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e0e7      	b.n	8003b0a <HAL_CAN_GetRxMessage+0x22e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	f003 0303 	and.w	r3, r3, #3
 8003944:	2b00      	cmp	r3, #0
 8003946:	d107      	bne.n	8003958 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e0d8      	b.n	8003b0a <HAL_CAN_GetRxMessage+0x22e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	331b      	adds	r3, #27
 8003960:	011b      	lsls	r3, r3, #4
 8003962:	4413      	add	r3, r2
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0204 	and.w	r2, r3, #4
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10c      	bne.n	8003990 <HAL_CAN_GetRxMessage+0xb4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	331b      	adds	r3, #27
 800397e:	011b      	lsls	r3, r3, #4
 8003980:	4413      	add	r3, r2
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	0d5b      	lsrs	r3, r3, #21
 8003986:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	601a      	str	r2, [r3, #0]
 800398e:	e00b      	b.n	80039a8 <HAL_CAN_GetRxMessage+0xcc>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	331b      	adds	r3, #27
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	4413      	add	r3, r2
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	08db      	lsrs	r3, r3, #3
 80039a0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	331b      	adds	r3, #27
 80039b0:	011b      	lsls	r3, r3, #4
 80039b2:	4413      	add	r3, r2
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0202 	and.w	r2, r3, #2
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	331b      	adds	r3, #27
 80039c6:	011b      	lsls	r3, r3, #4
 80039c8:	4413      	add	r3, r2
 80039ca:	3304      	adds	r3, #4
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 020f 	and.w	r2, r3, #15
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	331b      	adds	r3, #27
 80039de:	011b      	lsls	r3, r3, #4
 80039e0:	4413      	add	r3, r2
 80039e2:	3304      	adds	r3, #4
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	0a1b      	lsrs	r3, r3, #8
 80039e8:	b2da      	uxtb	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	331b      	adds	r3, #27
 80039f6:	011b      	lsls	r3, r3, #4
 80039f8:	4413      	add	r3, r2
 80039fa:	3304      	adds	r3, #4
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	0c1b      	lsrs	r3, r3, #16
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	011b      	lsls	r3, r3, #4
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	4413      	add	r3, r2
 8003a26:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	0a1a      	lsrs	r2, r3, #8
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	3301      	adds	r3, #1
 8003a32:	b2d2      	uxtb	r2, r2
 8003a34:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	011b      	lsls	r3, r3, #4
 8003a3e:	4413      	add	r3, r2
 8003a40:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	0c1a      	lsrs	r2, r3, #16
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	3302      	adds	r3, #2
 8003a4c:	b2d2      	uxtb	r2, r2
 8003a4e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	011b      	lsls	r3, r3, #4
 8003a58:	4413      	add	r3, r2
 8003a5a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	0e1a      	lsrs	r2, r3, #24
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	3303      	adds	r3, #3
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	4413      	add	r3, r2
 8003a74:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	3304      	adds	r3, #4
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	4413      	add	r3, r2
 8003a8c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	0a1a      	lsrs	r2, r3, #8
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	3305      	adds	r3, #5
 8003a98:	b2d2      	uxtb	r2, r2
 8003a9a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	4413      	add	r3, r2
 8003aa6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	0c1a      	lsrs	r2, r3, #16
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	3306      	adds	r3, #6
 8003ab2:	b2d2      	uxtb	r2, r2
 8003ab4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	011b      	lsls	r3, r3, #4
 8003abe:	4413      	add	r3, r2
 8003ac0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	0e1a      	lsrs	r2, r3, #24
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	3307      	adds	r3, #7
 8003acc:	b2d2      	uxtb	r2, r2
 8003ace:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d108      	bne.n	8003ae8 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68da      	ldr	r2, [r3, #12]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f042 0220 	orr.w	r2, r2, #32
 8003ae4:	60da      	str	r2, [r3, #12]
 8003ae6:	e007      	b.n	8003af8 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	691a      	ldr	r2, [r3, #16]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 0220 	orr.w	r2, r2, #32
 8003af6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003af8:	2300      	movs	r3, #0
 8003afa:	e006      	b.n	8003b0a <HAL_CAN_GetRxMessage+0x22e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
  }
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3718      	adds	r7, #24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	08009b9c 	.word	0x08009b9c

08003b18 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b28:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	4a11      	ldr	r2, [pc, #68]	; (8003b74 <HAL_CAN_ActivateNotification+0x5c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d904      	bls.n	8003b3c <HAL_CAN_ActivateNotification+0x24>
 8003b32:	f44f 61d0 	mov.w	r1, #1664	; 0x680
 8003b36:	4810      	ldr	r0, [pc, #64]	; (8003b78 <HAL_CAN_ActivateNotification+0x60>)
 8003b38:	f7fe fc11 	bl	800235e <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8003b3c:	7bfb      	ldrb	r3, [r7, #15]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d002      	beq.n	8003b48 <HAL_CAN_ActivateNotification+0x30>
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d109      	bne.n	8003b5c <HAL_CAN_ActivateNotification+0x44>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6959      	ldr	r1, [r3, #20]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	e006      	b.n	8003b6a <HAL_CAN_ActivateNotification+0x52>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b60:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
  }
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	00038f7f 	.word	0x00038f7f
 8003b78:	08009b9c 	.word	0x08009b9c

08003b7c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b08a      	sub	sp, #40	; 0x28
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003b84:	2300      	movs	r3, #0
 8003b86:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003bb8:	6a3b      	ldr	r3, [r7, #32]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d07c      	beq.n	8003cbc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d023      	beq.n	8003c14 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 f983 	bl	8003eea <HAL_CAN_TxMailbox0CompleteCallback>
 8003be4:	e016      	b.n	8003c14 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d004      	beq.n	8003bfa <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8003bf8:	e00c      	b.n	8003c14 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	f003 0308 	and.w	r3, r3, #8
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d004      	beq.n	8003c0e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c06:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003c0a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c0c:	e002      	b.n	8003c14 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 f989 	bl	8003f26 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d024      	beq.n	8003c68 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c26:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d003      	beq.n	8003c3a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 f963 	bl	8003efe <HAL_CAN_TxMailbox1CompleteCallback>
 8003c38:	e016      	b.n	8003c68 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d004      	beq.n	8003c4e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c46:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c4c:	e00c      	b.n	8003c68 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d004      	beq.n	8003c62 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8003c60:	e002      	b.n	8003c68 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 f969 	bl	8003f3a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d024      	beq.n	8003cbc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003c7a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f943 	bl	8003f12 <HAL_CAN_TxMailbox2CompleteCallback>
 8003c8c:	e016      	b.n	8003cbc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d004      	beq.n	8003ca2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c9e:	627b      	str	r3, [r7, #36]	; 0x24
 8003ca0:	e00c      	b.n	8003cbc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d004      	beq.n	8003cb6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8003cb4:	e002      	b.n	8003cbc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f949 	bl	8003f4e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003cbc:	6a3b      	ldr	r3, [r7, #32]
 8003cbe:	f003 0308 	and.w	r3, r3, #8
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00c      	beq.n	8003ce0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	f003 0310 	and.w	r3, r3, #16
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d007      	beq.n	8003ce0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cd6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2210      	movs	r2, #16
 8003cde:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003ce0:	6a3b      	ldr	r3, [r7, #32]
 8003ce2:	f003 0304 	and.w	r3, r3, #4
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00b      	beq.n	8003d02 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	f003 0308 	and.w	r3, r3, #8
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d006      	beq.n	8003d02 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2208      	movs	r2, #8
 8003cfa:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 f930 	bl	8003f62 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003d02:	6a3b      	ldr	r3, [r7, #32]
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d009      	beq.n	8003d20 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7fe faea 	bl	80022f4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00c      	beq.n	8003d44 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	f003 0310 	and.w	r3, r3, #16
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d007      	beq.n	8003d44 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d3a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2210      	movs	r2, #16
 8003d42:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003d44:	6a3b      	ldr	r3, [r7, #32]
 8003d46:	f003 0320 	and.w	r3, r3, #32
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00b      	beq.n	8003d66 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	f003 0308 	and.w	r3, r3, #8
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d006      	beq.n	8003d66 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2208      	movs	r2, #8
 8003d5e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f000 f912 	bl	8003f8a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003d66:	6a3b      	ldr	r3, [r7, #32]
 8003d68:	f003 0310 	and.w	r3, r3, #16
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d009      	beq.n	8003d84 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	f003 0303 	and.w	r3, r3, #3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f8f9 	bl	8003f76 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00b      	beq.n	8003da6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	f003 0310 	and.w	r3, r3, #16
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d006      	beq.n	8003da6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2210      	movs	r2, #16
 8003d9e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 f8fc 	bl	8003f9e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003da6:	6a3b      	ldr	r3, [r7, #32]
 8003da8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00b      	beq.n	8003dc8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	f003 0308 	and.w	r3, r3, #8
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d006      	beq.n	8003dc8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2208      	movs	r2, #8
 8003dc0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 f8f5 	bl	8003fb2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003dc8:	6a3b      	ldr	r3, [r7, #32]
 8003dca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d07b      	beq.n	8003eca <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	f003 0304 	and.w	r3, r3, #4
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d072      	beq.n	8003ec2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003ddc:	6a3b      	ldr	r3, [r7, #32]
 8003dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d008      	beq.n	8003df8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d003      	beq.n	8003df8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df2:	f043 0301 	orr.w	r3, r3, #1
 8003df6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003df8:	6a3b      	ldr	r3, [r7, #32]
 8003dfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d008      	beq.n	8003e14 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d003      	beq.n	8003e14 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	f043 0302 	orr.w	r3, r3, #2
 8003e12:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003e14:	6a3b      	ldr	r3, [r7, #32]
 8003e16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d008      	beq.n	8003e30 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d003      	beq.n	8003e30 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2a:	f043 0304 	orr.w	r3, r3, #4
 8003e2e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003e30:	6a3b      	ldr	r3, [r7, #32]
 8003e32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d043      	beq.n	8003ec2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d03e      	beq.n	8003ec2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003e4a:	2b60      	cmp	r3, #96	; 0x60
 8003e4c:	d02b      	beq.n	8003ea6 <HAL_CAN_IRQHandler+0x32a>
 8003e4e:	2b60      	cmp	r3, #96	; 0x60
 8003e50:	d82e      	bhi.n	8003eb0 <HAL_CAN_IRQHandler+0x334>
 8003e52:	2b50      	cmp	r3, #80	; 0x50
 8003e54:	d022      	beq.n	8003e9c <HAL_CAN_IRQHandler+0x320>
 8003e56:	2b50      	cmp	r3, #80	; 0x50
 8003e58:	d82a      	bhi.n	8003eb0 <HAL_CAN_IRQHandler+0x334>
 8003e5a:	2b40      	cmp	r3, #64	; 0x40
 8003e5c:	d019      	beq.n	8003e92 <HAL_CAN_IRQHandler+0x316>
 8003e5e:	2b40      	cmp	r3, #64	; 0x40
 8003e60:	d826      	bhi.n	8003eb0 <HAL_CAN_IRQHandler+0x334>
 8003e62:	2b30      	cmp	r3, #48	; 0x30
 8003e64:	d010      	beq.n	8003e88 <HAL_CAN_IRQHandler+0x30c>
 8003e66:	2b30      	cmp	r3, #48	; 0x30
 8003e68:	d822      	bhi.n	8003eb0 <HAL_CAN_IRQHandler+0x334>
 8003e6a:	2b10      	cmp	r3, #16
 8003e6c:	d002      	beq.n	8003e74 <HAL_CAN_IRQHandler+0x2f8>
 8003e6e:	2b20      	cmp	r3, #32
 8003e70:	d005      	beq.n	8003e7e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003e72:	e01d      	b.n	8003eb0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e76:	f043 0308 	orr.w	r3, r3, #8
 8003e7a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e7c:	e019      	b.n	8003eb2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e80:	f043 0310 	orr.w	r3, r3, #16
 8003e84:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e86:	e014      	b.n	8003eb2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8a:	f043 0320 	orr.w	r3, r3, #32
 8003e8e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e90:	e00f      	b.n	8003eb2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e98:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003e9a:	e00a      	b.n	8003eb2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ea2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ea4:	e005      	b.n	8003eb2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003eae:	e000      	b.n	8003eb2 <HAL_CAN_IRQHandler+0x336>
            break;
 8003eb0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	699a      	ldr	r2, [r3, #24]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003ec0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2204      	movs	r2, #4
 8003ec8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d008      	beq.n	8003ee2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f000 f872 	bl	8003fc6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003ee2:	bf00      	nop
 8003ee4:	3728      	adds	r7, #40	; 0x28
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003efe:	b480      	push	{r7}
 8003f00:	b083      	sub	sp, #12
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f26:	b480      	push	{r7}
 8003f28:	b083      	sub	sp, #12
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003f2e:	bf00      	nop
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr

08003f3a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b083      	sub	sp, #12
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	b083      	sub	sp, #12
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003f56:	bf00      	nop
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr

08003f62 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003f62:	b480      	push	{r7}
 8003f64:	b083      	sub	sp, #12
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003f76:	b480      	push	{r7}
 8003f78:	b083      	sub	sp, #12
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003f7e:	bf00      	nop
 8003f80:	370c      	adds	r7, #12
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr

08003f8a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003f8a:	b480      	push	{r7}
 8003f8c:	b083      	sub	sp, #12
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	b083      	sub	sp, #12
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003fa6:	bf00      	nop
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr

08003fb2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003fb2:	b480      	push	{r7}
 8003fb4:	b083      	sub	sp, #12
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003fba:	bf00      	nop
 8003fbc:	370c      	adds	r7, #12
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr

08003fc6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b083      	sub	sp, #12
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003fce:	bf00      	nop
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
	...

08003fdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fec:	4b0c      	ldr	r3, [pc, #48]	; (8004020 <__NVIC_SetPriorityGrouping+0x44>)
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ff2:	68ba      	ldr	r2, [r7, #8]
 8003ff4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004004:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004008:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800400c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800400e:	4a04      	ldr	r2, [pc, #16]	; (8004020 <__NVIC_SetPriorityGrouping+0x44>)
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	60d3      	str	r3, [r2, #12]
}
 8004014:	bf00      	nop
 8004016:	3714      	adds	r7, #20
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr
 8004020:	e000ed00 	.word	0xe000ed00

08004024 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004028:	4b04      	ldr	r3, [pc, #16]	; (800403c <__NVIC_GetPriorityGrouping+0x18>)
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	0a1b      	lsrs	r3, r3, #8
 800402e:	f003 0307 	and.w	r3, r3, #7
}
 8004032:	4618      	mov	r0, r3
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	e000ed00 	.word	0xe000ed00

08004040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	4603      	mov	r3, r0
 8004048:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800404a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404e:	2b00      	cmp	r3, #0
 8004050:	db0b      	blt.n	800406a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004052:	79fb      	ldrb	r3, [r7, #7]
 8004054:	f003 021f 	and.w	r2, r3, #31
 8004058:	4907      	ldr	r1, [pc, #28]	; (8004078 <__NVIC_EnableIRQ+0x38>)
 800405a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405e:	095b      	lsrs	r3, r3, #5
 8004060:	2001      	movs	r0, #1
 8004062:	fa00 f202 	lsl.w	r2, r0, r2
 8004066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	e000e100 	.word	0xe000e100

0800407c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	4603      	mov	r3, r0
 8004084:	6039      	str	r1, [r7, #0]
 8004086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800408c:	2b00      	cmp	r3, #0
 800408e:	db0a      	blt.n	80040a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	b2da      	uxtb	r2, r3
 8004094:	490c      	ldr	r1, [pc, #48]	; (80040c8 <__NVIC_SetPriority+0x4c>)
 8004096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800409a:	0112      	lsls	r2, r2, #4
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	440b      	add	r3, r1
 80040a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040a4:	e00a      	b.n	80040bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	4908      	ldr	r1, [pc, #32]	; (80040cc <__NVIC_SetPriority+0x50>)
 80040ac:	79fb      	ldrb	r3, [r7, #7]
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	3b04      	subs	r3, #4
 80040b4:	0112      	lsls	r2, r2, #4
 80040b6:	b2d2      	uxtb	r2, r2
 80040b8:	440b      	add	r3, r1
 80040ba:	761a      	strb	r2, [r3, #24]
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr
 80040c8:	e000e100 	.word	0xe000e100
 80040cc:	e000ed00 	.word	0xe000ed00

080040d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b089      	sub	sp, #36	; 0x24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f1c3 0307 	rsb	r3, r3, #7
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	bf28      	it	cs
 80040ee:	2304      	movcs	r3, #4
 80040f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	3304      	adds	r3, #4
 80040f6:	2b06      	cmp	r3, #6
 80040f8:	d902      	bls.n	8004100 <NVIC_EncodePriority+0x30>
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	3b03      	subs	r3, #3
 80040fe:	e000      	b.n	8004102 <NVIC_EncodePriority+0x32>
 8004100:	2300      	movs	r3, #0
 8004102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004104:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	fa02 f303 	lsl.w	r3, r2, r3
 800410e:	43da      	mvns	r2, r3
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	401a      	ands	r2, r3
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004118:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	fa01 f303 	lsl.w	r3, r1, r3
 8004122:	43d9      	mvns	r1, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004128:	4313      	orrs	r3, r2
         );
}
 800412a:	4618      	mov	r0, r3
 800412c:	3724      	adds	r7, #36	; 0x24
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
	...

08004138 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3b01      	subs	r3, #1
 8004144:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004148:	d301      	bcc.n	800414e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800414a:	2301      	movs	r3, #1
 800414c:	e00f      	b.n	800416e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800414e:	4a0a      	ldr	r2, [pc, #40]	; (8004178 <SysTick_Config+0x40>)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3b01      	subs	r3, #1
 8004154:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004156:	210f      	movs	r1, #15
 8004158:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800415c:	f7ff ff8e 	bl	800407c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004160:	4b05      	ldr	r3, [pc, #20]	; (8004178 <SysTick_Config+0x40>)
 8004162:	2200      	movs	r2, #0
 8004164:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004166:	4b04      	ldr	r3, [pc, #16]	; (8004178 <SysTick_Config+0x40>)
 8004168:	2207      	movs	r2, #7
 800416a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	e000e010 	.word	0xe000e010

0800417c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b07      	cmp	r3, #7
 8004188:	d00f      	beq.n	80041aa <HAL_NVIC_SetPriorityGrouping+0x2e>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2b06      	cmp	r3, #6
 800418e:	d00c      	beq.n	80041aa <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2b05      	cmp	r3, #5
 8004194:	d009      	beq.n	80041aa <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2b04      	cmp	r3, #4
 800419a:	d006      	beq.n	80041aa <HAL_NVIC_SetPriorityGrouping+0x2e>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b03      	cmp	r3, #3
 80041a0:	d003      	beq.n	80041aa <HAL_NVIC_SetPriorityGrouping+0x2e>
 80041a2:	2192      	movs	r1, #146	; 0x92
 80041a4:	4804      	ldr	r0, [pc, #16]	; (80041b8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80041a6:	f7fe f8da 	bl	800235e <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7ff ff16 	bl	8003fdc <__NVIC_SetPriorityGrouping>
}
 80041b0:	bf00      	nop
 80041b2:	3708      	adds	r7, #8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	08009bd4 	.word	0x08009bd4

080041bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	4603      	mov	r3, r0
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
 80041c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b0f      	cmp	r3, #15
 80041d2:	d903      	bls.n	80041dc <HAL_NVIC_SetPriority+0x20>
 80041d4:	21aa      	movs	r1, #170	; 0xaa
 80041d6:	480e      	ldr	r0, [pc, #56]	; (8004210 <HAL_NVIC_SetPriority+0x54>)
 80041d8:	f7fe f8c1 	bl	800235e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	2b0f      	cmp	r3, #15
 80041e0:	d903      	bls.n	80041ea <HAL_NVIC_SetPriority+0x2e>
 80041e2:	21ab      	movs	r1, #171	; 0xab
 80041e4:	480a      	ldr	r0, [pc, #40]	; (8004210 <HAL_NVIC_SetPriority+0x54>)
 80041e6:	f7fe f8ba 	bl	800235e <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80041ea:	f7ff ff1b 	bl	8004024 <__NVIC_GetPriorityGrouping>
 80041ee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	68b9      	ldr	r1, [r7, #8]
 80041f4:	6978      	ldr	r0, [r7, #20]
 80041f6:	f7ff ff6b 	bl	80040d0 <NVIC_EncodePriority>
 80041fa:	4602      	mov	r2, r0
 80041fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004200:	4611      	mov	r1, r2
 8004202:	4618      	mov	r0, r3
 8004204:	f7ff ff3a 	bl	800407c <__NVIC_SetPriority>
}
 8004208:	bf00      	nop
 800420a:	3718      	adds	r7, #24
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	08009bd4 	.word	0x08009bd4

08004214 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	4603      	mov	r3, r0
 800421c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800421e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004222:	2b00      	cmp	r3, #0
 8004224:	da03      	bge.n	800422e <HAL_NVIC_EnableIRQ+0x1a>
 8004226:	21be      	movs	r1, #190	; 0xbe
 8004228:	4805      	ldr	r0, [pc, #20]	; (8004240 <HAL_NVIC_EnableIRQ+0x2c>)
 800422a:	f7fe f898 	bl	800235e <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800422e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004232:	4618      	mov	r0, r3
 8004234:	f7ff ff04 	bl	8004040 <__NVIC_EnableIRQ>
}
 8004238:	bf00      	nop
 800423a:	3708      	adds	r7, #8
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	08009bd4 	.word	0x08009bd4

08004244 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f7ff ff73 	bl	8004138 <SysTick_Config>
 8004252:	4603      	mov	r3, r0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3708      	adds	r7, #8
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b04      	cmp	r3, #4
 8004268:	d007      	beq.n	800427a <HAL_SYSTICK_CLKSourceConfig+0x1e>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d004      	beq.n	800427a <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8004270:	f240 11c9 	movw	r1, #457	; 0x1c9
 8004274:	480b      	ldr	r0, [pc, #44]	; (80042a4 <HAL_SYSTICK_CLKSourceConfig+0x48>)
 8004276:	f7fe f872 	bl	800235e <assert_failed>
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b04      	cmp	r3, #4
 800427e:	d106      	bne.n	800428e <HAL_SYSTICK_CLKSourceConfig+0x32>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8004280:	4b09      	ldr	r3, [pc, #36]	; (80042a8 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a08      	ldr	r2, [pc, #32]	; (80042a8 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004286:	f043 0304 	orr.w	r3, r3, #4
 800428a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800428c:	e005      	b.n	800429a <HAL_SYSTICK_CLKSourceConfig+0x3e>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800428e:	4b06      	ldr	r3, [pc, #24]	; (80042a8 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a05      	ldr	r2, [pc, #20]	; (80042a8 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004294:	f023 0304 	bic.w	r3, r3, #4
 8004298:	6013      	str	r3, [r2, #0]
}
 800429a:	bf00      	nop
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	08009bd4 	.word	0x08009bd4
 80042a8:	e000e010 	.word	0xe000e010

080042ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80042b8:	f7fe fe0e 	bl	8002ed8 <HAL_GetTick>
 80042bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d101      	bne.n	80042c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e204      	b.n	80046d2 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a97      	ldr	r2, [pc, #604]	; (800452c <HAL_DMA_Init+0x280>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d04e      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a96      	ldr	r2, [pc, #600]	; (8004530 <HAL_DMA_Init+0x284>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d049      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a94      	ldr	r2, [pc, #592]	; (8004534 <HAL_DMA_Init+0x288>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d044      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a93      	ldr	r2, [pc, #588]	; (8004538 <HAL_DMA_Init+0x28c>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d03f      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a91      	ldr	r2, [pc, #580]	; (800453c <HAL_DMA_Init+0x290>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d03a      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a90      	ldr	r2, [pc, #576]	; (8004540 <HAL_DMA_Init+0x294>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d035      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a8e      	ldr	r2, [pc, #568]	; (8004544 <HAL_DMA_Init+0x298>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d030      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a8d      	ldr	r2, [pc, #564]	; (8004548 <HAL_DMA_Init+0x29c>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d02b      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a8b      	ldr	r2, [pc, #556]	; (800454c <HAL_DMA_Init+0x2a0>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d026      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a8a      	ldr	r2, [pc, #552]	; (8004550 <HAL_DMA_Init+0x2a4>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d021      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a88      	ldr	r2, [pc, #544]	; (8004554 <HAL_DMA_Init+0x2a8>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d01c      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a87      	ldr	r2, [pc, #540]	; (8004558 <HAL_DMA_Init+0x2ac>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d017      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a85      	ldr	r2, [pc, #532]	; (800455c <HAL_DMA_Init+0x2b0>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d012      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a84      	ldr	r2, [pc, #528]	; (8004560 <HAL_DMA_Init+0x2b4>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d00d      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a82      	ldr	r2, [pc, #520]	; (8004564 <HAL_DMA_Init+0x2b8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d008      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a81      	ldr	r2, [pc, #516]	; (8004568 <HAL_DMA_Init+0x2bc>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d003      	beq.n	8004370 <HAL_DMA_Init+0xc4>
 8004368:	21b8      	movs	r1, #184	; 0xb8
 800436a:	4880      	ldr	r0, [pc, #512]	; (800456c <HAL_DMA_Init+0x2c0>)
 800436c:	f7fd fff7 	bl	800235e <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d026      	beq.n	80043c6 <HAL_DMA_Init+0x11a>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004380:	d021      	beq.n	80043c6 <HAL_DMA_Init+0x11a>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800438a:	d01c      	beq.n	80043c6 <HAL_DMA_Init+0x11a>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8004394:	d017      	beq.n	80043c6 <HAL_DMA_Init+0x11a>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800439e:	d012      	beq.n	80043c6 <HAL_DMA_Init+0x11a>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 80043a8:	d00d      	beq.n	80043c6 <HAL_DMA_Init+0x11a>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80043b2:	d008      	beq.n	80043c6 <HAL_DMA_Init+0x11a>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 80043bc:	d003      	beq.n	80043c6 <HAL_DMA_Init+0x11a>
 80043be:	21b9      	movs	r1, #185	; 0xb9
 80043c0:	486a      	ldr	r0, [pc, #424]	; (800456c <HAL_DMA_Init+0x2c0>)
 80043c2:	f7fd ffcc 	bl	800235e <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00b      	beq.n	80043e6 <HAL_DMA_Init+0x13a>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	2b40      	cmp	r3, #64	; 0x40
 80043d4:	d007      	beq.n	80043e6 <HAL_DMA_Init+0x13a>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	2b80      	cmp	r3, #128	; 0x80
 80043dc:	d003      	beq.n	80043e6 <HAL_DMA_Init+0x13a>
 80043de:	21ba      	movs	r1, #186	; 0xba
 80043e0:	4862      	ldr	r0, [pc, #392]	; (800456c <HAL_DMA_Init+0x2c0>)
 80043e2:	f7fd ffbc 	bl	800235e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043ee:	d007      	beq.n	8004400 <HAL_DMA_Init+0x154>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <HAL_DMA_Init+0x154>
 80043f8:	21bb      	movs	r1, #187	; 0xbb
 80043fa:	485c      	ldr	r0, [pc, #368]	; (800456c <HAL_DMA_Init+0x2c0>)
 80043fc:	f7fd ffaf 	bl	800235e <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004408:	d007      	beq.n	800441a <HAL_DMA_Init+0x16e>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_DMA_Init+0x16e>
 8004412:	21bc      	movs	r1, #188	; 0xbc
 8004414:	4855      	ldr	r0, [pc, #340]	; (800456c <HAL_DMA_Init+0x2c0>)
 8004416:	f7fd ffa2 	bl	800235e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00d      	beq.n	800443e <HAL_DMA_Init+0x192>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800442a:	d008      	beq.n	800443e <HAL_DMA_Init+0x192>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	695b      	ldr	r3, [r3, #20]
 8004430:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004434:	d003      	beq.n	800443e <HAL_DMA_Init+0x192>
 8004436:	21bd      	movs	r1, #189	; 0xbd
 8004438:	484c      	ldr	r0, [pc, #304]	; (800456c <HAL_DMA_Init+0x2c0>)
 800443a:	f7fd ff90 	bl	800235e <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00d      	beq.n	8004462 <HAL_DMA_Init+0x1b6>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800444e:	d008      	beq.n	8004462 <HAL_DMA_Init+0x1b6>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004458:	d003      	beq.n	8004462 <HAL_DMA_Init+0x1b6>
 800445a:	21be      	movs	r1, #190	; 0xbe
 800445c:	4843      	ldr	r0, [pc, #268]	; (800456c <HAL_DMA_Init+0x2c0>)
 800445e:	f7fd ff7e 	bl	800235e <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00c      	beq.n	8004484 <HAL_DMA_Init+0x1d8>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004472:	d007      	beq.n	8004484 <HAL_DMA_Init+0x1d8>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	69db      	ldr	r3, [r3, #28]
 8004478:	2b20      	cmp	r3, #32
 800447a:	d003      	beq.n	8004484 <HAL_DMA_Init+0x1d8>
 800447c:	21bf      	movs	r1, #191	; 0xbf
 800447e:	483b      	ldr	r0, [pc, #236]	; (800456c <HAL_DMA_Init+0x2c0>)
 8004480:	f7fd ff6d 	bl	800235e <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a1b      	ldr	r3, [r3, #32]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d012      	beq.n	80044b2 <HAL_DMA_Init+0x206>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004494:	d00d      	beq.n	80044b2 <HAL_DMA_Init+0x206>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800449e:	d008      	beq.n	80044b2 <HAL_DMA_Init+0x206>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a1b      	ldr	r3, [r3, #32]
 80044a4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80044a8:	d003      	beq.n	80044b2 <HAL_DMA_Init+0x206>
 80044aa:	21c0      	movs	r1, #192	; 0xc0
 80044ac:	482f      	ldr	r0, [pc, #188]	; (800456c <HAL_DMA_Init+0x2c0>)
 80044ae:	f7fd ff56 	bl	800235e <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d007      	beq.n	80044ca <HAL_DMA_Init+0x21e>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d003      	beq.n	80044ca <HAL_DMA_Init+0x21e>
 80044c2:	21c1      	movs	r1, #193	; 0xc1
 80044c4:	4829      	ldr	r0, [pc, #164]	; (800456c <HAL_DMA_Init+0x2c0>)
 80044c6:	f7fd ff4a 	bl	800235e <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d065      	beq.n	800459e <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00f      	beq.n	80044fa <HAL_DMA_Init+0x24e>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d00b      	beq.n	80044fa <HAL_DMA_Init+0x24e>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d007      	beq.n	80044fa <HAL_DMA_Init+0x24e>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ee:	2b03      	cmp	r3, #3
 80044f0:	d003      	beq.n	80044fa <HAL_DMA_Init+0x24e>
 80044f2:	21c6      	movs	r1, #198	; 0xc6
 80044f4:	481d      	ldr	r0, [pc, #116]	; (800456c <HAL_DMA_Init+0x2c0>)
 80044f6:	f7fd ff32 	bl	800235e <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d036      	beq.n	8004570 <HAL_DMA_Init+0x2c4>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004506:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800450a:	d031      	beq.n	8004570 <HAL_DMA_Init+0x2c4>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004510:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004514:	d02c      	beq.n	8004570 <HAL_DMA_Init+0x2c4>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800451e:	d027      	beq.n	8004570 <HAL_DMA_Init+0x2c4>
 8004520:	21c7      	movs	r1, #199	; 0xc7
 8004522:	4812      	ldr	r0, [pc, #72]	; (800456c <HAL_DMA_Init+0x2c0>)
 8004524:	f7fd ff1b 	bl	800235e <assert_failed>
 8004528:	e022      	b.n	8004570 <HAL_DMA_Init+0x2c4>
 800452a:	bf00      	nop
 800452c:	40026010 	.word	0x40026010
 8004530:	40026028 	.word	0x40026028
 8004534:	40026040 	.word	0x40026040
 8004538:	40026058 	.word	0x40026058
 800453c:	40026070 	.word	0x40026070
 8004540:	40026088 	.word	0x40026088
 8004544:	400260a0 	.word	0x400260a0
 8004548:	400260b8 	.word	0x400260b8
 800454c:	40026410 	.word	0x40026410
 8004550:	40026428 	.word	0x40026428
 8004554:	40026440 	.word	0x40026440
 8004558:	40026458 	.word	0x40026458
 800455c:	40026470 	.word	0x40026470
 8004560:	40026488 	.word	0x40026488
 8004564:	400264a0 	.word	0x400264a0
 8004568:	400264b8 	.word	0x400264b8
 800456c:	08009c10 	.word	0x08009c10
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004574:	2b00      	cmp	r3, #0
 8004576:	d012      	beq.n	800459e <HAL_DMA_Init+0x2f2>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004580:	d00d      	beq.n	800459e <HAL_DMA_Init+0x2f2>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004586:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800458a:	d008      	beq.n	800459e <HAL_DMA_Init+0x2f2>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004590:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004594:	d003      	beq.n	800459e <HAL_DMA_Init+0x2f2>
 8004596:	21c8      	movs	r1, #200	; 0xc8
 8004598:	4850      	ldr	r0, [pc, #320]	; (80046dc <HAL_DMA_Init+0x430>)
 800459a:	f7fd fee0 	bl	800235e <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2202      	movs	r2, #2
 80045aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 0201 	bic.w	r2, r2, #1
 80045bc:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045be:	e00f      	b.n	80045e0 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045c0:	f7fe fc8a 	bl	8002ed8 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b05      	cmp	r3, #5
 80045cc:	d908      	bls.n	80045e0 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2220      	movs	r2, #32
 80045d2:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2203      	movs	r2, #3
 80045d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e078      	b.n	80046d2 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1e8      	bne.n	80045c0 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	4b39      	ldr	r3, [pc, #228]	; (80046e0 <HAL_DMA_Init+0x434>)
 80045fa:	4013      	ands	r3, r2
 80045fc:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685a      	ldr	r2, [r3, #4]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800460c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004618:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004624:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	4313      	orrs	r3, r2
 8004630:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004636:	2b04      	cmp	r3, #4
 8004638:	d107      	bne.n	800464a <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	4313      	orrs	r3, r2
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	4313      	orrs	r3, r2
 8004648:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	697a      	ldr	r2, [r7, #20]
 8004650:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f023 0307 	bic.w	r3, r3, #7
 8004660:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	4313      	orrs	r3, r2
 800466a:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004670:	2b04      	cmp	r3, #4
 8004672:	d117      	bne.n	80046a4 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	4313      	orrs	r3, r2
 800467c:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00e      	beq.n	80046a4 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f9ec 	bl	8004a64 <DMA_CheckFifoParam>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d008      	beq.n	80046a4 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2240      	movs	r2, #64	; 0x40
 8004696:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80046a0:	2301      	movs	r3, #1
 80046a2:	e016      	b.n	80046d2 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f9a3 	bl	80049f8 <DMA_CalcBaseAndBitshift>
 80046b2:	4603      	mov	r3, r0
 80046b4:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ba:	223f      	movs	r2, #63	; 0x3f
 80046bc:	409a      	lsls	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3718      	adds	r7, #24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	08009c10 	.word	0x08009c10
 80046e0:	f010803f 	.word	0xf010803f

080046e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80046f0:	4b92      	ldr	r3, [pc, #584]	; (800493c <HAL_DMA_IRQHandler+0x258>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a92      	ldr	r2, [pc, #584]	; (8004940 <HAL_DMA_IRQHandler+0x25c>)
 80046f6:	fba2 2303 	umull	r2, r3, r2, r3
 80046fa:	0a9b      	lsrs	r3, r3, #10
 80046fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004702:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800470e:	2208      	movs	r2, #8
 8004710:	409a      	lsls	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	4013      	ands	r3, r2
 8004716:	2b00      	cmp	r3, #0
 8004718:	d01a      	beq.n	8004750 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0304 	and.w	r3, r3, #4
 8004724:	2b00      	cmp	r3, #0
 8004726:	d013      	beq.n	8004750 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0204 	bic.w	r2, r2, #4
 8004736:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800473c:	2208      	movs	r2, #8
 800473e:	409a      	lsls	r2, r3
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004748:	f043 0201 	orr.w	r2, r3, #1
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004754:	2201      	movs	r2, #1
 8004756:	409a      	lsls	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	4013      	ands	r3, r2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d012      	beq.n	8004786 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00b      	beq.n	8004786 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004772:	2201      	movs	r2, #1
 8004774:	409a      	lsls	r2, r3
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800477e:	f043 0202 	orr.w	r2, r3, #2
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800478a:	2204      	movs	r2, #4
 800478c:	409a      	lsls	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	4013      	ands	r3, r2
 8004792:	2b00      	cmp	r3, #0
 8004794:	d012      	beq.n	80047bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00b      	beq.n	80047bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047a8:	2204      	movs	r2, #4
 80047aa:	409a      	lsls	r2, r3
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b4:	f043 0204 	orr.w	r2, r3, #4
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c0:	2210      	movs	r2, #16
 80047c2:	409a      	lsls	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	4013      	ands	r3, r2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d043      	beq.n	8004854 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0308 	and.w	r3, r3, #8
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d03c      	beq.n	8004854 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047de:	2210      	movs	r2, #16
 80047e0:	409a      	lsls	r2, r3
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d018      	beq.n	8004826 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d108      	bne.n	8004814 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004806:	2b00      	cmp	r3, #0
 8004808:	d024      	beq.n	8004854 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	4798      	blx	r3
 8004812:	e01f      	b.n	8004854 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01b      	beq.n	8004854 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	4798      	blx	r3
 8004824:	e016      	b.n	8004854 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004830:	2b00      	cmp	r3, #0
 8004832:	d107      	bne.n	8004844 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f022 0208 	bic.w	r2, r2, #8
 8004842:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004858:	2220      	movs	r2, #32
 800485a:	409a      	lsls	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	4013      	ands	r3, r2
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 808e 	beq.w	8004982 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0310 	and.w	r3, r3, #16
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 8086 	beq.w	8004982 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800487a:	2220      	movs	r2, #32
 800487c:	409a      	lsls	r2, r3
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b05      	cmp	r3, #5
 800488c:	d136      	bne.n	80048fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0216 	bic.w	r2, r2, #22
 800489c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	695a      	ldr	r2, [r3, #20]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d103      	bne.n	80048be <HAL_DMA_IRQHandler+0x1da>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d007      	beq.n	80048ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0208 	bic.w	r2, r2, #8
 80048cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048d2:	223f      	movs	r2, #63	; 0x3f
 80048d4:	409a      	lsls	r2, r3
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d07d      	beq.n	80049ee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	4798      	blx	r3
        }
        return;
 80048fa:	e078      	b.n	80049ee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d01c      	beq.n	8004944 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d108      	bne.n	800492a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800491c:	2b00      	cmp	r3, #0
 800491e:	d030      	beq.n	8004982 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	4798      	blx	r3
 8004928:	e02b      	b.n	8004982 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800492e:	2b00      	cmp	r3, #0
 8004930:	d027      	beq.n	8004982 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	4798      	blx	r3
 800493a:	e022      	b.n	8004982 <HAL_DMA_IRQHandler+0x29e>
 800493c:	20000128 	.word	0x20000128
 8004940:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800494e:	2b00      	cmp	r3, #0
 8004950:	d10f      	bne.n	8004972 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 0210 	bic.w	r2, r2, #16
 8004960:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004976:	2b00      	cmp	r3, #0
 8004978:	d003      	beq.n	8004982 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004986:	2b00      	cmp	r3, #0
 8004988:	d032      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	2b00      	cmp	r3, #0
 8004994:	d022      	beq.n	80049dc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2205      	movs	r2, #5
 800499a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 0201 	bic.w	r2, r2, #1
 80049ac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	3301      	adds	r3, #1
 80049b2:	60bb      	str	r3, [r7, #8]
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d307      	bcc.n	80049ca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0301 	and.w	r3, r3, #1
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d1f2      	bne.n	80049ae <HAL_DMA_IRQHandler+0x2ca>
 80049c8:	e000      	b.n	80049cc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80049ca:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d005      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	4798      	blx	r3
 80049ec:	e000      	b.n	80049f0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80049ee:	bf00      	nop
    }
  }
}
 80049f0:	3718      	adds	r7, #24
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop

080049f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	3b10      	subs	r3, #16
 8004a08:	4a14      	ldr	r2, [pc, #80]	; (8004a5c <DMA_CalcBaseAndBitshift+0x64>)
 8004a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0e:	091b      	lsrs	r3, r3, #4
 8004a10:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004a12:	4a13      	ldr	r2, [pc, #76]	; (8004a60 <DMA_CalcBaseAndBitshift+0x68>)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4413      	add	r3, r2
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2b03      	cmp	r3, #3
 8004a24:	d909      	bls.n	8004a3a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a2e:	f023 0303 	bic.w	r3, r3, #3
 8004a32:	1d1a      	adds	r2, r3, #4
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	659a      	str	r2, [r3, #88]	; 0x58
 8004a38:	e007      	b.n	8004a4a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a42:	f023 0303 	bic.w	r3, r3, #3
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	aaaaaaab 	.word	0xaaaaaaab
 8004a60:	08009e48 	.word	0x08009e48

08004a64 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b085      	sub	sp, #20
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a74:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	699b      	ldr	r3, [r3, #24]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d11f      	bne.n	8004abe <DMA_CheckFifoParam+0x5a>
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	2b03      	cmp	r3, #3
 8004a82:	d856      	bhi.n	8004b32 <DMA_CheckFifoParam+0xce>
 8004a84:	a201      	add	r2, pc, #4	; (adr r2, 8004a8c <DMA_CheckFifoParam+0x28>)
 8004a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a8a:	bf00      	nop
 8004a8c:	08004a9d 	.word	0x08004a9d
 8004a90:	08004aaf 	.word	0x08004aaf
 8004a94:	08004a9d 	.word	0x08004a9d
 8004a98:	08004b33 	.word	0x08004b33
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d046      	beq.n	8004b36 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004aac:	e043      	b.n	8004b36 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ab6:	d140      	bne.n	8004b3a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004abc:	e03d      	b.n	8004b3a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ac6:	d121      	bne.n	8004b0c <DMA_CheckFifoParam+0xa8>
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2b03      	cmp	r3, #3
 8004acc:	d837      	bhi.n	8004b3e <DMA_CheckFifoParam+0xda>
 8004ace:	a201      	add	r2, pc, #4	; (adr r2, 8004ad4 <DMA_CheckFifoParam+0x70>)
 8004ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad4:	08004ae5 	.word	0x08004ae5
 8004ad8:	08004aeb 	.word	0x08004aeb
 8004adc:	08004ae5 	.word	0x08004ae5
 8004ae0:	08004afd 	.word	0x08004afd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ae8:	e030      	b.n	8004b4c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d025      	beq.n	8004b42 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004afa:	e022      	b.n	8004b42 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b00:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b04:	d11f      	bne.n	8004b46 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004b0a:	e01c      	b.n	8004b46 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d903      	bls.n	8004b1a <DMA_CheckFifoParam+0xb6>
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2b03      	cmp	r3, #3
 8004b16:	d003      	beq.n	8004b20 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004b18:	e018      	b.n	8004b4c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	73fb      	strb	r3, [r7, #15]
      break;
 8004b1e:	e015      	b.n	8004b4c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00e      	beq.n	8004b4a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b30:	e00b      	b.n	8004b4a <DMA_CheckFifoParam+0xe6>
      break;
 8004b32:	bf00      	nop
 8004b34:	e00a      	b.n	8004b4c <DMA_CheckFifoParam+0xe8>
      break;
 8004b36:	bf00      	nop
 8004b38:	e008      	b.n	8004b4c <DMA_CheckFifoParam+0xe8>
      break;
 8004b3a:	bf00      	nop
 8004b3c:	e006      	b.n	8004b4c <DMA_CheckFifoParam+0xe8>
      break;
 8004b3e:	bf00      	nop
 8004b40:	e004      	b.n	8004b4c <DMA_CheckFifoParam+0xe8>
      break;
 8004b42:	bf00      	nop
 8004b44:	e002      	b.n	8004b4c <DMA_CheckFifoParam+0xe8>
      break;   
 8004b46:	bf00      	nop
 8004b48:	e000      	b.n	8004b4c <DMA_CheckFifoParam+0xe8>
      break;
 8004b4a:	bf00      	nop
    }
  } 
  
  return status; 
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop

08004b5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b088      	sub	sp, #32
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b66:	2300      	movs	r3, #0
 8004b68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a45      	ldr	r2, [pc, #276]	; (8004c8c <HAL_GPIO_Init+0x130>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d02b      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a44      	ldr	r2, [pc, #272]	; (8004c90 <HAL_GPIO_Init+0x134>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d027      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a43      	ldr	r2, [pc, #268]	; (8004c94 <HAL_GPIO_Init+0x138>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d023      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a42      	ldr	r2, [pc, #264]	; (8004c98 <HAL_GPIO_Init+0x13c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d01f      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a41      	ldr	r2, [pc, #260]	; (8004c9c <HAL_GPIO_Init+0x140>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d01b      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a40      	ldr	r2, [pc, #256]	; (8004ca0 <HAL_GPIO_Init+0x144>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d017      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a3f      	ldr	r2, [pc, #252]	; (8004ca4 <HAL_GPIO_Init+0x148>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d013      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a3e      	ldr	r2, [pc, #248]	; (8004ca8 <HAL_GPIO_Init+0x14c>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d00f      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a3d      	ldr	r2, [pc, #244]	; (8004cac <HAL_GPIO_Init+0x150>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d00b      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a3c      	ldr	r2, [pc, #240]	; (8004cb0 <HAL_GPIO_Init+0x154>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d007      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a3b      	ldr	r2, [pc, #236]	; (8004cb4 <HAL_GPIO_Init+0x158>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d003      	beq.n	8004bd2 <HAL_GPIO_Init+0x76>
 8004bca:	21b3      	movs	r1, #179	; 0xb3
 8004bcc:	483a      	ldr	r0, [pc, #232]	; (8004cb8 <HAL_GPIO_Init+0x15c>)
 8004bce:	f7fd fbc6 	bl	800235e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d005      	beq.n	8004be8 <HAL_GPIO_Init+0x8c>
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	0c1b      	lsrs	r3, r3, #16
 8004be2:	041b      	lsls	r3, r3, #16
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d003      	beq.n	8004bf0 <HAL_GPIO_Init+0x94>
 8004be8:	21b4      	movs	r1, #180	; 0xb4
 8004bea:	4833      	ldr	r0, [pc, #204]	; (8004cb8 <HAL_GPIO_Init+0x15c>)
 8004bec:	f7fd fbb7 	bl	800235e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d035      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d031      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	2b11      	cmp	r3, #17
 8004c06:	d02d      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d029      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	2b12      	cmp	r3, #18
 8004c16:	d025      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	4a27      	ldr	r2, [pc, #156]	; (8004cbc <HAL_GPIO_Init+0x160>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d020      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	4a26      	ldr	r2, [pc, #152]	; (8004cc0 <HAL_GPIO_Init+0x164>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d01b      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	4a24      	ldr	r2, [pc, #144]	; (8004cc4 <HAL_GPIO_Init+0x168>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d016      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	4a23      	ldr	r2, [pc, #140]	; (8004cc8 <HAL_GPIO_Init+0x16c>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d011      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	4a21      	ldr	r2, [pc, #132]	; (8004ccc <HAL_GPIO_Init+0x170>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d00c      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	4a20      	ldr	r2, [pc, #128]	; (8004cd0 <HAL_GPIO_Init+0x174>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d007      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b03      	cmp	r3, #3
 8004c5a:	d003      	beq.n	8004c64 <HAL_GPIO_Init+0x108>
 8004c5c:	21b5      	movs	r1, #181	; 0xb5
 8004c5e:	4816      	ldr	r0, [pc, #88]	; (8004cb8 <HAL_GPIO_Init+0x15c>)
 8004c60:	f7fd fb7d 	bl	800235e <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00b      	beq.n	8004c84 <HAL_GPIO_Init+0x128>
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d007      	beq.n	8004c84 <HAL_GPIO_Init+0x128>
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d003      	beq.n	8004c84 <HAL_GPIO_Init+0x128>
 8004c7c:	21b6      	movs	r1, #182	; 0xb6
 8004c7e:	480e      	ldr	r0, [pc, #56]	; (8004cb8 <HAL_GPIO_Init+0x15c>)
 8004c80:	f7fd fb6d 	bl	800235e <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c84:	2300      	movs	r3, #0
 8004c86:	61fb      	str	r3, [r7, #28]
 8004c88:	e270      	b.n	800516c <HAL_GPIO_Init+0x610>
 8004c8a:	bf00      	nop
 8004c8c:	40020000 	.word	0x40020000
 8004c90:	40020400 	.word	0x40020400
 8004c94:	40020800 	.word	0x40020800
 8004c98:	40020c00 	.word	0x40020c00
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	40021400 	.word	0x40021400
 8004ca4:	40021800 	.word	0x40021800
 8004ca8:	40021c00 	.word	0x40021c00
 8004cac:	40022000 	.word	0x40022000
 8004cb0:	40022400 	.word	0x40022400
 8004cb4:	40022800 	.word	0x40022800
 8004cb8:	08009c48 	.word	0x08009c48
 8004cbc:	10110000 	.word	0x10110000
 8004cc0:	10210000 	.word	0x10210000
 8004cc4:	10310000 	.word	0x10310000
 8004cc8:	10120000 	.word	0x10120000
 8004ccc:	10220000 	.word	0x10220000
 8004cd0:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	f040 823a 	bne.w	8005166 <HAL_GPIO_Init+0x60a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d00b      	beq.n	8004d12 <HAL_GPIO_Init+0x1b6>
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d007      	beq.n	8004d12 <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d06:	2b11      	cmp	r3, #17
 8004d08:	d003      	beq.n	8004d12 <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	2b12      	cmp	r3, #18
 8004d10:	d144      	bne.n	8004d9c <HAL_GPIO_Init+0x240>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00f      	beq.n	8004d3a <HAL_GPIO_Init+0x1de>
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d00b      	beq.n	8004d3a <HAL_GPIO_Init+0x1de>
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	d007      	beq.n	8004d3a <HAL_GPIO_Init+0x1de>
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	2b03      	cmp	r3, #3
 8004d30:	d003      	beq.n	8004d3a <HAL_GPIO_Init+0x1de>
 8004d32:	21c8      	movs	r1, #200	; 0xc8
 8004d34:	489a      	ldr	r0, [pc, #616]	; (8004fa0 <HAL_GPIO_Init+0x444>)
 8004d36:	f7fd fb12 	bl	800235e <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	005b      	lsls	r3, r3, #1
 8004d44:	2203      	movs	r2, #3
 8004d46:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4a:	43db      	mvns	r3, r3
 8004d4c:	69ba      	ldr	r2, [r7, #24]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	69ba      	ldr	r2, [r7, #24]
 8004d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d70:	2201      	movs	r2, #1
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	43db      	mvns	r3, r3
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	091b      	lsrs	r3, r3, #4
 8004d86:	f003 0201 	and.w	r2, r3, #1
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	69ba      	ldr	r2, [r7, #24]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	005b      	lsls	r3, r3, #1
 8004da6:	2203      	movs	r2, #3
 8004da8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dac:	43db      	mvns	r3, r3
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	4013      	ands	r3, r2
 8004db2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	689a      	ldr	r2, [r3, #8]
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	005b      	lsls	r3, r3, #1
 8004dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d004      	beq.n	8004dde <HAL_GPIO_Init+0x282>
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	2b12      	cmp	r3, #18
 8004dda:	f040 80e3 	bne.w	8004fa4 <HAL_GPIO_Init+0x448>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	f000 80b6 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	691b      	ldr	r3, [r3, #16]
 8004dec:	2b09      	cmp	r3, #9
 8004dee:	f000 80b1 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f000 80ac 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 80a7 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f000 80a2 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 809d 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	f000 8098 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	f000 8093 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	f000 808e 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	f000 8089 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	f000 8084 	beq.w	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	2b03      	cmp	r3, #3
 8004e52:	d07f      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	2b04      	cmp	r3, #4
 8004e5a:	d07b      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	2b04      	cmp	r3, #4
 8004e62:	d077      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d073      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	2b05      	cmp	r3, #5
 8004e72:	d06f      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	2b05      	cmp	r3, #5
 8004e7a:	d06b      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	2b09      	cmp	r3, #9
 8004e82:	d067      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	2b06      	cmp	r3, #6
 8004e8a:	d063      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	2b09      	cmp	r3, #9
 8004e92:	d05f      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	2b07      	cmp	r3, #7
 8004e9a:	d05b      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	2b07      	cmp	r3, #7
 8004ea2:	d057      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	691b      	ldr	r3, [r3, #16]
 8004ea8:	2b07      	cmp	r3, #7
 8004eaa:	d053      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	2b08      	cmp	r3, #8
 8004eb2:	d04f      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	2b08      	cmp	r3, #8
 8004eba:	d04b      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	2b08      	cmp	r3, #8
 8004ec2:	d047      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	2b09      	cmp	r3, #9
 8004eca:	d043      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	2b09      	cmp	r3, #9
 8004ed2:	d03f      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	2b0a      	cmp	r3, #10
 8004eda:	d03b      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	2b0a      	cmp	r3, #10
 8004ee2:	d037      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	2b0b      	cmp	r3, #11
 8004eea:	d033      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	2b0c      	cmp	r3, #12
 8004ef2:	d02f      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	2b0c      	cmp	r3, #12
 8004efa:	d02b      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	2b0d      	cmp	r3, #13
 8004f02:	d027      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	2b0f      	cmp	r3, #15
 8004f0a:	d023      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	2b05      	cmp	r3, #5
 8004f12:	d01f      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	2b05      	cmp	r3, #5
 8004f1a:	d01b      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	2b05      	cmp	r3, #5
 8004f22:	d017      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	2b08      	cmp	r3, #8
 8004f2a:	d013      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	2b08      	cmp	r3, #8
 8004f32:	d00f      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	2b0c      	cmp	r3, #12
 8004f3a:	d00b      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	691b      	ldr	r3, [r3, #16]
 8004f40:	2b06      	cmp	r3, #6
 8004f42:	d007      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	691b      	ldr	r3, [r3, #16]
 8004f48:	2b0e      	cmp	r3, #14
 8004f4a:	d003      	beq.n	8004f54 <HAL_GPIO_Init+0x3f8>
 8004f4c:	21e0      	movs	r1, #224	; 0xe0
 8004f4e:	4814      	ldr	r0, [pc, #80]	; (8004fa0 <HAL_GPIO_Init+0x444>)
 8004f50:	f7fd fa05 	bl	800235e <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	08da      	lsrs	r2, r3, #3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3208      	adds	r2, #8
 8004f5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	f003 0307 	and.w	r3, r3, #7
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	220f      	movs	r2, #15
 8004f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f70:	43db      	mvns	r3, r3
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	4013      	ands	r3, r2
 8004f76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	691a      	ldr	r2, [r3, #16]
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	f003 0307 	and.w	r3, r3, #7
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	fa02 f303 	lsl.w	r3, r2, r3
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	08da      	lsrs	r2, r3, #3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	3208      	adds	r2, #8
 8004f96:	69b9      	ldr	r1, [r7, #24]
 8004f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004f9c:	e002      	b.n	8004fa4 <HAL_GPIO_Init+0x448>
 8004f9e:	bf00      	nop
 8004fa0:	08009c48 	.word	0x08009c48
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	005b      	lsls	r3, r3, #1
 8004fae:	2203      	movs	r2, #3
 8004fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb4:	43db      	mvns	r3, r3
 8004fb6:	69ba      	ldr	r2, [r7, #24]
 8004fb8:	4013      	ands	r3, r2
 8004fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	f003 0203 	and.w	r2, r3, #3
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	005b      	lsls	r3, r3, #1
 8004fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	69ba      	ldr	r2, [r7, #24]
 8004fd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 80c0 	beq.w	8005166 <HAL_GPIO_Init+0x60a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	60fb      	str	r3, [r7, #12]
 8004fea:	4b65      	ldr	r3, [pc, #404]	; (8005180 <HAL_GPIO_Init+0x624>)
 8004fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fee:	4a64      	ldr	r2, [pc, #400]	; (8005180 <HAL_GPIO_Init+0x624>)
 8004ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8004ff6:	4b62      	ldr	r3, [pc, #392]	; (8005180 <HAL_GPIO_Init+0x624>)
 8004ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005002:	4a60      	ldr	r2, [pc, #384]	; (8005184 <HAL_GPIO_Init+0x628>)
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	089b      	lsrs	r3, r3, #2
 8005008:	3302      	adds	r3, #2
 800500a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800500e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	f003 0303 	and.w	r3, r3, #3
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	220f      	movs	r2, #15
 800501a:	fa02 f303 	lsl.w	r3, r2, r3
 800501e:	43db      	mvns	r3, r3
 8005020:	69ba      	ldr	r2, [r7, #24]
 8005022:	4013      	ands	r3, r2
 8005024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a57      	ldr	r2, [pc, #348]	; (8005188 <HAL_GPIO_Init+0x62c>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d037      	beq.n	800509e <HAL_GPIO_Init+0x542>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a56      	ldr	r2, [pc, #344]	; (800518c <HAL_GPIO_Init+0x630>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d031      	beq.n	800509a <HAL_GPIO_Init+0x53e>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a55      	ldr	r2, [pc, #340]	; (8005190 <HAL_GPIO_Init+0x634>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d02b      	beq.n	8005096 <HAL_GPIO_Init+0x53a>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a54      	ldr	r2, [pc, #336]	; (8005194 <HAL_GPIO_Init+0x638>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d025      	beq.n	8005092 <HAL_GPIO_Init+0x536>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a53      	ldr	r2, [pc, #332]	; (8005198 <HAL_GPIO_Init+0x63c>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d01f      	beq.n	800508e <HAL_GPIO_Init+0x532>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a52      	ldr	r2, [pc, #328]	; (800519c <HAL_GPIO_Init+0x640>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d019      	beq.n	800508a <HAL_GPIO_Init+0x52e>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a51      	ldr	r2, [pc, #324]	; (80051a0 <HAL_GPIO_Init+0x644>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d013      	beq.n	8005086 <HAL_GPIO_Init+0x52a>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a50      	ldr	r2, [pc, #320]	; (80051a4 <HAL_GPIO_Init+0x648>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d00d      	beq.n	8005082 <HAL_GPIO_Init+0x526>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a4f      	ldr	r2, [pc, #316]	; (80051a8 <HAL_GPIO_Init+0x64c>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d007      	beq.n	800507e <HAL_GPIO_Init+0x522>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a4e      	ldr	r2, [pc, #312]	; (80051ac <HAL_GPIO_Init+0x650>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d101      	bne.n	800507a <HAL_GPIO_Init+0x51e>
 8005076:	2309      	movs	r3, #9
 8005078:	e012      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 800507a:	230a      	movs	r3, #10
 800507c:	e010      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 800507e:	2308      	movs	r3, #8
 8005080:	e00e      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 8005082:	2307      	movs	r3, #7
 8005084:	e00c      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 8005086:	2306      	movs	r3, #6
 8005088:	e00a      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 800508a:	2305      	movs	r3, #5
 800508c:	e008      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 800508e:	2304      	movs	r3, #4
 8005090:	e006      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 8005092:	2303      	movs	r3, #3
 8005094:	e004      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 8005096:	2302      	movs	r3, #2
 8005098:	e002      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 800509a:	2301      	movs	r3, #1
 800509c:	e000      	b.n	80050a0 <HAL_GPIO_Init+0x544>
 800509e:	2300      	movs	r3, #0
 80050a0:	69fa      	ldr	r2, [r7, #28]
 80050a2:	f002 0203 	and.w	r2, r2, #3
 80050a6:	0092      	lsls	r2, r2, #2
 80050a8:	4093      	lsls	r3, r2
 80050aa:	69ba      	ldr	r2, [r7, #24]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050b0:	4934      	ldr	r1, [pc, #208]	; (8005184 <HAL_GPIO_Init+0x628>)
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	089b      	lsrs	r3, r3, #2
 80050b6:	3302      	adds	r3, #2
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80050be:	4b3c      	ldr	r3, [pc, #240]	; (80051b0 <HAL_GPIO_Init+0x654>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	43db      	mvns	r3, r3
 80050c8:	69ba      	ldr	r2, [r7, #24]
 80050ca:	4013      	ands	r3, r2
 80050cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <HAL_GPIO_Init+0x586>
        {
          temp |= iocurrent;
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	4313      	orrs	r3, r2
 80050e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80050e2:	4a33      	ldr	r2, [pc, #204]	; (80051b0 <HAL_GPIO_Init+0x654>)
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80050e8:	4b31      	ldr	r3, [pc, #196]	; (80051b0 <HAL_GPIO_Init+0x654>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	43db      	mvns	r3, r3
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	4013      	ands	r3, r2
 80050f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d003      	beq.n	800510c <HAL_GPIO_Init+0x5b0>
        {
          temp |= iocurrent;
 8005104:	69ba      	ldr	r2, [r7, #24]
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	4313      	orrs	r3, r2
 800510a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800510c:	4a28      	ldr	r2, [pc, #160]	; (80051b0 <HAL_GPIO_Init+0x654>)
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005112:	4b27      	ldr	r3, [pc, #156]	; (80051b0 <HAL_GPIO_Init+0x654>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	43db      	mvns	r3, r3
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	4013      	ands	r3, r2
 8005120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d003      	beq.n	8005136 <HAL_GPIO_Init+0x5da>
        {
          temp |= iocurrent;
 800512e:	69ba      	ldr	r2, [r7, #24]
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	4313      	orrs	r3, r2
 8005134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005136:	4a1e      	ldr	r2, [pc, #120]	; (80051b0 <HAL_GPIO_Init+0x654>)
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800513c:	4b1c      	ldr	r3, [pc, #112]	; (80051b0 <HAL_GPIO_Init+0x654>)
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	43db      	mvns	r3, r3
 8005146:	69ba      	ldr	r2, [r7, #24]
 8005148:	4013      	ands	r3, r2
 800514a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d003      	beq.n	8005160 <HAL_GPIO_Init+0x604>
        {
          temp |= iocurrent;
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	4313      	orrs	r3, r2
 800515e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005160:	4a13      	ldr	r2, [pc, #76]	; (80051b0 <HAL_GPIO_Init+0x654>)
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	3301      	adds	r3, #1
 800516a:	61fb      	str	r3, [r7, #28]
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	2b0f      	cmp	r3, #15
 8005170:	f67f adb0 	bls.w	8004cd4 <HAL_GPIO_Init+0x178>
      }
    }
  }
}
 8005174:	bf00      	nop
 8005176:	bf00      	nop
 8005178:	3720      	adds	r7, #32
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	40023800 	.word	0x40023800
 8005184:	40013800 	.word	0x40013800
 8005188:	40020000 	.word	0x40020000
 800518c:	40020400 	.word	0x40020400
 8005190:	40020800 	.word	0x40020800
 8005194:	40020c00 	.word	0x40020c00
 8005198:	40021000 	.word	0x40021000
 800519c:	40021400 	.word	0x40021400
 80051a0:	40021800 	.word	0x40021800
 80051a4:	40021c00 	.word	0x40021c00
 80051a8:	40022000 	.word	0x40022000
 80051ac:	40022400 	.word	0x40022400
 80051b0:	40013c00 	.word	0x40013c00

080051b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	460b      	mov	r3, r1
 80051be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80051c0:	887b      	ldrh	r3, [r7, #2]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d004      	beq.n	80051d0 <HAL_GPIO_ReadPin+0x1c>
 80051c6:	887b      	ldrh	r3, [r7, #2]
 80051c8:	0c1b      	lsrs	r3, r3, #16
 80051ca:	041b      	lsls	r3, r3, #16
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d004      	beq.n	80051da <HAL_GPIO_ReadPin+0x26>
 80051d0:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 80051d4:	4809      	ldr	r0, [pc, #36]	; (80051fc <HAL_GPIO_ReadPin+0x48>)
 80051d6:	f7fd f8c2 	bl	800235e <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691a      	ldr	r2, [r3, #16]
 80051de:	887b      	ldrh	r3, [r7, #2]
 80051e0:	4013      	ands	r3, r2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d002      	beq.n	80051ec <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 80051e6:	2301      	movs	r3, #1
 80051e8:	73fb      	strb	r3, [r7, #15]
 80051ea:	e001      	b.n	80051f0 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80051ec:	2300      	movs	r3, #0
 80051ee:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	08009c48 	.word	0x08009c48

08005200 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	460b      	mov	r3, r1
 800520a:	807b      	strh	r3, [r7, #2]
 800520c:	4613      	mov	r3, r2
 800520e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8005210:	887b      	ldrh	r3, [r7, #2]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d004      	beq.n	8005220 <HAL_GPIO_WritePin+0x20>
 8005216:	887b      	ldrh	r3, [r7, #2]
 8005218:	0c1b      	lsrs	r3, r3, #16
 800521a:	041b      	lsls	r3, r3, #16
 800521c:	2b00      	cmp	r3, #0
 800521e:	d004      	beq.n	800522a <HAL_GPIO_WritePin+0x2a>
 8005220:	f240 119f 	movw	r1, #415	; 0x19f
 8005224:	480e      	ldr	r0, [pc, #56]	; (8005260 <HAL_GPIO_WritePin+0x60>)
 8005226:	f7fd f89a 	bl	800235e <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800522a:	787b      	ldrb	r3, [r7, #1]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d007      	beq.n	8005240 <HAL_GPIO_WritePin+0x40>
 8005230:	787b      	ldrb	r3, [r7, #1]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d004      	beq.n	8005240 <HAL_GPIO_WritePin+0x40>
 8005236:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800523a:	4809      	ldr	r0, [pc, #36]	; (8005260 <HAL_GPIO_WritePin+0x60>)
 800523c:	f7fd f88f 	bl	800235e <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8005240:	787b      	ldrb	r3, [r7, #1]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d003      	beq.n	800524e <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005246:	887a      	ldrh	r2, [r7, #2]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800524c:	e003      	b.n	8005256 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800524e:	887b      	ldrh	r3, [r7, #2]
 8005250:	041a      	lsls	r2, r3, #16
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	619a      	str	r2, [r3, #24]
}
 8005256:	bf00      	nop
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	08009c48 	.word	0x08009c48

08005264 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	4603      	mov	r3, r0
 800526c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800526e:	4b08      	ldr	r3, [pc, #32]	; (8005290 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005270:	695a      	ldr	r2, [r3, #20]
 8005272:	88fb      	ldrh	r3, [r7, #6]
 8005274:	4013      	ands	r3, r2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d006      	beq.n	8005288 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800527a:	4a05      	ldr	r2, [pc, #20]	; (8005290 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800527c:	88fb      	ldrh	r3, [r7, #6]
 800527e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005280:	88fb      	ldrh	r3, [r7, #6]
 8005282:	4618      	mov	r0, r3
 8005284:	f7fd f802 	bl	800228c <HAL_GPIO_EXTI_Callback>
  }
}
 8005288:	bf00      	nop
 800528a:	3708      	adds	r7, #8
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}
 8005290:	40013c00 	.word	0x40013c00

08005294 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d101      	bne.n	80052a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e1be      	b.n	8005624 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a9f      	ldr	r2, [pc, #636]	; (8005528 <HAL_I2C_Init+0x294>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d00e      	beq.n	80052ce <HAL_I2C_Init+0x3a>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a9d      	ldr	r2, [pc, #628]	; (800552c <HAL_I2C_Init+0x298>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d009      	beq.n	80052ce <HAL_I2C_Init+0x3a>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a9c      	ldr	r2, [pc, #624]	; (8005530 <HAL_I2C_Init+0x29c>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d004      	beq.n	80052ce <HAL_I2C_Init+0x3a>
 80052c4:	f240 11bf 	movw	r1, #447	; 0x1bf
 80052c8:	489a      	ldr	r0, [pc, #616]	; (8005534 <HAL_I2C_Init+0x2a0>)
 80052ca:	f7fd f848 	bl	800235e <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d004      	beq.n	80052e0 <HAL_I2C_Init+0x4c>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	4a97      	ldr	r2, [pc, #604]	; (8005538 <HAL_I2C_Init+0x2a4>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d904      	bls.n	80052ea <HAL_I2C_Init+0x56>
 80052e0:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80052e4:	4893      	ldr	r0, [pc, #588]	; (8005534 <HAL_I2C_Init+0x2a0>)
 80052e6:	f7fd f83a 	bl	800235e <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d009      	beq.n	8005306 <HAL_I2C_Init+0x72>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052fa:	d004      	beq.n	8005306 <HAL_I2C_Init+0x72>
 80052fc:	f240 11c1 	movw	r1, #449	; 0x1c1
 8005300:	488c      	ldr	r0, [pc, #560]	; (8005534 <HAL_I2C_Init+0x2a0>)
 8005302:	f7fd f82c 	bl	800235e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800530e:	f023 0303 	bic.w	r3, r3, #3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d004      	beq.n	8005320 <HAL_I2C_Init+0x8c>
 8005316:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 800531a:	4886      	ldr	r0, [pc, #536]	; (8005534 <HAL_I2C_Init+0x2a0>)
 800531c:	f7fd f81f 	bl	800235e <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005328:	d009      	beq.n	800533e <HAL_I2C_Init+0xaa>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005332:	d004      	beq.n	800533e <HAL_I2C_Init+0xaa>
 8005334:	f240 11c3 	movw	r1, #451	; 0x1c3
 8005338:	487e      	ldr	r0, [pc, #504]	; (8005534 <HAL_I2C_Init+0x2a0>)
 800533a:	f7fd f810 	bl	800235e <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d008      	beq.n	8005358 <HAL_I2C_Init+0xc4>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d004      	beq.n	8005358 <HAL_I2C_Init+0xc4>
 800534e:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8005352:	4878      	ldr	r0, [pc, #480]	; (8005534 <HAL_I2C_Init+0x2a0>)
 8005354:	f7fd f803 	bl	800235e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8005360:	2b00      	cmp	r3, #0
 8005362:	d004      	beq.n	800536e <HAL_I2C_Init+0xda>
 8005364:	f240 11c5 	movw	r1, #453	; 0x1c5
 8005368:	4872      	ldr	r0, [pc, #456]	; (8005534 <HAL_I2C_Init+0x2a0>)
 800536a:	f7fc fff8 	bl	800235e <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	69db      	ldr	r3, [r3, #28]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d008      	beq.n	8005388 <HAL_I2C_Init+0xf4>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	2b40      	cmp	r3, #64	; 0x40
 800537c:	d004      	beq.n	8005388 <HAL_I2C_Init+0xf4>
 800537e:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8005382:	486c      	ldr	r0, [pc, #432]	; (8005534 <HAL_I2C_Init+0x2a0>)
 8005384:	f7fc ffeb 	bl	800235e <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a1b      	ldr	r3, [r3, #32]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d008      	beq.n	80053a2 <HAL_I2C_Init+0x10e>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a1b      	ldr	r3, [r3, #32]
 8005394:	2b80      	cmp	r3, #128	; 0x80
 8005396:	d004      	beq.n	80053a2 <HAL_I2C_Init+0x10e>
 8005398:	f240 11c7 	movw	r1, #455	; 0x1c7
 800539c:	4865      	ldr	r0, [pc, #404]	; (8005534 <HAL_I2C_Init+0x2a0>)
 800539e:	f7fc ffde 	bl	800235e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d106      	bne.n	80053bc <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f7fc fca0 	bl	8001cfc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2224      	movs	r2, #36	; 0x24
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f022 0201 	bic.w	r2, r2, #1
 80053d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053f4:	f000 ffdc 	bl	80063b0 <HAL_RCC_GetPCLK1Freq>
 80053f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	4a4f      	ldr	r2, [pc, #316]	; (800553c <HAL_I2C_Init+0x2a8>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d807      	bhi.n	8005414 <HAL_I2C_Init+0x180>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	4a4e      	ldr	r2, [pc, #312]	; (8005540 <HAL_I2C_Init+0x2ac>)
 8005408:	4293      	cmp	r3, r2
 800540a:	bf94      	ite	ls
 800540c:	2301      	movls	r3, #1
 800540e:	2300      	movhi	r3, #0
 8005410:	b2db      	uxtb	r3, r3
 8005412:	e006      	b.n	8005422 <HAL_I2C_Init+0x18e>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	4a4b      	ldr	r2, [pc, #300]	; (8005544 <HAL_I2C_Init+0x2b0>)
 8005418:	4293      	cmp	r3, r2
 800541a:	bf94      	ite	ls
 800541c:	2301      	movls	r3, #1
 800541e:	2300      	movhi	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e0fc      	b.n	8005624 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	4a46      	ldr	r2, [pc, #280]	; (8005548 <HAL_I2C_Init+0x2b4>)
 800542e:	fba2 2303 	umull	r2, r3, r2, r3
 8005432:	0c9b      	lsrs	r3, r3, #18
 8005434:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	430a      	orrs	r2, r1
 8005448:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	4a38      	ldr	r2, [pc, #224]	; (800553c <HAL_I2C_Init+0x2a8>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d802      	bhi.n	8005464 <HAL_I2C_Init+0x1d0>
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	3301      	adds	r3, #1
 8005462:	e009      	b.n	8005478 <HAL_I2C_Init+0x1e4>
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800546a:	fb02 f303 	mul.w	r3, r2, r3
 800546e:	4a37      	ldr	r2, [pc, #220]	; (800554c <HAL_I2C_Init+0x2b8>)
 8005470:	fba2 2303 	umull	r2, r3, r2, r3
 8005474:	099b      	lsrs	r3, r3, #6
 8005476:	3301      	adds	r3, #1
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	6812      	ldr	r2, [r2, #0]
 800547c:	430b      	orrs	r3, r1
 800547e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	69db      	ldr	r3, [r3, #28]
 8005486:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800548a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	492a      	ldr	r1, [pc, #168]	; (800553c <HAL_I2C_Init+0x2a8>)
 8005494:	428b      	cmp	r3, r1
 8005496:	d819      	bhi.n	80054cc <HAL_I2C_Init+0x238>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	1e59      	subs	r1, r3, #1
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	005b      	lsls	r3, r3, #1
 80054a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80054a6:	1c59      	adds	r1, r3, #1
 80054a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80054ac:	400b      	ands	r3, r1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00a      	beq.n	80054c8 <HAL_I2C_Init+0x234>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	1e59      	subs	r1, r3, #1
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	005b      	lsls	r3, r3, #1
 80054bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80054c0:	3301      	adds	r3, #1
 80054c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054c6:	e066      	b.n	8005596 <HAL_I2C_Init+0x302>
 80054c8:	2304      	movs	r3, #4
 80054ca:	e064      	b.n	8005596 <HAL_I2C_Init+0x302>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d111      	bne.n	80054f8 <HAL_I2C_Init+0x264>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	1e58      	subs	r0, r3, #1
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6859      	ldr	r1, [r3, #4]
 80054dc:	460b      	mov	r3, r1
 80054de:	005b      	lsls	r3, r3, #1
 80054e0:	440b      	add	r3, r1
 80054e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80054e6:	3301      	adds	r3, #1
 80054e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	bf0c      	ite	eq
 80054f0:	2301      	moveq	r3, #1
 80054f2:	2300      	movne	r3, #0
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	e012      	b.n	800551e <HAL_I2C_Init+0x28a>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	1e58      	subs	r0, r3, #1
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6859      	ldr	r1, [r3, #4]
 8005500:	460b      	mov	r3, r1
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	440b      	add	r3, r1
 8005506:	0099      	lsls	r1, r3, #2
 8005508:	440b      	add	r3, r1
 800550a:	fbb0 f3f3 	udiv	r3, r0, r3
 800550e:	3301      	adds	r3, #1
 8005510:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005514:	2b00      	cmp	r3, #0
 8005516:	bf0c      	ite	eq
 8005518:	2301      	moveq	r3, #1
 800551a:	2300      	movne	r3, #0
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d016      	beq.n	8005550 <HAL_I2C_Init+0x2bc>
 8005522:	2301      	movs	r3, #1
 8005524:	e037      	b.n	8005596 <HAL_I2C_Init+0x302>
 8005526:	bf00      	nop
 8005528:	40005400 	.word	0x40005400
 800552c:	40005800 	.word	0x40005800
 8005530:	40005c00 	.word	0x40005c00
 8005534:	08009c84 	.word	0x08009c84
 8005538:	00061a80 	.word	0x00061a80
 800553c:	000186a0 	.word	0x000186a0
 8005540:	001e847f 	.word	0x001e847f
 8005544:	003d08ff 	.word	0x003d08ff
 8005548:	431bde83 	.word	0x431bde83
 800554c:	10624dd3 	.word	0x10624dd3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d10e      	bne.n	8005576 <HAL_I2C_Init+0x2e2>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	1e58      	subs	r0, r3, #1
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6859      	ldr	r1, [r3, #4]
 8005560:	460b      	mov	r3, r1
 8005562:	005b      	lsls	r3, r3, #1
 8005564:	440b      	add	r3, r1
 8005566:	fbb0 f3f3 	udiv	r3, r0, r3
 800556a:	3301      	adds	r3, #1
 800556c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005570:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005574:	e00f      	b.n	8005596 <HAL_I2C_Init+0x302>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	1e58      	subs	r0, r3, #1
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6859      	ldr	r1, [r3, #4]
 800557e:	460b      	mov	r3, r1
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	440b      	add	r3, r1
 8005584:	0099      	lsls	r1, r3, #2
 8005586:	440b      	add	r3, r1
 8005588:	fbb0 f3f3 	udiv	r3, r0, r3
 800558c:	3301      	adds	r3, #1
 800558e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005592:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005596:	6879      	ldr	r1, [r7, #4]
 8005598:	6809      	ldr	r1, [r1, #0]
 800559a:	4313      	orrs	r3, r2
 800559c:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	69da      	ldr	r2, [r3, #28]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a1b      	ldr	r3, [r3, #32]
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	430a      	orrs	r2, r1
 80055b8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80055c4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	6911      	ldr	r1, [r2, #16]
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	68d2      	ldr	r2, [r2, #12]
 80055d0:	4311      	orrs	r1, r2
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	6812      	ldr	r2, [r2, #0]
 80055d6:	430b      	orrs	r3, r1
 80055d8:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	695a      	ldr	r2, [r3, #20]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	431a      	orrs	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	430a      	orrs	r2, r1
 80055f4:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f042 0201 	orr.w	r2, r2, #1
 8005604:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2220      	movs	r2, #32
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a28      	ldr	r2, [pc, #160]	; (80056dc <HAL_I2CEx_ConfigAnalogFilter+0xb0>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d00d      	beq.n	800565c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a26      	ldr	r2, [pc, #152]	; (80056e0 <HAL_I2CEx_ConfigAnalogFilter+0xb4>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d008      	beq.n	800565c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a25      	ldr	r2, [pc, #148]	; (80056e4 <HAL_I2CEx_ConfigAnalogFilter+0xb8>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d003      	beq.n	800565c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8005654:	215c      	movs	r1, #92	; 0x5c
 8005656:	4824      	ldr	r0, [pc, #144]	; (80056e8 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 8005658:	f7fc fe81 	bl	800235e <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d006      	beq.n	8005670 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	2b10      	cmp	r3, #16
 8005666:	d003      	beq.n	8005670 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 8005668:	215d      	movs	r1, #93	; 0x5d
 800566a:	481f      	ldr	r0, [pc, #124]	; (80056e8 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 800566c:	f7fc fe77 	bl	800235e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005676:	b2db      	uxtb	r3, r3
 8005678:	2b20      	cmp	r3, #32
 800567a:	d129      	bne.n	80056d0 <HAL_I2CEx_ConfigAnalogFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2224      	movs	r2, #36	; 0x24
 8005680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0201 	bic.w	r2, r2, #1
 8005692:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 0210 	bic.w	r2, r2, #16
 80056a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	430a      	orrs	r2, r1
 80056b2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f042 0201 	orr.w	r2, r2, #1
 80056c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2220      	movs	r2, #32
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80056cc:	2300      	movs	r3, #0
 80056ce:	e000      	b.n	80056d2 <HAL_I2CEx_ConfigAnalogFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 80056d0:	2302      	movs	r3, #2
  }
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3708      	adds	r7, #8
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	40005400 	.word	0x40005400
 80056e0:	40005800 	.word	0x40005800
 80056e4:	40005c00 	.word	0x40005c00
 80056e8:	08009cbc 	.word	0x08009cbc

080056ec <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80056f6:	2300      	movs	r3, #0
 80056f8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a27      	ldr	r2, [pc, #156]	; (800579c <HAL_I2CEx_ConfigDigitalFilter+0xb0>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d00d      	beq.n	8005720 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a25      	ldr	r2, [pc, #148]	; (80057a0 <HAL_I2CEx_ConfigDigitalFilter+0xb4>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d008      	beq.n	8005720 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a24      	ldr	r2, [pc, #144]	; (80057a4 <HAL_I2CEx_ConfigDigitalFilter+0xb8>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d003      	beq.n	8005720 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8005718:	2184      	movs	r1, #132	; 0x84
 800571a:	4823      	ldr	r0, [pc, #140]	; (80057a8 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 800571c:	f7fc fe1f 	bl	800235e <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	2b0f      	cmp	r3, #15
 8005724:	d903      	bls.n	800572e <HAL_I2CEx_ConfigDigitalFilter+0x42>
 8005726:	2185      	movs	r1, #133	; 0x85
 8005728:	481f      	ldr	r0, [pc, #124]	; (80057a8 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 800572a:	f7fc fe18 	bl	800235e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b20      	cmp	r3, #32
 8005738:	d12a      	bne.n	8005790 <HAL_I2CEx_ConfigDigitalFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2224      	movs	r2, #36	; 0x24
 800573e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f022 0201 	bic.w	r2, r2, #1
 8005750:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005758:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800575a:	89fb      	ldrh	r3, [r7, #14]
 800575c:	f023 030f 	bic.w	r3, r3, #15
 8005760:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	b29a      	uxth	r2, r3
 8005766:	89fb      	ldrh	r3, [r7, #14]
 8005768:	4313      	orrs	r3, r2
 800576a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	89fa      	ldrh	r2, [r7, #14]
 8005772:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f042 0201 	orr.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2220      	movs	r2, #32
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800578c:	2300      	movs	r3, #0
 800578e:	e000      	b.n	8005792 <HAL_I2CEx_ConfigDigitalFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8005790:	2302      	movs	r3, #2
  }
}
 8005792:	4618      	mov	r0, r3
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	40005400 	.word	0x40005400
 80057a0:	40005800 	.word	0x40005800
 80057a4:	40005c00 	.word	0x40005c00
 80057a8:	08009cbc 	.word	0x08009cbc

080057ac <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80057b6:	2300      	movs	r3, #0
 80057b8:	603b      	str	r3, [r7, #0]
 80057ba:	4b20      	ldr	r3, [pc, #128]	; (800583c <HAL_PWREx_EnableOverDrive+0x90>)
 80057bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057be:	4a1f      	ldr	r2, [pc, #124]	; (800583c <HAL_PWREx_EnableOverDrive+0x90>)
 80057c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057c4:	6413      	str	r3, [r2, #64]	; 0x40
 80057c6:	4b1d      	ldr	r3, [pc, #116]	; (800583c <HAL_PWREx_EnableOverDrive+0x90>)
 80057c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ce:	603b      	str	r3, [r7, #0]
 80057d0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80057d2:	4b1b      	ldr	r3, [pc, #108]	; (8005840 <HAL_PWREx_EnableOverDrive+0x94>)
 80057d4:	2201      	movs	r2, #1
 80057d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057d8:	f7fd fb7e 	bl	8002ed8 <HAL_GetTick>
 80057dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80057de:	e009      	b.n	80057f4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80057e0:	f7fd fb7a 	bl	8002ed8 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057ee:	d901      	bls.n	80057f4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e01f      	b.n	8005834 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80057f4:	4b13      	ldr	r3, [pc, #76]	; (8005844 <HAL_PWREx_EnableOverDrive+0x98>)
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005800:	d1ee      	bne.n	80057e0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005802:	4b11      	ldr	r3, [pc, #68]	; (8005848 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005804:	2201      	movs	r2, #1
 8005806:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005808:	f7fd fb66 	bl	8002ed8 <HAL_GetTick>
 800580c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800580e:	e009      	b.n	8005824 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005810:	f7fd fb62 	bl	8002ed8 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800581e:	d901      	bls.n	8005824 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e007      	b.n	8005834 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005824:	4b07      	ldr	r3, [pc, #28]	; (8005844 <HAL_PWREx_EnableOverDrive+0x98>)
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800582c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005830:	d1ee      	bne.n	8005810 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3708      	adds	r7, #8
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}
 800583c:	40023800 	.word	0x40023800
 8005840:	420e0040 	.word	0x420e0040
 8005844:	40007000 	.word	0x40007000
 8005848:	420e0044 	.word	0x420e0044

0800584c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b086      	sub	sp, #24
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e30d      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b0f      	cmp	r3, #15
 8005864:	d903      	bls.n	800586e <HAL_RCC_OscConfig+0x22>
 8005866:	21e8      	movs	r1, #232	; 0xe8
 8005868:	48a3      	ldr	r0, [pc, #652]	; (8005af8 <HAL_RCC_OscConfig+0x2ac>)
 800586a:	f7fc fd78 	bl	800235e <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b00      	cmp	r3, #0
 8005878:	f000 8088 	beq.w	800598c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00d      	beq.n	80058a0 <HAL_RCC_OscConfig+0x54>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800588c:	d008      	beq.n	80058a0 <HAL_RCC_OscConfig+0x54>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005896:	d003      	beq.n	80058a0 <HAL_RCC_OscConfig+0x54>
 8005898:	21ed      	movs	r1, #237	; 0xed
 800589a:	4897      	ldr	r0, [pc, #604]	; (8005af8 <HAL_RCC_OscConfig+0x2ac>)
 800589c:	f7fc fd5f 	bl	800235e <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058a0:	4b96      	ldr	r3, [pc, #600]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f003 030c 	and.w	r3, r3, #12
 80058a8:	2b04      	cmp	r3, #4
 80058aa:	d00c      	beq.n	80058c6 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058ac:	4b93      	ldr	r3, [pc, #588]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058b4:	2b08      	cmp	r3, #8
 80058b6:	d112      	bne.n	80058de <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058b8:	4b90      	ldr	r3, [pc, #576]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058c4:	d10b      	bne.n	80058de <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058c6:	4b8d      	ldr	r3, [pc, #564]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d05b      	beq.n	800598a <HAL_RCC_OscConfig+0x13e>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d157      	bne.n	800598a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e2cd      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058e6:	d106      	bne.n	80058f6 <HAL_RCC_OscConfig+0xaa>
 80058e8:	4b84      	ldr	r3, [pc, #528]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a83      	ldr	r2, [pc, #524]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80058ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058f2:	6013      	str	r3, [r2, #0]
 80058f4:	e01d      	b.n	8005932 <HAL_RCC_OscConfig+0xe6>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058fe:	d10c      	bne.n	800591a <HAL_RCC_OscConfig+0xce>
 8005900:	4b7e      	ldr	r3, [pc, #504]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a7d      	ldr	r2, [pc, #500]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005906:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800590a:	6013      	str	r3, [r2, #0]
 800590c:	4b7b      	ldr	r3, [pc, #492]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a7a      	ldr	r2, [pc, #488]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005912:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005916:	6013      	str	r3, [r2, #0]
 8005918:	e00b      	b.n	8005932 <HAL_RCC_OscConfig+0xe6>
 800591a:	4b78      	ldr	r3, [pc, #480]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a77      	ldr	r2, [pc, #476]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005920:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	4b75      	ldr	r3, [pc, #468]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a74      	ldr	r2, [pc, #464]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 800592c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005930:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d013      	beq.n	8005962 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800593a:	f7fd facd 	bl	8002ed8 <HAL_GetTick>
 800593e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005940:	e008      	b.n	8005954 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005942:	f7fd fac9 	bl	8002ed8 <HAL_GetTick>
 8005946:	4602      	mov	r2, r0
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	2b64      	cmp	r3, #100	; 0x64
 800594e:	d901      	bls.n	8005954 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	e292      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005954:	4b69      	ldr	r3, [pc, #420]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d0f0      	beq.n	8005942 <HAL_RCC_OscConfig+0xf6>
 8005960:	e014      	b.n	800598c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005962:	f7fd fab9 	bl	8002ed8 <HAL_GetTick>
 8005966:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005968:	e008      	b.n	800597c <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800596a:	f7fd fab5 	bl	8002ed8 <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	2b64      	cmp	r3, #100	; 0x64
 8005976:	d901      	bls.n	800597c <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e27e      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800597c:	4b5f      	ldr	r3, [pc, #380]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1f0      	bne.n	800596a <HAL_RCC_OscConfig+0x11e>
 8005988:	e000      	b.n	800598c <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800598a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0302 	and.w	r3, r3, #2
 8005994:	2b00      	cmp	r3, #0
 8005996:	d079      	beq.n	8005a8c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d008      	beq.n	80059b2 <HAL_RCC_OscConfig+0x166>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d004      	beq.n	80059b2 <HAL_RCC_OscConfig+0x166>
 80059a8:	f240 111f 	movw	r1, #287	; 0x11f
 80059ac:	4852      	ldr	r0, [pc, #328]	; (8005af8 <HAL_RCC_OscConfig+0x2ac>)
 80059ae:	f7fc fcd6 	bl	800235e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	2b1f      	cmp	r3, #31
 80059b8:	d904      	bls.n	80059c4 <HAL_RCC_OscConfig+0x178>
 80059ba:	f44f 7190 	mov.w	r1, #288	; 0x120
 80059be:	484e      	ldr	r0, [pc, #312]	; (8005af8 <HAL_RCC_OscConfig+0x2ac>)
 80059c0:	f7fc fccd 	bl	800235e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059c4:	4b4d      	ldr	r3, [pc, #308]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f003 030c 	and.w	r3, r3, #12
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00b      	beq.n	80059e8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059d0:	4b4a      	ldr	r3, [pc, #296]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059d8:	2b08      	cmp	r3, #8
 80059da:	d11c      	bne.n	8005a16 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059dc:	4b47      	ldr	r3, [pc, #284]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d116      	bne.n	8005a16 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059e8:	4b44      	ldr	r3, [pc, #272]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d005      	beq.n	8005a00 <HAL_RCC_OscConfig+0x1b4>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d001      	beq.n	8005a00 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e23c      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a00:	4b3e      	ldr	r3, [pc, #248]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	00db      	lsls	r3, r3, #3
 8005a0e:	493b      	ldr	r1, [pc, #236]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005a10:	4313      	orrs	r3, r2
 8005a12:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a14:	e03a      	b.n	8005a8c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d020      	beq.n	8005a60 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a1e:	4b38      	ldr	r3, [pc, #224]	; (8005b00 <HAL_RCC_OscConfig+0x2b4>)
 8005a20:	2201      	movs	r2, #1
 8005a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a24:	f7fd fa58 	bl	8002ed8 <HAL_GetTick>
 8005a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a2a:	e008      	b.n	8005a3e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a2c:	f7fd fa54 	bl	8002ed8 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d901      	bls.n	8005a3e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e21d      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a3e:	4b2f      	ldr	r3, [pc, #188]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d0f0      	beq.n	8005a2c <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a4a:	4b2c      	ldr	r3, [pc, #176]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	00db      	lsls	r3, r3, #3
 8005a58:	4928      	ldr	r1, [pc, #160]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	600b      	str	r3, [r1, #0]
 8005a5e:	e015      	b.n	8005a8c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a60:	4b27      	ldr	r3, [pc, #156]	; (8005b00 <HAL_RCC_OscConfig+0x2b4>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a66:	f7fd fa37 	bl	8002ed8 <HAL_GetTick>
 8005a6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a6c:	e008      	b.n	8005a80 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a6e:	f7fd fa33 	bl	8002ed8 <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d901      	bls.n	8005a80 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e1fc      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a80:	4b1e      	ldr	r3, [pc, #120]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0302 	and.w	r3, r3, #2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d1f0      	bne.n	8005a6e <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0308 	and.w	r3, r3, #8
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d046      	beq.n	8005b26 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	695b      	ldr	r3, [r3, #20]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d008      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x266>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	695b      	ldr	r3, [r3, #20]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d004      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x266>
 8005aa8:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8005aac:	4812      	ldr	r0, [pc, #72]	; (8005af8 <HAL_RCC_OscConfig+0x2ac>)
 8005aae:	f7fc fc56 	bl	800235e <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d016      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aba:	4b12      	ldr	r3, [pc, #72]	; (8005b04 <HAL_RCC_OscConfig+0x2b8>)
 8005abc:	2201      	movs	r2, #1
 8005abe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ac0:	f7fd fa0a 	bl	8002ed8 <HAL_GetTick>
 8005ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ac6:	e008      	b.n	8005ada <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ac8:	f7fd fa06 	bl	8002ed8 <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d901      	bls.n	8005ada <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e1cf      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ada:	4b08      	ldr	r3, [pc, #32]	; (8005afc <HAL_RCC_OscConfig+0x2b0>)
 8005adc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0f0      	beq.n	8005ac8 <HAL_RCC_OscConfig+0x27c>
 8005ae6:	e01e      	b.n	8005b26 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ae8:	4b06      	ldr	r3, [pc, #24]	; (8005b04 <HAL_RCC_OscConfig+0x2b8>)
 8005aea:	2200      	movs	r2, #0
 8005aec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aee:	f7fd f9f3 	bl	8002ed8 <HAL_GetTick>
 8005af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005af4:	e011      	b.n	8005b1a <HAL_RCC_OscConfig+0x2ce>
 8005af6:	bf00      	nop
 8005af8:	08009cf8 	.word	0x08009cf8
 8005afc:	40023800 	.word	0x40023800
 8005b00:	42470000 	.word	0x42470000
 8005b04:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b08:	f7fd f9e6 	bl	8002ed8 <HAL_GetTick>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e1af      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b1a:	4b97      	ldr	r3, [pc, #604]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005b1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1f0      	bne.n	8005b08 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0304 	and.w	r3, r3, #4
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 80a8 	beq.w	8005c84 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b34:	2300      	movs	r3, #0
 8005b36:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d00c      	beq.n	8005b5a <HAL_RCC_OscConfig+0x30e>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d008      	beq.n	8005b5a <HAL_RCC_OscConfig+0x30e>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	2b05      	cmp	r3, #5
 8005b4e:	d004      	beq.n	8005b5a <HAL_RCC_OscConfig+0x30e>
 8005b50:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8005b54:	4889      	ldr	r0, [pc, #548]	; (8005d7c <HAL_RCC_OscConfig+0x530>)
 8005b56:	f7fc fc02 	bl	800235e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b5a:	4b87      	ldr	r3, [pc, #540]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10f      	bne.n	8005b86 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b66:	2300      	movs	r3, #0
 8005b68:	60bb      	str	r3, [r7, #8]
 8005b6a:	4b83      	ldr	r3, [pc, #524]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6e:	4a82      	ldr	r2, [pc, #520]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b74:	6413      	str	r3, [r2, #64]	; 0x40
 8005b76:	4b80      	ldr	r3, [pc, #512]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b7e:	60bb      	str	r3, [r7, #8]
 8005b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b82:	2301      	movs	r3, #1
 8005b84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b86:	4b7e      	ldr	r3, [pc, #504]	; (8005d80 <HAL_RCC_OscConfig+0x534>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d118      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b92:	4b7b      	ldr	r3, [pc, #492]	; (8005d80 <HAL_RCC_OscConfig+0x534>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a7a      	ldr	r2, [pc, #488]	; (8005d80 <HAL_RCC_OscConfig+0x534>)
 8005b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b9e:	f7fd f99b 	bl	8002ed8 <HAL_GetTick>
 8005ba2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ba4:	e008      	b.n	8005bb8 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ba6:	f7fd f997 	bl	8002ed8 <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d901      	bls.n	8005bb8 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e160      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bb8:	4b71      	ldr	r3, [pc, #452]	; (8005d80 <HAL_RCC_OscConfig+0x534>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d0f0      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d106      	bne.n	8005bda <HAL_RCC_OscConfig+0x38e>
 8005bcc:	4b6a      	ldr	r3, [pc, #424]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd0:	4a69      	ldr	r2, [pc, #420]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005bd2:	f043 0301 	orr.w	r3, r3, #1
 8005bd6:	6713      	str	r3, [r2, #112]	; 0x70
 8005bd8:	e01c      	b.n	8005c14 <HAL_RCC_OscConfig+0x3c8>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	2b05      	cmp	r3, #5
 8005be0:	d10c      	bne.n	8005bfc <HAL_RCC_OscConfig+0x3b0>
 8005be2:	4b65      	ldr	r3, [pc, #404]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be6:	4a64      	ldr	r2, [pc, #400]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005be8:	f043 0304 	orr.w	r3, r3, #4
 8005bec:	6713      	str	r3, [r2, #112]	; 0x70
 8005bee:	4b62      	ldr	r3, [pc, #392]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bf2:	4a61      	ldr	r2, [pc, #388]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005bf4:	f043 0301 	orr.w	r3, r3, #1
 8005bf8:	6713      	str	r3, [r2, #112]	; 0x70
 8005bfa:	e00b      	b.n	8005c14 <HAL_RCC_OscConfig+0x3c8>
 8005bfc:	4b5e      	ldr	r3, [pc, #376]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c00:	4a5d      	ldr	r2, [pc, #372]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005c02:	f023 0301 	bic.w	r3, r3, #1
 8005c06:	6713      	str	r3, [r2, #112]	; 0x70
 8005c08:	4b5b      	ldr	r3, [pc, #364]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c0c:	4a5a      	ldr	r2, [pc, #360]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005c0e:	f023 0304 	bic.w	r3, r3, #4
 8005c12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d015      	beq.n	8005c48 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c1c:	f7fd f95c 	bl	8002ed8 <HAL_GetTick>
 8005c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c22:	e00a      	b.n	8005c3a <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c24:	f7fd f958 	bl	8002ed8 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e11f      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c3a:	4b4f      	ldr	r3, [pc, #316]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0ee      	beq.n	8005c24 <HAL_RCC_OscConfig+0x3d8>
 8005c46:	e014      	b.n	8005c72 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c48:	f7fd f946 	bl	8002ed8 <HAL_GetTick>
 8005c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c4e:	e00a      	b.n	8005c66 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c50:	f7fd f942 	bl	8002ed8 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e109      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c66:	4b44      	ldr	r3, [pc, #272]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1ee      	bne.n	8005c50 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c72:	7dfb      	ldrb	r3, [r7, #23]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d105      	bne.n	8005c84 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c78:	4b3f      	ldr	r3, [pc, #252]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7c:	4a3e      	ldr	r2, [pc, #248]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005c7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c82:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00c      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x45a>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	699b      	ldr	r3, [r3, #24]
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d008      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x45a>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d004      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x45a>
 8005c9c:	f240 11cf 	movw	r1, #463	; 0x1cf
 8005ca0:	4836      	ldr	r0, [pc, #216]	; (8005d7c <HAL_RCC_OscConfig+0x530>)
 8005ca2:	f7fc fb5c 	bl	800235e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	699b      	ldr	r3, [r3, #24]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 80e4 	beq.w	8005e78 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005cb0:	4b31      	ldr	r3, [pc, #196]	; (8005d78 <HAL_RCC_OscConfig+0x52c>)
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	f003 030c 	and.w	r3, r3, #12
 8005cb8:	2b08      	cmp	r3, #8
 8005cba:	f000 80ae 	beq.w	8005e1a <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	699b      	ldr	r3, [r3, #24]
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	f040 8092 	bne.w	8005dec <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	69db      	ldr	r3, [r3, #28]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d009      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x498>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	69db      	ldr	r3, [r3, #28]
 8005cd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cd8:	d004      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x498>
 8005cda:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8005cde:	4827      	ldr	r0, [pc, #156]	; (8005d7c <HAL_RCC_OscConfig+0x530>)
 8005ce0:	f7fc fb3d 	bl	800235e <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6a1b      	ldr	r3, [r3, #32]
 8005ce8:	2b3f      	cmp	r3, #63	; 0x3f
 8005cea:	d904      	bls.n	8005cf6 <HAL_RCC_OscConfig+0x4aa>
 8005cec:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005cf0:	4822      	ldr	r0, [pc, #136]	; (8005d7c <HAL_RCC_OscConfig+0x530>)
 8005cf2:	f7fc fb34 	bl	800235e <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfa:	2b31      	cmp	r3, #49	; 0x31
 8005cfc:	d904      	bls.n	8005d08 <HAL_RCC_OscConfig+0x4bc>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d02:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8005d06:	d904      	bls.n	8005d12 <HAL_RCC_OscConfig+0x4c6>
 8005d08:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8005d0c:	481b      	ldr	r0, [pc, #108]	; (8005d7c <HAL_RCC_OscConfig+0x530>)
 8005d0e:	f7fc fb26 	bl	800235e <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d16:	2b02      	cmp	r3, #2
 8005d18:	d010      	beq.n	8005d3c <HAL_RCC_OscConfig+0x4f0>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d1e:	2b04      	cmp	r3, #4
 8005d20:	d00c      	beq.n	8005d3c <HAL_RCC_OscConfig+0x4f0>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d26:	2b06      	cmp	r3, #6
 8005d28:	d008      	beq.n	8005d3c <HAL_RCC_OscConfig+0x4f0>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d2e:	2b08      	cmp	r3, #8
 8005d30:	d004      	beq.n	8005d3c <HAL_RCC_OscConfig+0x4f0>
 8005d32:	f240 11db 	movw	r1, #475	; 0x1db
 8005d36:	4811      	ldr	r0, [pc, #68]	; (8005d7c <HAL_RCC_OscConfig+0x530>)
 8005d38:	f7fc fb11 	bl	800235e <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d903      	bls.n	8005d4c <HAL_RCC_OscConfig+0x500>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d48:	2b0f      	cmp	r3, #15
 8005d4a:	d904      	bls.n	8005d56 <HAL_RCC_OscConfig+0x50a>
 8005d4c:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8005d50:	480a      	ldr	r0, [pc, #40]	; (8005d7c <HAL_RCC_OscConfig+0x530>)
 8005d52:	f7fc fb04 	bl	800235e <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d56:	4b0b      	ldr	r3, [pc, #44]	; (8005d84 <HAL_RCC_OscConfig+0x538>)
 8005d58:	2200      	movs	r2, #0
 8005d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d5c:	f7fd f8bc 	bl	8002ed8 <HAL_GetTick>
 8005d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d62:	e011      	b.n	8005d88 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d64:	f7fd f8b8 	bl	8002ed8 <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d90a      	bls.n	8005d88 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e081      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
 8005d76:	bf00      	nop
 8005d78:	40023800 	.word	0x40023800
 8005d7c:	08009cf8 	.word	0x08009cf8
 8005d80:	40007000 	.word	0x40007000
 8005d84:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d88:	4b3e      	ldr	r3, [pc, #248]	; (8005e84 <HAL_RCC_OscConfig+0x638>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1e7      	bne.n	8005d64 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	69da      	ldr	r2, [r3, #28]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	431a      	orrs	r2, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da2:	019b      	lsls	r3, r3, #6
 8005da4:	431a      	orrs	r2, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005daa:	085b      	lsrs	r3, r3, #1
 8005dac:	3b01      	subs	r3, #1
 8005dae:	041b      	lsls	r3, r3, #16
 8005db0:	431a      	orrs	r2, r3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db6:	061b      	lsls	r3, r3, #24
 8005db8:	4932      	ldr	r1, [pc, #200]	; (8005e84 <HAL_RCC_OscConfig+0x638>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dbe:	4b32      	ldr	r3, [pc, #200]	; (8005e88 <HAL_RCC_OscConfig+0x63c>)
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dc4:	f7fd f888 	bl	8002ed8 <HAL_GetTick>
 8005dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dca:	e008      	b.n	8005dde <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dcc:	f7fd f884 	bl	8002ed8 <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d901      	bls.n	8005dde <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e04d      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dde:	4b29      	ldr	r3, [pc, #164]	; (8005e84 <HAL_RCC_OscConfig+0x638>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d0f0      	beq.n	8005dcc <HAL_RCC_OscConfig+0x580>
 8005dea:	e045      	b.n	8005e78 <HAL_RCC_OscConfig+0x62c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dec:	4b26      	ldr	r3, [pc, #152]	; (8005e88 <HAL_RCC_OscConfig+0x63c>)
 8005dee:	2200      	movs	r2, #0
 8005df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df2:	f7fd f871 	bl	8002ed8 <HAL_GetTick>
 8005df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005df8:	e008      	b.n	8005e0c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dfa:	f7fd f86d 	bl	8002ed8 <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d901      	bls.n	8005e0c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e036      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e0c:	4b1d      	ldr	r3, [pc, #116]	; (8005e84 <HAL_RCC_OscConfig+0x638>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1f0      	bne.n	8005dfa <HAL_RCC_OscConfig+0x5ae>
 8005e18:	e02e      	b.n	8005e78 <HAL_RCC_OscConfig+0x62c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d101      	bne.n	8005e26 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e029      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e26:	4b17      	ldr	r3, [pc, #92]	; (8005e84 <HAL_RCC_OscConfig+0x638>)
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	69db      	ldr	r3, [r3, #28]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d11c      	bne.n	8005e74 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d115      	bne.n	8005e74 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e4e:	4013      	ands	r3, r2
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d10d      	bne.n	8005e74 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d106      	bne.n	8005e74 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d001      	beq.n	8005e78 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e000      	b.n	8005e7a <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3718      	adds	r7, #24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	40023800 	.word	0x40023800
 8005e88:	42470060 	.word	0x42470060

08005e8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d101      	bne.n	8005ea0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e18c      	b.n	80061ba <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d003      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x24>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2b0f      	cmp	r3, #15
 8005eae:	d904      	bls.n	8005eba <HAL_RCC_ClockConfig+0x2e>
 8005eb0:	f240 2151 	movw	r1, #593	; 0x251
 8005eb4:	4887      	ldr	r0, [pc, #540]	; (80060d4 <HAL_RCC_ClockConfig+0x248>)
 8005eb6:	f7fc fa52 	bl	800235e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d031      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d02e      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d02b      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	d028      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	2b04      	cmp	r3, #4
 8005ed6:	d025      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	2b05      	cmp	r3, #5
 8005edc:	d022      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	2b06      	cmp	r3, #6
 8005ee2:	d01f      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	2b07      	cmp	r3, #7
 8005ee8:	d01c      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	2b08      	cmp	r3, #8
 8005eee:	d019      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	2b09      	cmp	r3, #9
 8005ef4:	d016      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b0a      	cmp	r3, #10
 8005efa:	d013      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	2b0b      	cmp	r3, #11
 8005f00:	d010      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2b0c      	cmp	r3, #12
 8005f06:	d00d      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	2b0d      	cmp	r3, #13
 8005f0c:	d00a      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	2b0e      	cmp	r3, #14
 8005f12:	d007      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	2b0f      	cmp	r3, #15
 8005f18:	d004      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x98>
 8005f1a:	f240 2152 	movw	r1, #594	; 0x252
 8005f1e:	486d      	ldr	r0, [pc, #436]	; (80060d4 <HAL_RCC_ClockConfig+0x248>)
 8005f20:	f7fc fa1d 	bl	800235e <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f24:	4b6c      	ldr	r3, [pc, #432]	; (80060d8 <HAL_RCC_ClockConfig+0x24c>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 030f 	and.w	r3, r3, #15
 8005f2c:	683a      	ldr	r2, [r7, #0]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d90c      	bls.n	8005f4c <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f32:	4b69      	ldr	r3, [pc, #420]	; (80060d8 <HAL_RCC_ClockConfig+0x24c>)
 8005f34:	683a      	ldr	r2, [r7, #0]
 8005f36:	b2d2      	uxtb	r2, r2
 8005f38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f3a:	4b67      	ldr	r3, [pc, #412]	; (80060d8 <HAL_RCC_ClockConfig+0x24c>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 030f 	and.w	r3, r3, #15
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d001      	beq.n	8005f4c <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e136      	b.n	80061ba <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0302 	and.w	r3, r3, #2
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d049      	beq.n	8005fec <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 0304 	and.w	r3, r3, #4
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d005      	beq.n	8005f70 <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f64:	4b5d      	ldr	r3, [pc, #372]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	4a5c      	ldr	r2, [pc, #368]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 8005f6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0308 	and.w	r3, r3, #8
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d005      	beq.n	8005f88 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f7c:	4b57      	ldr	r3, [pc, #348]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	4a56      	ldr	r2, [pc, #344]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 8005f82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d024      	beq.n	8005fda <HAL_RCC_ClockConfig+0x14e>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	2b80      	cmp	r3, #128	; 0x80
 8005f96:	d020      	beq.n	8005fda <HAL_RCC_ClockConfig+0x14e>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	2b90      	cmp	r3, #144	; 0x90
 8005f9e:	d01c      	beq.n	8005fda <HAL_RCC_ClockConfig+0x14e>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	2ba0      	cmp	r3, #160	; 0xa0
 8005fa6:	d018      	beq.n	8005fda <HAL_RCC_ClockConfig+0x14e>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	2bb0      	cmp	r3, #176	; 0xb0
 8005fae:	d014      	beq.n	8005fda <HAL_RCC_ClockConfig+0x14e>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	2bc0      	cmp	r3, #192	; 0xc0
 8005fb6:	d010      	beq.n	8005fda <HAL_RCC_ClockConfig+0x14e>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	2bd0      	cmp	r3, #208	; 0xd0
 8005fbe:	d00c      	beq.n	8005fda <HAL_RCC_ClockConfig+0x14e>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	2be0      	cmp	r3, #224	; 0xe0
 8005fc6:	d008      	beq.n	8005fda <HAL_RCC_ClockConfig+0x14e>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	2bf0      	cmp	r3, #240	; 0xf0
 8005fce:	d004      	beq.n	8005fda <HAL_RCC_ClockConfig+0x14e>
 8005fd0:	f240 2175 	movw	r1, #629	; 0x275
 8005fd4:	483f      	ldr	r0, [pc, #252]	; (80060d4 <HAL_RCC_ClockConfig+0x248>)
 8005fd6:	f7fc f9c2 	bl	800235e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fda:	4b40      	ldr	r3, [pc, #256]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	493d      	ldr	r1, [pc, #244]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0301 	and.w	r3, r3, #1
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d059      	beq.n	80060ac <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d010      	beq.n	8006022 <HAL_RCC_ClockConfig+0x196>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d00c      	beq.n	8006022 <HAL_RCC_ClockConfig+0x196>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	2b02      	cmp	r3, #2
 800600e:	d008      	beq.n	8006022 <HAL_RCC_ClockConfig+0x196>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	2b03      	cmp	r3, #3
 8006016:	d004      	beq.n	8006022 <HAL_RCC_ClockConfig+0x196>
 8006018:	f44f 711f 	mov.w	r1, #636	; 0x27c
 800601c:	482d      	ldr	r0, [pc, #180]	; (80060d4 <HAL_RCC_ClockConfig+0x248>)
 800601e:	f7fc f99e 	bl	800235e <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2b01      	cmp	r3, #1
 8006028:	d107      	bne.n	800603a <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800602a:	4b2c      	ldr	r3, [pc, #176]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d119      	bne.n	800606a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e0bf      	b.n	80061ba <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	2b02      	cmp	r3, #2
 8006040:	d003      	beq.n	800604a <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006046:	2b03      	cmp	r3, #3
 8006048:	d107      	bne.n	800605a <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800604a:	4b24      	ldr	r3, [pc, #144]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d109      	bne.n	800606a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e0af      	b.n	80061ba <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800605a:	4b20      	ldr	r3, [pc, #128]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b00      	cmp	r3, #0
 8006064:	d101      	bne.n	800606a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e0a7      	b.n	80061ba <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800606a:	4b1c      	ldr	r3, [pc, #112]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	f023 0203 	bic.w	r2, r3, #3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	4919      	ldr	r1, [pc, #100]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 8006078:	4313      	orrs	r3, r2
 800607a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800607c:	f7fc ff2c 	bl	8002ed8 <HAL_GetTick>
 8006080:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006082:	e00a      	b.n	800609a <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006084:	f7fc ff28 	bl	8002ed8 <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006092:	4293      	cmp	r3, r2
 8006094:	d901      	bls.n	800609a <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e08f      	b.n	80061ba <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800609a:	4b10      	ldr	r3, [pc, #64]	; (80060dc <HAL_RCC_ClockConfig+0x250>)
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f003 020c 	and.w	r2, r3, #12
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d1eb      	bne.n	8006084 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80060ac:	4b0a      	ldr	r3, [pc, #40]	; (80060d8 <HAL_RCC_ClockConfig+0x24c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 030f 	and.w	r3, r3, #15
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d212      	bcs.n	80060e0 <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ba:	4b07      	ldr	r3, [pc, #28]	; (80060d8 <HAL_RCC_ClockConfig+0x24c>)
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	b2d2      	uxtb	r2, r2
 80060c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060c2:	4b05      	ldr	r3, [pc, #20]	; (80060d8 <HAL_RCC_ClockConfig+0x24c>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 030f 	and.w	r3, r3, #15
 80060ca:	683a      	ldr	r2, [r7, #0]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d007      	beq.n	80060e0 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e072      	b.n	80061ba <HAL_RCC_ClockConfig+0x32e>
 80060d4:	08009cf8 	.word	0x08009cf8
 80060d8:	40023c00 	.word	0x40023c00
 80060dc:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f003 0304 	and.w	r3, r3, #4
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d025      	beq.n	8006138 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d018      	beq.n	8006126 <HAL_RCC_ClockConfig+0x29a>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060fc:	d013      	beq.n	8006126 <HAL_RCC_ClockConfig+0x29a>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006106:	d00e      	beq.n	8006126 <HAL_RCC_ClockConfig+0x29a>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006110:	d009      	beq.n	8006126 <HAL_RCC_ClockConfig+0x29a>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800611a:	d004      	beq.n	8006126 <HAL_RCC_ClockConfig+0x29a>
 800611c:	f240 21ba 	movw	r1, #698	; 0x2ba
 8006120:	4828      	ldr	r0, [pc, #160]	; (80061c4 <HAL_RCC_ClockConfig+0x338>)
 8006122:	f7fc f91c 	bl	800235e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006126:	4b28      	ldr	r3, [pc, #160]	; (80061c8 <HAL_RCC_ClockConfig+0x33c>)
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	4925      	ldr	r1, [pc, #148]	; (80061c8 <HAL_RCC_ClockConfig+0x33c>)
 8006134:	4313      	orrs	r3, r2
 8006136:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0308 	and.w	r3, r3, #8
 8006140:	2b00      	cmp	r3, #0
 8006142:	d026      	beq.n	8006192 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d018      	beq.n	800617e <HAL_RCC_ClockConfig+0x2f2>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006154:	d013      	beq.n	800617e <HAL_RCC_ClockConfig+0x2f2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800615e:	d00e      	beq.n	800617e <HAL_RCC_ClockConfig+0x2f2>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	691b      	ldr	r3, [r3, #16]
 8006164:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006168:	d009      	beq.n	800617e <HAL_RCC_ClockConfig+0x2f2>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8006172:	d004      	beq.n	800617e <HAL_RCC_ClockConfig+0x2f2>
 8006174:	f240 21c1 	movw	r1, #705	; 0x2c1
 8006178:	4812      	ldr	r0, [pc, #72]	; (80061c4 <HAL_RCC_ClockConfig+0x338>)
 800617a:	f7fc f8f0 	bl	800235e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800617e:	4b12      	ldr	r3, [pc, #72]	; (80061c8 <HAL_RCC_ClockConfig+0x33c>)
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	00db      	lsls	r3, r3, #3
 800618c:	490e      	ldr	r1, [pc, #56]	; (80061c8 <HAL_RCC_ClockConfig+0x33c>)
 800618e:	4313      	orrs	r3, r2
 8006190:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006192:	f000 f821 	bl	80061d8 <HAL_RCC_GetSysClockFreq>
 8006196:	4602      	mov	r2, r0
 8006198:	4b0b      	ldr	r3, [pc, #44]	; (80061c8 <HAL_RCC_ClockConfig+0x33c>)
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	091b      	lsrs	r3, r3, #4
 800619e:	f003 030f 	and.w	r3, r3, #15
 80061a2:	490a      	ldr	r1, [pc, #40]	; (80061cc <HAL_RCC_ClockConfig+0x340>)
 80061a4:	5ccb      	ldrb	r3, [r1, r3]
 80061a6:	fa22 f303 	lsr.w	r3, r2, r3
 80061aa:	4a09      	ldr	r2, [pc, #36]	; (80061d0 <HAL_RCC_ClockConfig+0x344>)
 80061ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80061ae:	4b09      	ldr	r3, [pc, #36]	; (80061d4 <HAL_RCC_ClockConfig+0x348>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f7fc fe4c 	bl	8002e50 <HAL_InitTick>

  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3710      	adds	r7, #16
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	08009cf8 	.word	0x08009cf8
 80061c8:	40023800 	.word	0x40023800
 80061cc:	08009e30 	.word	0x08009e30
 80061d0:	20000128 	.word	0x20000128
 80061d4:	2000012c 	.word	0x2000012c

080061d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80061dc:	b084      	sub	sp, #16
 80061de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80061e0:	2300      	movs	r3, #0
 80061e2:	607b      	str	r3, [r7, #4]
 80061e4:	2300      	movs	r3, #0
 80061e6:	60fb      	str	r3, [r7, #12]
 80061e8:	2300      	movs	r3, #0
 80061ea:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80061ec:	2300      	movs	r3, #0
 80061ee:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061f0:	4b67      	ldr	r3, [pc, #412]	; (8006390 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f003 030c 	and.w	r3, r3, #12
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d00d      	beq.n	8006218 <HAL_RCC_GetSysClockFreq+0x40>
 80061fc:	2b08      	cmp	r3, #8
 80061fe:	f200 80bd 	bhi.w	800637c <HAL_RCC_GetSysClockFreq+0x1a4>
 8006202:	2b00      	cmp	r3, #0
 8006204:	d002      	beq.n	800620c <HAL_RCC_GetSysClockFreq+0x34>
 8006206:	2b04      	cmp	r3, #4
 8006208:	d003      	beq.n	8006212 <HAL_RCC_GetSysClockFreq+0x3a>
 800620a:	e0b7      	b.n	800637c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800620c:	4b61      	ldr	r3, [pc, #388]	; (8006394 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800620e:	60bb      	str	r3, [r7, #8]
       break;
 8006210:	e0b7      	b.n	8006382 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006212:	4b60      	ldr	r3, [pc, #384]	; (8006394 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006214:	60bb      	str	r3, [r7, #8]
      break;
 8006216:	e0b4      	b.n	8006382 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006218:	4b5d      	ldr	r3, [pc, #372]	; (8006390 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006220:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006222:	4b5b      	ldr	r3, [pc, #364]	; (8006390 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800622a:	2b00      	cmp	r3, #0
 800622c:	d04d      	beq.n	80062ca <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800622e:	4b58      	ldr	r3, [pc, #352]	; (8006390 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	099b      	lsrs	r3, r3, #6
 8006234:	461a      	mov	r2, r3
 8006236:	f04f 0300 	mov.w	r3, #0
 800623a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800623e:	f04f 0100 	mov.w	r1, #0
 8006242:	ea02 0800 	and.w	r8, r2, r0
 8006246:	ea03 0901 	and.w	r9, r3, r1
 800624a:	4640      	mov	r0, r8
 800624c:	4649      	mov	r1, r9
 800624e:	f04f 0200 	mov.w	r2, #0
 8006252:	f04f 0300 	mov.w	r3, #0
 8006256:	014b      	lsls	r3, r1, #5
 8006258:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800625c:	0142      	lsls	r2, r0, #5
 800625e:	4610      	mov	r0, r2
 8006260:	4619      	mov	r1, r3
 8006262:	ebb0 0008 	subs.w	r0, r0, r8
 8006266:	eb61 0109 	sbc.w	r1, r1, r9
 800626a:	f04f 0200 	mov.w	r2, #0
 800626e:	f04f 0300 	mov.w	r3, #0
 8006272:	018b      	lsls	r3, r1, #6
 8006274:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006278:	0182      	lsls	r2, r0, #6
 800627a:	1a12      	subs	r2, r2, r0
 800627c:	eb63 0301 	sbc.w	r3, r3, r1
 8006280:	f04f 0000 	mov.w	r0, #0
 8006284:	f04f 0100 	mov.w	r1, #0
 8006288:	00d9      	lsls	r1, r3, #3
 800628a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800628e:	00d0      	lsls	r0, r2, #3
 8006290:	4602      	mov	r2, r0
 8006292:	460b      	mov	r3, r1
 8006294:	eb12 0208 	adds.w	r2, r2, r8
 8006298:	eb43 0309 	adc.w	r3, r3, r9
 800629c:	f04f 0000 	mov.w	r0, #0
 80062a0:	f04f 0100 	mov.w	r1, #0
 80062a4:	0299      	lsls	r1, r3, #10
 80062a6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80062aa:	0290      	lsls	r0, r2, #10
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	4610      	mov	r0, r2
 80062b2:	4619      	mov	r1, r3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	461a      	mov	r2, r3
 80062b8:	f04f 0300 	mov.w	r3, #0
 80062bc:	f7fa fc36 	bl	8000b2c <__aeabi_uldivmod>
 80062c0:	4602      	mov	r2, r0
 80062c2:	460b      	mov	r3, r1
 80062c4:	4613      	mov	r3, r2
 80062c6:	60fb      	str	r3, [r7, #12]
 80062c8:	e04a      	b.n	8006360 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062ca:	4b31      	ldr	r3, [pc, #196]	; (8006390 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	099b      	lsrs	r3, r3, #6
 80062d0:	461a      	mov	r2, r3
 80062d2:	f04f 0300 	mov.w	r3, #0
 80062d6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80062da:	f04f 0100 	mov.w	r1, #0
 80062de:	ea02 0400 	and.w	r4, r2, r0
 80062e2:	ea03 0501 	and.w	r5, r3, r1
 80062e6:	4620      	mov	r0, r4
 80062e8:	4629      	mov	r1, r5
 80062ea:	f04f 0200 	mov.w	r2, #0
 80062ee:	f04f 0300 	mov.w	r3, #0
 80062f2:	014b      	lsls	r3, r1, #5
 80062f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80062f8:	0142      	lsls	r2, r0, #5
 80062fa:	4610      	mov	r0, r2
 80062fc:	4619      	mov	r1, r3
 80062fe:	1b00      	subs	r0, r0, r4
 8006300:	eb61 0105 	sbc.w	r1, r1, r5
 8006304:	f04f 0200 	mov.w	r2, #0
 8006308:	f04f 0300 	mov.w	r3, #0
 800630c:	018b      	lsls	r3, r1, #6
 800630e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006312:	0182      	lsls	r2, r0, #6
 8006314:	1a12      	subs	r2, r2, r0
 8006316:	eb63 0301 	sbc.w	r3, r3, r1
 800631a:	f04f 0000 	mov.w	r0, #0
 800631e:	f04f 0100 	mov.w	r1, #0
 8006322:	00d9      	lsls	r1, r3, #3
 8006324:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006328:	00d0      	lsls	r0, r2, #3
 800632a:	4602      	mov	r2, r0
 800632c:	460b      	mov	r3, r1
 800632e:	1912      	adds	r2, r2, r4
 8006330:	eb45 0303 	adc.w	r3, r5, r3
 8006334:	f04f 0000 	mov.w	r0, #0
 8006338:	f04f 0100 	mov.w	r1, #0
 800633c:	0299      	lsls	r1, r3, #10
 800633e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006342:	0290      	lsls	r0, r2, #10
 8006344:	4602      	mov	r2, r0
 8006346:	460b      	mov	r3, r1
 8006348:	4610      	mov	r0, r2
 800634a:	4619      	mov	r1, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	461a      	mov	r2, r3
 8006350:	f04f 0300 	mov.w	r3, #0
 8006354:	f7fa fbea 	bl	8000b2c <__aeabi_uldivmod>
 8006358:	4602      	mov	r2, r0
 800635a:	460b      	mov	r3, r1
 800635c:	4613      	mov	r3, r2
 800635e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006360:	4b0b      	ldr	r3, [pc, #44]	; (8006390 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	0c1b      	lsrs	r3, r3, #16
 8006366:	f003 0303 	and.w	r3, r3, #3
 800636a:	3301      	adds	r3, #1
 800636c:	005b      	lsls	r3, r3, #1
 800636e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	fbb2 f3f3 	udiv	r3, r2, r3
 8006378:	60bb      	str	r3, [r7, #8]
      break;
 800637a:	e002      	b.n	8006382 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800637c:	4b05      	ldr	r3, [pc, #20]	; (8006394 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800637e:	60bb      	str	r3, [r7, #8]
      break;
 8006380:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006382:	68bb      	ldr	r3, [r7, #8]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3710      	adds	r7, #16
 8006388:	46bd      	mov	sp, r7
 800638a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800638e:	bf00      	nop
 8006390:	40023800 	.word	0x40023800
 8006394:	00f42400 	.word	0x00f42400

08006398 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006398:	b480      	push	{r7}
 800639a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800639c:	4b03      	ldr	r3, [pc, #12]	; (80063ac <HAL_RCC_GetHCLKFreq+0x14>)
 800639e:	681b      	ldr	r3, [r3, #0]
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	20000128 	.word	0x20000128

080063b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80063b4:	f7ff fff0 	bl	8006398 <HAL_RCC_GetHCLKFreq>
 80063b8:	4602      	mov	r2, r0
 80063ba:	4b05      	ldr	r3, [pc, #20]	; (80063d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	0a9b      	lsrs	r3, r3, #10
 80063c0:	f003 0307 	and.w	r3, r3, #7
 80063c4:	4903      	ldr	r1, [pc, #12]	; (80063d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063c6:	5ccb      	ldrb	r3, [r1, r3]
 80063c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	40023800 	.word	0x40023800
 80063d4:	08009e40 	.word	0x08009e40

080063d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80063dc:	f7ff ffdc 	bl	8006398 <HAL_RCC_GetHCLKFreq>
 80063e0:	4602      	mov	r2, r0
 80063e2:	4b05      	ldr	r3, [pc, #20]	; (80063f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	0b5b      	lsrs	r3, r3, #13
 80063e8:	f003 0307 	and.w	r3, r3, #7
 80063ec:	4903      	ldr	r1, [pc, #12]	; (80063fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80063ee:	5ccb      	ldrb	r3, [r1, r3]
 80063f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	40023800 	.word	0x40023800
 80063fc:	08009e40 	.word	0x08009e40

08006400 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b082      	sub	sp, #8
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e118      	b.n	8006644 <HAL_SPI_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a8d      	ldr	r2, [pc, #564]	; (800664c <HAL_SPI_Init+0x24c>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d01d      	beq.n	8006458 <HAL_SPI_Init+0x58>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a8b      	ldr	r2, [pc, #556]	; (8006650 <HAL_SPI_Init+0x250>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d018      	beq.n	8006458 <HAL_SPI_Init+0x58>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a8a      	ldr	r2, [pc, #552]	; (8006654 <HAL_SPI_Init+0x254>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d013      	beq.n	8006458 <HAL_SPI_Init+0x58>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a88      	ldr	r2, [pc, #544]	; (8006658 <HAL_SPI_Init+0x258>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d00e      	beq.n	8006458 <HAL_SPI_Init+0x58>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a87      	ldr	r2, [pc, #540]	; (800665c <HAL_SPI_Init+0x25c>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d009      	beq.n	8006458 <HAL_SPI_Init+0x58>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a85      	ldr	r2, [pc, #532]	; (8006660 <HAL_SPI_Init+0x260>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d004      	beq.n	8006458 <HAL_SPI_Init+0x58>
 800644e:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8006452:	4884      	ldr	r0, [pc, #528]	; (8006664 <HAL_SPI_Init+0x264>)
 8006454:	f7fb ff83 	bl	800235e <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d009      	beq.n	8006474 <HAL_SPI_Init+0x74>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006468:	d004      	beq.n	8006474 <HAL_SPI_Init+0x74>
 800646a:	f240 1143 	movw	r1, #323	; 0x143
 800646e:	487d      	ldr	r0, [pc, #500]	; (8006664 <HAL_SPI_Init+0x264>)
 8006470:	f7fb ff75 	bl	800235e <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00e      	beq.n	800649a <HAL_SPI_Init+0x9a>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006484:	d009      	beq.n	800649a <HAL_SPI_Init+0x9a>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800648e:	d004      	beq.n	800649a <HAL_SPI_Init+0x9a>
 8006490:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8006494:	4873      	ldr	r0, [pc, #460]	; (8006664 <HAL_SPI_Init+0x264>)
 8006496:	f7fb ff62 	bl	800235e <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064a2:	d008      	beq.n	80064b6 <HAL_SPI_Init+0xb6>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d004      	beq.n	80064b6 <HAL_SPI_Init+0xb6>
 80064ac:	f240 1145 	movw	r1, #325	; 0x145
 80064b0:	486c      	ldr	r0, [pc, #432]	; (8006664 <HAL_SPI_Init+0x264>)
 80064b2:	f7fb ff54 	bl	800235e <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064be:	d00d      	beq.n	80064dc <HAL_SPI_Init+0xdc>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	699b      	ldr	r3, [r3, #24]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d009      	beq.n	80064dc <HAL_SPI_Init+0xdc>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80064d0:	d004      	beq.n	80064dc <HAL_SPI_Init+0xdc>
 80064d2:	f44f 71a3 	mov.w	r1, #326	; 0x146
 80064d6:	4863      	ldr	r0, [pc, #396]	; (8006664 <HAL_SPI_Init+0x264>)
 80064d8:	f7fb ff41 	bl	800235e <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	69db      	ldr	r3, [r3, #28]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d020      	beq.n	8006526 <HAL_SPI_Init+0x126>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	69db      	ldr	r3, [r3, #28]
 80064e8:	2b08      	cmp	r3, #8
 80064ea:	d01c      	beq.n	8006526 <HAL_SPI_Init+0x126>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	69db      	ldr	r3, [r3, #28]
 80064f0:	2b10      	cmp	r3, #16
 80064f2:	d018      	beq.n	8006526 <HAL_SPI_Init+0x126>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	69db      	ldr	r3, [r3, #28]
 80064f8:	2b18      	cmp	r3, #24
 80064fa:	d014      	beq.n	8006526 <HAL_SPI_Init+0x126>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	69db      	ldr	r3, [r3, #28]
 8006500:	2b20      	cmp	r3, #32
 8006502:	d010      	beq.n	8006526 <HAL_SPI_Init+0x126>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	2b28      	cmp	r3, #40	; 0x28
 800650a:	d00c      	beq.n	8006526 <HAL_SPI_Init+0x126>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	69db      	ldr	r3, [r3, #28]
 8006510:	2b30      	cmp	r3, #48	; 0x30
 8006512:	d008      	beq.n	8006526 <HAL_SPI_Init+0x126>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	69db      	ldr	r3, [r3, #28]
 8006518:	2b38      	cmp	r3, #56	; 0x38
 800651a:	d004      	beq.n	8006526 <HAL_SPI_Init+0x126>
 800651c:	f240 1147 	movw	r1, #327	; 0x147
 8006520:	4850      	ldr	r0, [pc, #320]	; (8006664 <HAL_SPI_Init+0x264>)
 8006522:	f7fb ff1c 	bl	800235e <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d008      	beq.n	8006540 <HAL_SPI_Init+0x140>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	2b80      	cmp	r3, #128	; 0x80
 8006534:	d004      	beq.n	8006540 <HAL_SPI_Init+0x140>
 8006536:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800653a:	484a      	ldr	r0, [pc, #296]	; (8006664 <HAL_SPI_Init+0x264>)
 800653c:	f7fb ff0f 	bl	800235e <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006544:	2b00      	cmp	r3, #0
 8006546:	d008      	beq.n	800655a <HAL_SPI_Init+0x15a>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654c:	2b10      	cmp	r3, #16
 800654e:	d004      	beq.n	800655a <HAL_SPI_Init+0x15a>
 8006550:	f240 1149 	movw	r1, #329	; 0x149
 8006554:	4843      	ldr	r0, [pc, #268]	; (8006664 <HAL_SPI_Init+0x264>)
 8006556:	f7fb ff02 	bl	800235e <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655e:	2b00      	cmp	r3, #0
 8006560:	d119      	bne.n	8006596 <HAL_SPI_Init+0x196>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d008      	beq.n	800657c <HAL_SPI_Init+0x17c>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	2b02      	cmp	r3, #2
 8006570:	d004      	beq.n	800657c <HAL_SPI_Init+0x17c>
 8006572:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8006576:	483b      	ldr	r0, [pc, #236]	; (8006664 <HAL_SPI_Init+0x264>)
 8006578:	f7fb fef1 	bl	800235e <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	695b      	ldr	r3, [r3, #20]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d008      	beq.n	8006596 <HAL_SPI_Init+0x196>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	2b01      	cmp	r3, #1
 800658a:	d004      	beq.n	8006596 <HAL_SPI_Init+0x196>
 800658c:	f240 114d 	movw	r1, #333	; 0x14d
 8006590:	4834      	ldr	r0, [pc, #208]	; (8006664 <HAL_SPI_Init+0x264>)
 8006592:	f7fb fee4 	bl	800235e <assert_failed>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d106      	bne.n	80065b6 <HAL_SPI_Init+0x1b6>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f7fb ff17 	bl	80023e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2202      	movs	r2, #2
 80065ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065cc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	685a      	ldr	r2, [r3, #4]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	431a      	orrs	r2, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	431a      	orrs	r2, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	431a      	orrs	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	695b      	ldr	r3, [r3, #20]
 80065e8:	431a      	orrs	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065f2:	431a      	orrs	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	69db      	ldr	r3, [r3, #28]
 80065f8:	431a      	orrs	r2, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	ea42 0103 	orr.w	r1, r2, r3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	430a      	orrs	r2, r1
 800660c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	699b      	ldr	r3, [r3, #24]
 8006612:	0c1b      	lsrs	r3, r3, #16
 8006614:	f003 0104 	and.w	r1, r3, #4
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	69da      	ldr	r2, [r3, #28]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006632:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3708      	adds	r7, #8
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	40013000 	.word	0x40013000
 8006650:	40003800 	.word	0x40003800
 8006654:	40003c00 	.word	0x40003c00
 8006658:	40013400 	.word	0x40013400
 800665c:	40015000 	.word	0x40015000
 8006660:	40015400 	.word	0x40015400
 8006664:	08009d30 	.word	0x08009d30

08006668 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b088      	sub	sp, #32
 800666c:	af02      	add	r7, sp, #8
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	603b      	str	r3, [r7, #0]
 8006674:	4613      	mov	r3, r2
 8006676:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006678:	2300      	movs	r3, #0
 800667a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006684:	d112      	bne.n	80066ac <HAL_SPI_Receive+0x44>
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10e      	bne.n	80066ac <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2204      	movs	r2, #4
 8006692:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006696:	88fa      	ldrh	r2, [r7, #6]
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	4613      	mov	r3, r2
 800669e:	68ba      	ldr	r2, [r7, #8]
 80066a0:	68b9      	ldr	r1, [r7, #8]
 80066a2:	68f8      	ldr	r0, [r7, #12]
 80066a4:	f000 f8ea 	bl	800687c <HAL_SPI_TransmitReceive>
 80066a8:	4603      	mov	r3, r0
 80066aa:	e0e2      	b.n	8006872 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d101      	bne.n	80066ba <HAL_SPI_Receive+0x52>
 80066b6:	2302      	movs	r3, #2
 80066b8:	e0db      	b.n	8006872 <HAL_SPI_Receive+0x20a>
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2201      	movs	r2, #1
 80066be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066c2:	f7fc fc09 	bl	8002ed8 <HAL_GetTick>
 80066c6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d002      	beq.n	80066da <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80066d4:	2302      	movs	r3, #2
 80066d6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80066d8:	e0c2      	b.n	8006860 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d002      	beq.n	80066e6 <HAL_SPI_Receive+0x7e>
 80066e0:	88fb      	ldrh	r3, [r7, #6]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d102      	bne.n	80066ec <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80066ea:	e0b9      	b.n	8006860 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2204      	movs	r2, #4
 80066f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	68ba      	ldr	r2, [r7, #8]
 80066fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	88fa      	ldrh	r2, [r7, #6]
 8006704:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	88fa      	ldrh	r2, [r7, #6]
 800670a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2200      	movs	r2, #0
 8006728:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006732:	d107      	bne.n	8006744 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006742:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800674e:	2b40      	cmp	r3, #64	; 0x40
 8006750:	d007      	beq.n	8006762 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006760:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d162      	bne.n	8006830 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800676a:	e02e      	b.n	80067ca <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b01      	cmp	r3, #1
 8006778:	d115      	bne.n	80067a6 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f103 020c 	add.w	r2, r3, #12
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006786:	7812      	ldrb	r2, [r2, #0]
 8006788:	b2d2      	uxtb	r2, r2
 800678a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006790:	1c5a      	adds	r2, r3, #1
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800679a:	b29b      	uxth	r3, r3
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80067a4:	e011      	b.n	80067ca <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067a6:	f7fc fb97 	bl	8002ed8 <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	683a      	ldr	r2, [r7, #0]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d803      	bhi.n	80067be <HAL_SPI_Receive+0x156>
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067bc:	d102      	bne.n	80067c4 <HAL_SPI_Receive+0x15c>
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d102      	bne.n	80067ca <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80067c8:	e04a      	b.n	8006860 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1cb      	bne.n	800676c <HAL_SPI_Receive+0x104>
 80067d4:	e031      	b.n	800683a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 0301 	and.w	r3, r3, #1
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d113      	bne.n	800680c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68da      	ldr	r2, [r3, #12]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ee:	b292      	uxth	r2, r2
 80067f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067f6:	1c9a      	adds	r2, r3, #2
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006800:	b29b      	uxth	r3, r3
 8006802:	3b01      	subs	r3, #1
 8006804:	b29a      	uxth	r2, r3
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	87da      	strh	r2, [r3, #62]	; 0x3e
 800680a:	e011      	b.n	8006830 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800680c:	f7fc fb64 	bl	8002ed8 <HAL_GetTick>
 8006810:	4602      	mov	r2, r0
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	683a      	ldr	r2, [r7, #0]
 8006818:	429a      	cmp	r2, r3
 800681a:	d803      	bhi.n	8006824 <HAL_SPI_Receive+0x1bc>
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006822:	d102      	bne.n	800682a <HAL_SPI_Receive+0x1c2>
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d102      	bne.n	8006830 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800682e:	e017      	b.n	8006860 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006834:	b29b      	uxth	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d1cd      	bne.n	80067d6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	6839      	ldr	r1, [r7, #0]
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	f000 fa34 	bl	8006cac <SPI_EndRxTransaction>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d002      	beq.n	8006850 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2220      	movs	r2, #32
 800684e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	75fb      	strb	r3, [r7, #23]
 800685c:	e000      	b.n	8006860 <HAL_SPI_Receive+0x1f8>
  }

error :
 800685e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006870:	7dfb      	ldrb	r3, [r7, #23]
}
 8006872:	4618      	mov	r0, r3
 8006874:	3718      	adds	r7, #24
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
	...

0800687c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b08c      	sub	sp, #48	; 0x30
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
 8006888:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800688a:	2301      	movs	r3, #1
 800688c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800688e:	2300      	movs	r3, #0
 8006890:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d004      	beq.n	80068a6 <HAL_SPI_TransmitReceive+0x2a>
 800689c:	f240 415a 	movw	r1, #1114	; 0x45a
 80068a0:	4884      	ldr	r0, [pc, #528]	; (8006ab4 <HAL_SPI_TransmitReceive+0x238>)
 80068a2:	f7fb fd5c 	bl	800235e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d101      	bne.n	80068b4 <HAL_SPI_TransmitReceive+0x38>
 80068b0:	2302      	movs	r3, #2
 80068b2:	e18d      	b.n	8006bd0 <HAL_SPI_TransmitReceive+0x354>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068bc:	f7fc fb0c 	bl	8002ed8 <HAL_GetTick>
 80068c0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80068d2:	887b      	ldrh	r3, [r7, #2]
 80068d4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80068d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d00f      	beq.n	80068fe <HAL_SPI_TransmitReceive+0x82>
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068e4:	d107      	bne.n	80068f6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d103      	bne.n	80068f6 <HAL_SPI_TransmitReceive+0x7a>
 80068ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068f2:	2b04      	cmp	r3, #4
 80068f4:	d003      	beq.n	80068fe <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 80068f6:	2302      	movs	r3, #2
 80068f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80068fc:	e15e      	b.n	8006bbc <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d005      	beq.n	8006910 <HAL_SPI_TransmitReceive+0x94>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d002      	beq.n	8006910 <HAL_SPI_TransmitReceive+0x94>
 800690a:	887b      	ldrh	r3, [r7, #2]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d103      	bne.n	8006918 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006916:	e151      	b.n	8006bbc <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800691e:	b2db      	uxtb	r3, r3
 8006920:	2b04      	cmp	r3, #4
 8006922:	d003      	beq.n	800692c <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2205      	movs	r2, #5
 8006928:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	887a      	ldrh	r2, [r7, #2]
 800693c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	887a      	ldrh	r2, [r7, #2]
 8006942:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	68ba      	ldr	r2, [r7, #8]
 8006948:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	887a      	ldrh	r2, [r7, #2]
 800694e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	887a      	ldrh	r2, [r7, #2]
 8006954:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2200      	movs	r2, #0
 800695a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800696c:	2b40      	cmp	r3, #64	; 0x40
 800696e:	d007      	beq.n	8006980 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800697e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006988:	d178      	bne.n	8006a7c <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d002      	beq.n	8006998 <HAL_SPI_TransmitReceive+0x11c>
 8006992:	8b7b      	ldrh	r3, [r7, #26]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d166      	bne.n	8006a66 <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800699c:	881a      	ldrh	r2, [r3, #0]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a8:	1c9a      	adds	r2, r3, #2
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	3b01      	subs	r3, #1
 80069b6:	b29a      	uxth	r2, r3
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069bc:	e053      	b.n	8006a66 <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	f003 0302 	and.w	r3, r3, #2
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d11b      	bne.n	8006a04 <HAL_SPI_TransmitReceive+0x188>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d016      	beq.n	8006a04 <HAL_SPI_TransmitReceive+0x188>
 80069d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d113      	bne.n	8006a04 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e0:	881a      	ldrh	r2, [r3, #0]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ec:	1c9a      	adds	r2, r3, #2
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	3b01      	subs	r3, #1
 80069fa:	b29a      	uxth	r2, r3
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a00:	2300      	movs	r3, #0
 8006a02:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d119      	bne.n	8006a46 <HAL_SPI_TransmitReceive+0x1ca>
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d014      	beq.n	8006a46 <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68da      	ldr	r2, [r3, #12]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a26:	b292      	uxth	r2, r2
 8006a28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a2e:	1c9a      	adds	r2, r3, #2
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	b29a      	uxth	r2, r3
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a42:	2301      	movs	r3, #1
 8006a44:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a46:	f7fc fa47 	bl	8002ed8 <HAL_GetTick>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a4e:	1ad3      	subs	r3, r2, r3
 8006a50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d807      	bhi.n	8006a66 <HAL_SPI_TransmitReceive+0x1ea>
 8006a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a5c:	d003      	beq.n	8006a66 <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006a64:	e0aa      	b.n	8006bbc <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1a6      	bne.n	80069be <HAL_SPI_TransmitReceive+0x142>
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d1a1      	bne.n	80069be <HAL_SPI_TransmitReceive+0x142>
 8006a7a:	e07f      	b.n	8006b7c <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d002      	beq.n	8006a8a <HAL_SPI_TransmitReceive+0x20e>
 8006a84:	8b7b      	ldrh	r3, [r7, #26]
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d16e      	bne.n	8006b68 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	330c      	adds	r3, #12
 8006a94:	7812      	ldrb	r2, [r2, #0]
 8006a96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a9c:	1c5a      	adds	r2, r3, #1
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	3b01      	subs	r3, #1
 8006aaa:	b29a      	uxth	r2, r3
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ab0:	e05a      	b.n	8006b68 <HAL_SPI_TransmitReceive+0x2ec>
 8006ab2:	bf00      	nop
 8006ab4:	08009d30 	.word	0x08009d30
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d11c      	bne.n	8006b00 <HAL_SPI_TransmitReceive+0x284>
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d017      	beq.n	8006b00 <HAL_SPI_TransmitReceive+0x284>
 8006ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d114      	bne.n	8006b00 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	330c      	adds	r3, #12
 8006ae0:	7812      	ldrb	r2, [r2, #0]
 8006ae2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae8:	1c5a      	adds	r2, r3, #1
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	3b01      	subs	r3, #1
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006afc:	2300      	movs	r3, #0
 8006afe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d119      	bne.n	8006b42 <HAL_SPI_TransmitReceive+0x2c6>
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d014      	beq.n	8006b42 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68da      	ldr	r2, [r3, #12]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b22:	b2d2      	uxtb	r2, r2
 8006b24:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2a:	1c5a      	adds	r2, r3, #1
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	3b01      	subs	r3, #1
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b42:	f7fc f9c9 	bl	8002ed8 <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d803      	bhi.n	8006b5a <HAL_SPI_TransmitReceive+0x2de>
 8006b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b58:	d102      	bne.n	8006b60 <HAL_SPI_TransmitReceive+0x2e4>
 8006b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d103      	bne.n	8006b68 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006b66:	e029      	b.n	8006bbc <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1a2      	bne.n	8006ab8 <HAL_SPI_TransmitReceive+0x23c>
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d19d      	bne.n	8006ab8 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b80:	68f8      	ldr	r0, [r7, #12]
 8006b82:	f000 f8f9 	bl	8006d78 <SPI_EndRxTxTransaction>
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d006      	beq.n	8006b9a <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2220      	movs	r2, #32
 8006b96:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006b98:	e010      	b.n	8006bbc <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d10b      	bne.n	8006bba <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	617b      	str	r3, [r7, #20]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	617b      	str	r3, [r7, #20]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	617b      	str	r3, [r7, #20]
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	e000      	b.n	8006bbc <HAL_SPI_TransmitReceive+0x340>
  }

error :
 8006bba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006bcc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	3730      	adds	r7, #48	; 0x30
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}

08006bd8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	603b      	str	r3, [r7, #0]
 8006be4:	4613      	mov	r3, r2
 8006be6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006be8:	e04c      	b.n	8006c84 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bf0:	d048      	beq.n	8006c84 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006bf2:	f7fc f971 	bl	8002ed8 <HAL_GetTick>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	1ad3      	subs	r3, r2, r3
 8006bfc:	683a      	ldr	r2, [r7, #0]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d902      	bls.n	8006c08 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d13d      	bne.n	8006c84 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685a      	ldr	r2, [r3, #4]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c16:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c20:	d111      	bne.n	8006c46 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c2a:	d004      	beq.n	8006c36 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c34:	d107      	bne.n	8006c46 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c44:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c4e:	d10f      	bne.n	8006c70 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c5e:	601a      	str	r2, [r3, #0]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c6e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c80:	2303      	movs	r3, #3
 8006c82:	e00f      	b.n	8006ca4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	689a      	ldr	r2, [r3, #8]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	bf0c      	ite	eq
 8006c94:	2301      	moveq	r3, #1
 8006c96:	2300      	movne	r3, #0
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	79fb      	ldrb	r3, [r7, #7]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d1a3      	bne.n	8006bea <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3710      	adds	r7, #16
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af02      	add	r7, sp, #8
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cc0:	d111      	bne.n	8006ce6 <SPI_EndRxTransaction+0x3a>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cca:	d004      	beq.n	8006cd6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cd4:	d107      	bne.n	8006ce6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ce4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cee:	d12a      	bne.n	8006d46 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cf8:	d012      	beq.n	8006d20 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	2200      	movs	r2, #0
 8006d02:	2180      	movs	r1, #128	; 0x80
 8006d04:	68f8      	ldr	r0, [r7, #12]
 8006d06:	f7ff ff67 	bl	8006bd8 <SPI_WaitFlagStateUntilTimeout>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d02d      	beq.n	8006d6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d14:	f043 0220 	orr.w	r2, r3, #32
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006d1c:	2303      	movs	r3, #3
 8006d1e:	e026      	b.n	8006d6e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	2200      	movs	r2, #0
 8006d28:	2101      	movs	r1, #1
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f7ff ff54 	bl	8006bd8 <SPI_WaitFlagStateUntilTimeout>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d01a      	beq.n	8006d6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d3a:	f043 0220 	orr.w	r2, r3, #32
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	e013      	b.n	8006d6e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	9300      	str	r3, [sp, #0]
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2101      	movs	r1, #1
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f7ff ff41 	bl	8006bd8 <SPI_WaitFlagStateUntilTimeout>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d007      	beq.n	8006d6c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d60:	f043 0220 	orr.w	r2, r3, #32
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006d68:	2303      	movs	r3, #3
 8006d6a:	e000      	b.n	8006d6e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3710      	adds	r7, #16
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
	...

08006d78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b088      	sub	sp, #32
 8006d7c:	af02      	add	r7, sp, #8
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	60b9      	str	r1, [r7, #8]
 8006d82:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006d84:	4b1b      	ldr	r3, [pc, #108]	; (8006df4 <SPI_EndRxTxTransaction+0x7c>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a1b      	ldr	r2, [pc, #108]	; (8006df8 <SPI_EndRxTxTransaction+0x80>)
 8006d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d8e:	0d5b      	lsrs	r3, r3, #21
 8006d90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006d94:	fb02 f303 	mul.w	r3, r2, r3
 8006d98:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006da2:	d112      	bne.n	8006dca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	2200      	movs	r2, #0
 8006dac:	2180      	movs	r1, #128	; 0x80
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f7ff ff12 	bl	8006bd8 <SPI_WaitFlagStateUntilTimeout>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d016      	beq.n	8006de8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dbe:	f043 0220 	orr.w	r2, r3, #32
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006dc6:	2303      	movs	r3, #3
 8006dc8:	e00f      	b.n	8006dea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d00a      	beq.n	8006de6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	3b01      	subs	r3, #1
 8006dd4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006de0:	2b80      	cmp	r3, #128	; 0x80
 8006de2:	d0f2      	beq.n	8006dca <SPI_EndRxTxTransaction+0x52>
 8006de4:	e000      	b.n	8006de8 <SPI_EndRxTxTransaction+0x70>
        break;
 8006de6:	bf00      	nop
  }

  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3718      	adds	r7, #24
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	20000128 	.word	0x20000128
 8006df8:	165e9f81 	.word	0x165e9f81

08006dfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d101      	bne.n	8006e0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e0a1      	b.n	8006f52 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a52      	ldr	r2, [pc, #328]	; (8006f5c <HAL_TIM_Base_Init+0x160>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d045      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e20:	d040      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a4e      	ldr	r2, [pc, #312]	; (8006f60 <HAL_TIM_Base_Init+0x164>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d03b      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a4c      	ldr	r2, [pc, #304]	; (8006f64 <HAL_TIM_Base_Init+0x168>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d036      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a4b      	ldr	r2, [pc, #300]	; (8006f68 <HAL_TIM_Base_Init+0x16c>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d031      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a49      	ldr	r2, [pc, #292]	; (8006f6c <HAL_TIM_Base_Init+0x170>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d02c      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a48      	ldr	r2, [pc, #288]	; (8006f70 <HAL_TIM_Base_Init+0x174>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d027      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a46      	ldr	r2, [pc, #280]	; (8006f74 <HAL_TIM_Base_Init+0x178>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d022      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a45      	ldr	r2, [pc, #276]	; (8006f78 <HAL_TIM_Base_Init+0x17c>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d01d      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a43      	ldr	r2, [pc, #268]	; (8006f7c <HAL_TIM_Base_Init+0x180>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d018      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a42      	ldr	r2, [pc, #264]	; (8006f80 <HAL_TIM_Base_Init+0x184>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d013      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a40      	ldr	r2, [pc, #256]	; (8006f84 <HAL_TIM_Base_Init+0x188>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d00e      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a3f      	ldr	r2, [pc, #252]	; (8006f88 <HAL_TIM_Base_Init+0x18c>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d009      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a3d      	ldr	r2, [pc, #244]	; (8006f8c <HAL_TIM_Base_Init+0x190>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d004      	beq.n	8006ea4 <HAL_TIM_Base_Init+0xa8>
 8006e9a:	f44f 7189 	mov.w	r1, #274	; 0x112
 8006e9e:	483c      	ldr	r0, [pc, #240]	; (8006f90 <HAL_TIM_Base_Init+0x194>)
 8006ea0:	f7fb fa5d 	bl	800235e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d014      	beq.n	8006ed6 <HAL_TIM_Base_Init+0xda>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	2b10      	cmp	r3, #16
 8006eb2:	d010      	beq.n	8006ed6 <HAL_TIM_Base_Init+0xda>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	2b20      	cmp	r3, #32
 8006eba:	d00c      	beq.n	8006ed6 <HAL_TIM_Base_Init+0xda>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	2b40      	cmp	r3, #64	; 0x40
 8006ec2:	d008      	beq.n	8006ed6 <HAL_TIM_Base_Init+0xda>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	2b60      	cmp	r3, #96	; 0x60
 8006eca:	d004      	beq.n	8006ed6 <HAL_TIM_Base_Init+0xda>
 8006ecc:	f240 1113 	movw	r1, #275	; 0x113
 8006ed0:	482f      	ldr	r0, [pc, #188]	; (8006f90 <HAL_TIM_Base_Init+0x194>)
 8006ed2:	f7fb fa44 	bl	800235e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00e      	beq.n	8006efc <HAL_TIM_Base_Init+0x100>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ee6:	d009      	beq.n	8006efc <HAL_TIM_Base_Init+0x100>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ef0:	d004      	beq.n	8006efc <HAL_TIM_Base_Init+0x100>
 8006ef2:	f44f 718a 	mov.w	r1, #276	; 0x114
 8006ef6:	4826      	ldr	r0, [pc, #152]	; (8006f90 <HAL_TIM_Base_Init+0x194>)
 8006ef8:	f7fb fa31 	bl	800235e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	699b      	ldr	r3, [r3, #24]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d008      	beq.n	8006f16 <HAL_TIM_Base_Init+0x11a>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	2b80      	cmp	r3, #128	; 0x80
 8006f0a:	d004      	beq.n	8006f16 <HAL_TIM_Base_Init+0x11a>
 8006f0c:	f240 1115 	movw	r1, #277	; 0x115
 8006f10:	481f      	ldr	r0, [pc, #124]	; (8006f90 <HAL_TIM_Base_Init+0x194>)
 8006f12:	f7fb fa24 	bl	800235e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d106      	bne.n	8006f30 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f7fb fd64 	bl	80029f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2202      	movs	r2, #2
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	3304      	adds	r3, #4
 8006f40:	4619      	mov	r1, r3
 8006f42:	4610      	mov	r0, r2
 8006f44:	f001 fa62 	bl	800840c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f50:	2300      	movs	r3, #0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3708      	adds	r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	40010000 	.word	0x40010000
 8006f60:	40000400 	.word	0x40000400
 8006f64:	40000800 	.word	0x40000800
 8006f68:	40000c00 	.word	0x40000c00
 8006f6c:	40001000 	.word	0x40001000
 8006f70:	40001400 	.word	0x40001400
 8006f74:	40010400 	.word	0x40010400
 8006f78:	40014000 	.word	0x40014000
 8006f7c:	40014400 	.word	0x40014400
 8006f80:	40014800 	.word	0x40014800
 8006f84:	40001800 	.word	0x40001800
 8006f88:	40001c00 	.word	0x40001c00
 8006f8c:	40002000 	.word	0x40002000
 8006f90:	08009d68 	.word	0x08009d68

08006f94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a33      	ldr	r2, [pc, #204]	; (8007070 <HAL_TIM_Base_Start+0xdc>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d045      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fae:	d040      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a2f      	ldr	r2, [pc, #188]	; (8007074 <HAL_TIM_Base_Start+0xe0>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d03b      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a2e      	ldr	r2, [pc, #184]	; (8007078 <HAL_TIM_Base_Start+0xe4>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d036      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a2c      	ldr	r2, [pc, #176]	; (800707c <HAL_TIM_Base_Start+0xe8>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d031      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a2b      	ldr	r2, [pc, #172]	; (8007080 <HAL_TIM_Base_Start+0xec>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d02c      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a29      	ldr	r2, [pc, #164]	; (8007084 <HAL_TIM_Base_Start+0xf0>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d027      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a28      	ldr	r2, [pc, #160]	; (8007088 <HAL_TIM_Base_Start+0xf4>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d022      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a26      	ldr	r2, [pc, #152]	; (800708c <HAL_TIM_Base_Start+0xf8>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d01d      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a25      	ldr	r2, [pc, #148]	; (8007090 <HAL_TIM_Base_Start+0xfc>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d018      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a23      	ldr	r2, [pc, #140]	; (8007094 <HAL_TIM_Base_Start+0x100>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d013      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a22      	ldr	r2, [pc, #136]	; (8007098 <HAL_TIM_Base_Start+0x104>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d00e      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a20      	ldr	r2, [pc, #128]	; (800709c <HAL_TIM_Base_Start+0x108>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d009      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a1f      	ldr	r2, [pc, #124]	; (80070a0 <HAL_TIM_Base_Start+0x10c>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d004      	beq.n	8007032 <HAL_TIM_Base_Start+0x9e>
 8007028:	f240 1185 	movw	r1, #389	; 0x185
 800702c:	481d      	ldr	r0, [pc, #116]	; (80070a4 <HAL_TIM_Base_Start+0x110>)
 800702e:	f7fb f996 	bl	800235e <assert_failed>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2202      	movs	r2, #2
 8007036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f003 0307 	and.w	r3, r3, #7
 8007044:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2b06      	cmp	r3, #6
 800704a:	d007      	beq.n	800705c <HAL_TIM_Base_Start+0xc8>
  {
    __HAL_TIM_ENABLE(htim);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f042 0201 	orr.w	r2, r2, #1
 800705a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	40010000 	.word	0x40010000
 8007074:	40000400 	.word	0x40000400
 8007078:	40000800 	.word	0x40000800
 800707c:	40000c00 	.word	0x40000c00
 8007080:	40001000 	.word	0x40001000
 8007084:	40001400 	.word	0x40001400
 8007088:	40010400 	.word	0x40010400
 800708c:	40014000 	.word	0x40014000
 8007090:	40014400 	.word	0x40014400
 8007094:	40014800 	.word	0x40014800
 8007098:	40001800 	.word	0x40001800
 800709c:	40001c00 	.word	0x40001c00
 80070a0:	40002000 	.word	0x40002000
 80070a4:	08009d68 	.word	0x08009d68

080070a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e0a1      	b.n	80071fe <HAL_TIM_PWM_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a52      	ldr	r2, [pc, #328]	; (8007208 <HAL_TIM_PWM_Init+0x160>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d045      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070cc:	d040      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a4e      	ldr	r2, [pc, #312]	; (800720c <HAL_TIM_PWM_Init+0x164>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d03b      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a4c      	ldr	r2, [pc, #304]	; (8007210 <HAL_TIM_PWM_Init+0x168>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d036      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a4b      	ldr	r2, [pc, #300]	; (8007214 <HAL_TIM_PWM_Init+0x16c>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d031      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a49      	ldr	r2, [pc, #292]	; (8007218 <HAL_TIM_PWM_Init+0x170>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d02c      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a48      	ldr	r2, [pc, #288]	; (800721c <HAL_TIM_PWM_Init+0x174>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d027      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a46      	ldr	r2, [pc, #280]	; (8007220 <HAL_TIM_PWM_Init+0x178>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d022      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a45      	ldr	r2, [pc, #276]	; (8007224 <HAL_TIM_PWM_Init+0x17c>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d01d      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a43      	ldr	r2, [pc, #268]	; (8007228 <HAL_TIM_PWM_Init+0x180>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d018      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a42      	ldr	r2, [pc, #264]	; (800722c <HAL_TIM_PWM_Init+0x184>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d013      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a40      	ldr	r2, [pc, #256]	; (8007230 <HAL_TIM_PWM_Init+0x188>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d00e      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a3f      	ldr	r2, [pc, #252]	; (8007234 <HAL_TIM_PWM_Init+0x18c>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d009      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a3d      	ldr	r2, [pc, #244]	; (8007238 <HAL_TIM_PWM_Init+0x190>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d004      	beq.n	8007150 <HAL_TIM_PWM_Init+0xa8>
 8007146:	f240 419b 	movw	r1, #1179	; 0x49b
 800714a:	483c      	ldr	r0, [pc, #240]	; (800723c <HAL_TIM_PWM_Init+0x194>)
 800714c:	f7fb f907 	bl	800235e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d014      	beq.n	8007182 <HAL_TIM_PWM_Init+0xda>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	2b10      	cmp	r3, #16
 800715e:	d010      	beq.n	8007182 <HAL_TIM_PWM_Init+0xda>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	2b20      	cmp	r3, #32
 8007166:	d00c      	beq.n	8007182 <HAL_TIM_PWM_Init+0xda>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	2b40      	cmp	r3, #64	; 0x40
 800716e:	d008      	beq.n	8007182 <HAL_TIM_PWM_Init+0xda>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	2b60      	cmp	r3, #96	; 0x60
 8007176:	d004      	beq.n	8007182 <HAL_TIM_PWM_Init+0xda>
 8007178:	f240 419c 	movw	r1, #1180	; 0x49c
 800717c:	482f      	ldr	r0, [pc, #188]	; (800723c <HAL_TIM_PWM_Init+0x194>)
 800717e:	f7fb f8ee 	bl	800235e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00e      	beq.n	80071a8 <HAL_TIM_PWM_Init+0x100>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007192:	d009      	beq.n	80071a8 <HAL_TIM_PWM_Init+0x100>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800719c:	d004      	beq.n	80071a8 <HAL_TIM_PWM_Init+0x100>
 800719e:	f240 419d 	movw	r1, #1181	; 0x49d
 80071a2:	4826      	ldr	r0, [pc, #152]	; (800723c <HAL_TIM_PWM_Init+0x194>)
 80071a4:	f7fb f8db 	bl	800235e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	699b      	ldr	r3, [r3, #24]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d008      	beq.n	80071c2 <HAL_TIM_PWM_Init+0x11a>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	699b      	ldr	r3, [r3, #24]
 80071b4:	2b80      	cmp	r3, #128	; 0x80
 80071b6:	d004      	beq.n	80071c2 <HAL_TIM_PWM_Init+0x11a>
 80071b8:	f240 419e 	movw	r1, #1182	; 0x49e
 80071bc:	481f      	ldr	r0, [pc, #124]	; (800723c <HAL_TIM_PWM_Init+0x194>)
 80071be:	f7fb f8ce 	bl	800235e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d106      	bne.n	80071dc <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2200      	movs	r2, #0
 80071d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f832 	bl	8007240 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2202      	movs	r2, #2
 80071e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	3304      	adds	r3, #4
 80071ec:	4619      	mov	r1, r3
 80071ee:	4610      	mov	r0, r2
 80071f0:	f001 f90c 	bl	800840c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071fc:	2300      	movs	r3, #0
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3708      	adds	r7, #8
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
 8007206:	bf00      	nop
 8007208:	40010000 	.word	0x40010000
 800720c:	40000400 	.word	0x40000400
 8007210:	40000800 	.word	0x40000800
 8007214:	40000c00 	.word	0x40000c00
 8007218:	40001000 	.word	0x40001000
 800721c:	40001400 	.word	0x40001400
 8007220:	40010400 	.word	0x40010400
 8007224:	40014000 	.word	0x40014000
 8007228:	40014400 	.word	0x40014400
 800722c:	40014800 	.word	0x40014800
 8007230:	40001800 	.word	0x40001800
 8007234:	40001c00 	.word	0x40001c00
 8007238:	40002000 	.word	0x40002000
 800723c:	08009d68 	.word	0x08009d68

08007240 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a6d      	ldr	r2, [pc, #436]	; (8007418 <HAL_TIM_PWM_Start+0x1c4>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d10f      	bne.n	8007288 <HAL_TIM_PWM_Start+0x34>
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	f000 809f 	beq.w	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	2b04      	cmp	r3, #4
 8007274:	f000 809b 	beq.w	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	2b08      	cmp	r3, #8
 800727c:	f000 8097 	beq.w	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	2b0c      	cmp	r3, #12
 8007284:	f000 8093 	beq.w	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007290:	d10e      	bne.n	80072b0 <HAL_TIM_PWM_Start+0x5c>
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	2b00      	cmp	r3, #0
 8007296:	f000 808a 	beq.w	80073ae <HAL_TIM_PWM_Start+0x15a>
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	2b04      	cmp	r3, #4
 800729e:	f000 8086 	beq.w	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b08      	cmp	r3, #8
 80072a6:	f000 8082 	beq.w	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	2b0c      	cmp	r3, #12
 80072ae:	d07e      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a59      	ldr	r2, [pc, #356]	; (800741c <HAL_TIM_PWM_Start+0x1c8>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d10b      	bne.n	80072d2 <HAL_TIM_PWM_Start+0x7e>
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d076      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	2b04      	cmp	r3, #4
 80072c4:	d073      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	2b08      	cmp	r3, #8
 80072ca:	d070      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	2b0c      	cmp	r3, #12
 80072d0:	d06d      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a52      	ldr	r2, [pc, #328]	; (8007420 <HAL_TIM_PWM_Start+0x1cc>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d10b      	bne.n	80072f4 <HAL_TIM_PWM_Start+0xa0>
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d065      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b04      	cmp	r3, #4
 80072e6:	d062      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	2b08      	cmp	r3, #8
 80072ec:	d05f      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	2b0c      	cmp	r3, #12
 80072f2:	d05c      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a4a      	ldr	r2, [pc, #296]	; (8007424 <HAL_TIM_PWM_Start+0x1d0>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d10b      	bne.n	8007316 <HAL_TIM_PWM_Start+0xc2>
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d054      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	2b04      	cmp	r3, #4
 8007308:	d051      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	2b08      	cmp	r3, #8
 800730e:	d04e      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	2b0c      	cmp	r3, #12
 8007314:	d04b      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a43      	ldr	r2, [pc, #268]	; (8007428 <HAL_TIM_PWM_Start+0x1d4>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d10b      	bne.n	8007338 <HAL_TIM_PWM_Start+0xe4>
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d043      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b04      	cmp	r3, #4
 800732a:	d040      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	2b08      	cmp	r3, #8
 8007330:	d03d      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	2b0c      	cmp	r3, #12
 8007336:	d03a      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a3b      	ldr	r2, [pc, #236]	; (800742c <HAL_TIM_PWM_Start+0x1d8>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d105      	bne.n	800734e <HAL_TIM_PWM_Start+0xfa>
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d032      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	2b04      	cmp	r3, #4
 800734c:	d02f      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a37      	ldr	r2, [pc, #220]	; (8007430 <HAL_TIM_PWM_Start+0x1dc>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d102      	bne.n	800735e <HAL_TIM_PWM_Start+0x10a>
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d027      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a34      	ldr	r2, [pc, #208]	; (8007434 <HAL_TIM_PWM_Start+0x1e0>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d102      	bne.n	800736e <HAL_TIM_PWM_Start+0x11a>
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d01f      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a31      	ldr	r2, [pc, #196]	; (8007438 <HAL_TIM_PWM_Start+0x1e4>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d105      	bne.n	8007384 <HAL_TIM_PWM_Start+0x130>
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d017      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	2b04      	cmp	r3, #4
 8007382:	d014      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a2c      	ldr	r2, [pc, #176]	; (800743c <HAL_TIM_PWM_Start+0x1e8>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d102      	bne.n	8007394 <HAL_TIM_PWM_Start+0x140>
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d00c      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a29      	ldr	r2, [pc, #164]	; (8007440 <HAL_TIM_PWM_Start+0x1ec>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d102      	bne.n	80073a4 <HAL_TIM_PWM_Start+0x150>
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d004      	beq.n	80073ae <HAL_TIM_PWM_Start+0x15a>
 80073a4:	f240 5113 	movw	r1, #1299	; 0x513
 80073a8:	4826      	ldr	r0, [pc, #152]	; (8007444 <HAL_TIM_PWM_Start+0x1f0>)
 80073aa:	f7fa ffd8 	bl	800235e <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2201      	movs	r2, #1
 80073b4:	6839      	ldr	r1, [r7, #0]
 80073b6:	4618      	mov	r0, r3
 80073b8:	f001 fcc6 	bl	8008d48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a15      	ldr	r2, [pc, #84]	; (8007418 <HAL_TIM_PWM_Start+0x1c4>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d004      	beq.n	80073d0 <HAL_TIM_PWM_Start+0x17c>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a17      	ldr	r2, [pc, #92]	; (8007428 <HAL_TIM_PWM_Start+0x1d4>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d101      	bne.n	80073d4 <HAL_TIM_PWM_Start+0x180>
 80073d0:	2301      	movs	r3, #1
 80073d2:	e000      	b.n	80073d6 <HAL_TIM_PWM_Start+0x182>
 80073d4:	2300      	movs	r3, #0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d007      	beq.n	80073ea <HAL_TIM_PWM_Start+0x196>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80073e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	f003 0307 	and.w	r3, r3, #7
 80073f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2b06      	cmp	r3, #6
 80073fa:	d007      	beq.n	800740c <HAL_TIM_PWM_Start+0x1b8>
  {
    __HAL_TIM_ENABLE(htim);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f042 0201 	orr.w	r2, r2, #1
 800740a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800740c:	2300      	movs	r3, #0
}
 800740e:	4618      	mov	r0, r3
 8007410:	3710      	adds	r7, #16
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	40010000 	.word	0x40010000
 800741c:	40000400 	.word	0x40000400
 8007420:	40000800 	.word	0x40000800
 8007424:	40000c00 	.word	0x40000c00
 8007428:	40010400 	.word	0x40010400
 800742c:	40014000 	.word	0x40014000
 8007430:	40014400 	.word	0x40014400
 8007434:	40014800 	.word	0x40014800
 8007438:	40001800 	.word	0x40001800
 800743c:	40001c00 	.word	0x40001c00
 8007440:	40002000 	.word	0x40002000
 8007444:	08009d68 	.word	0x08009d68

08007448 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d101      	bne.n	800745a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e0a1      	b.n	800759e <HAL_TIM_IC_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a52      	ldr	r2, [pc, #328]	; (80075a8 <HAL_TIM_IC_Init+0x160>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d045      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800746c:	d040      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a4e      	ldr	r2, [pc, #312]	; (80075ac <HAL_TIM_IC_Init+0x164>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d03b      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a4c      	ldr	r2, [pc, #304]	; (80075b0 <HAL_TIM_IC_Init+0x168>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d036      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a4b      	ldr	r2, [pc, #300]	; (80075b4 <HAL_TIM_IC_Init+0x16c>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d031      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a49      	ldr	r2, [pc, #292]	; (80075b8 <HAL_TIM_IC_Init+0x170>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d02c      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a48      	ldr	r2, [pc, #288]	; (80075bc <HAL_TIM_IC_Init+0x174>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d027      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a46      	ldr	r2, [pc, #280]	; (80075c0 <HAL_TIM_IC_Init+0x178>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d022      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a45      	ldr	r2, [pc, #276]	; (80075c4 <HAL_TIM_IC_Init+0x17c>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d01d      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a43      	ldr	r2, [pc, #268]	; (80075c8 <HAL_TIM_IC_Init+0x180>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d018      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a42      	ldr	r2, [pc, #264]	; (80075cc <HAL_TIM_IC_Init+0x184>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d013      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a40      	ldr	r2, [pc, #256]	; (80075d0 <HAL_TIM_IC_Init+0x188>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d00e      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a3f      	ldr	r2, [pc, #252]	; (80075d4 <HAL_TIM_IC_Init+0x18c>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d009      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a3d      	ldr	r2, [pc, #244]	; (80075d8 <HAL_TIM_IC_Init+0x190>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d004      	beq.n	80074f0 <HAL_TIM_IC_Init+0xa8>
 80074e6:	f240 61d9 	movw	r1, #1753	; 0x6d9
 80074ea:	483c      	ldr	r0, [pc, #240]	; (80075dc <HAL_TIM_IC_Init+0x194>)
 80074ec:	f7fa ff37 	bl	800235e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d014      	beq.n	8007522 <HAL_TIM_IC_Init+0xda>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	2b10      	cmp	r3, #16
 80074fe:	d010      	beq.n	8007522 <HAL_TIM_IC_Init+0xda>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	2b20      	cmp	r3, #32
 8007506:	d00c      	beq.n	8007522 <HAL_TIM_IC_Init+0xda>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	2b40      	cmp	r3, #64	; 0x40
 800750e:	d008      	beq.n	8007522 <HAL_TIM_IC_Init+0xda>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	2b60      	cmp	r3, #96	; 0x60
 8007516:	d004      	beq.n	8007522 <HAL_TIM_IC_Init+0xda>
 8007518:	f240 61da 	movw	r1, #1754	; 0x6da
 800751c:	482f      	ldr	r0, [pc, #188]	; (80075dc <HAL_TIM_IC_Init+0x194>)
 800751e:	f7fa ff1e 	bl	800235e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	691b      	ldr	r3, [r3, #16]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00e      	beq.n	8007548 <HAL_TIM_IC_Init+0x100>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	691b      	ldr	r3, [r3, #16]
 800752e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007532:	d009      	beq.n	8007548 <HAL_TIM_IC_Init+0x100>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	691b      	ldr	r3, [r3, #16]
 8007538:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800753c:	d004      	beq.n	8007548 <HAL_TIM_IC_Init+0x100>
 800753e:	f240 61db 	movw	r1, #1755	; 0x6db
 8007542:	4826      	ldr	r0, [pc, #152]	; (80075dc <HAL_TIM_IC_Init+0x194>)
 8007544:	f7fa ff0b 	bl	800235e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d008      	beq.n	8007562 <HAL_TIM_IC_Init+0x11a>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	699b      	ldr	r3, [r3, #24]
 8007554:	2b80      	cmp	r3, #128	; 0x80
 8007556:	d004      	beq.n	8007562 <HAL_TIM_IC_Init+0x11a>
 8007558:	f240 61dc 	movw	r1, #1756	; 0x6dc
 800755c:	481f      	ldr	r0, [pc, #124]	; (80075dc <HAL_TIM_IC_Init+0x194>)
 800755e:	f7fa fefe 	bl	800235e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b00      	cmp	r3, #0
 800756c:	d106      	bne.n	800757c <HAL_TIM_IC_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f832 	bl	80075e0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2202      	movs	r2, #2
 8007580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	3304      	adds	r3, #4
 800758c:	4619      	mov	r1, r3
 800758e:	4610      	mov	r0, r2
 8007590:	f000 ff3c 	bl	800840c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800759c:	2300      	movs	r3, #0
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3708      	adds	r7, #8
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	40010000 	.word	0x40010000
 80075ac:	40000400 	.word	0x40000400
 80075b0:	40000800 	.word	0x40000800
 80075b4:	40000c00 	.word	0x40000c00
 80075b8:	40001000 	.word	0x40001000
 80075bc:	40001400 	.word	0x40001400
 80075c0:	40010400 	.word	0x40010400
 80075c4:	40014000 	.word	0x40014000
 80075c8:	40014400 	.word	0x40014400
 80075cc:	40014800 	.word	0x40014800
 80075d0:	40001800 	.word	0x40001800
 80075d4:	40001c00 	.word	0x40001c00
 80075d8:	40002000 	.word	0x40002000
 80075dc:	08009d68 	.word	0x08009d68

080075e0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80075e8:	bf00      	nop
 80075ea:	370c      	adds	r7, #12
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a7c      	ldr	r2, [pc, #496]	; (80077f8 <HAL_TIM_IC_ConfigChannel+0x204>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d03b      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007612:	d036      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a78      	ldr	r2, [pc, #480]	; (80077fc <HAL_TIM_IC_ConfigChannel+0x208>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d031      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a77      	ldr	r2, [pc, #476]	; (8007800 <HAL_TIM_IC_ConfigChannel+0x20c>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d02c      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a75      	ldr	r2, [pc, #468]	; (8007804 <HAL_TIM_IC_ConfigChannel+0x210>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d027      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a74      	ldr	r2, [pc, #464]	; (8007808 <HAL_TIM_IC_ConfigChannel+0x214>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d022      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a72      	ldr	r2, [pc, #456]	; (800780c <HAL_TIM_IC_ConfigChannel+0x218>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d01d      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a71      	ldr	r2, [pc, #452]	; (8007810 <HAL_TIM_IC_ConfigChannel+0x21c>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d018      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a6f      	ldr	r2, [pc, #444]	; (8007814 <HAL_TIM_IC_ConfigChannel+0x220>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d013      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a6e      	ldr	r2, [pc, #440]	; (8007818 <HAL_TIM_IC_ConfigChannel+0x224>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d00e      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a6c      	ldr	r2, [pc, #432]	; (800781c <HAL_TIM_IC_ConfigChannel+0x228>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d009      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a6b      	ldr	r2, [pc, #428]	; (8007820 <HAL_TIM_IC_ConfigChannel+0x22c>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d004      	beq.n	8007682 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007678:	f640 5189 	movw	r1, #3465	; 0xd89
 800767c:	4869      	ldr	r0, [pc, #420]	; (8007824 <HAL_TIM_IC_ConfigChannel+0x230>)
 800767e:	f7fa fe6e 	bl	800235e <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00c      	beq.n	80076a4 <HAL_TIM_IC_ConfigChannel+0xb0>
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	2b02      	cmp	r3, #2
 8007690:	d008      	beq.n	80076a4 <HAL_TIM_IC_ConfigChannel+0xb0>
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	2b0a      	cmp	r3, #10
 8007698:	d004      	beq.n	80076a4 <HAL_TIM_IC_ConfigChannel+0xb0>
 800769a:	f640 518a 	movw	r1, #3466	; 0xd8a
 800769e:	4861      	ldr	r0, [pc, #388]	; (8007824 <HAL_TIM_IC_ConfigChannel+0x230>)
 80076a0:	f7fa fe5d 	bl	800235e <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d00c      	beq.n	80076c6 <HAL_TIM_IC_ConfigChannel+0xd2>
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	d008      	beq.n	80076c6 <HAL_TIM_IC_ConfigChannel+0xd2>
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	2b03      	cmp	r3, #3
 80076ba:	d004      	beq.n	80076c6 <HAL_TIM_IC_ConfigChannel+0xd2>
 80076bc:	f640 518b 	movw	r1, #3467	; 0xd8b
 80076c0:	4858      	ldr	r0, [pc, #352]	; (8007824 <HAL_TIM_IC_ConfigChannel+0x230>)
 80076c2:	f7fa fe4c 	bl	800235e <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d010      	beq.n	80076f0 <HAL_TIM_IC_ConfigChannel+0xfc>
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	2b04      	cmp	r3, #4
 80076d4:	d00c      	beq.n	80076f0 <HAL_TIM_IC_ConfigChannel+0xfc>
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	2b08      	cmp	r3, #8
 80076dc:	d008      	beq.n	80076f0 <HAL_TIM_IC_ConfigChannel+0xfc>
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	2b0c      	cmp	r3, #12
 80076e4:	d004      	beq.n	80076f0 <HAL_TIM_IC_ConfigChannel+0xfc>
 80076e6:	f640 518c 	movw	r1, #3468	; 0xd8c
 80076ea:	484e      	ldr	r0, [pc, #312]	; (8007824 <HAL_TIM_IC_ConfigChannel+0x230>)
 80076ec:	f7fa fe37 	bl	800235e <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	2b0f      	cmp	r3, #15
 80076f6:	d904      	bls.n	8007702 <HAL_TIM_IC_ConfigChannel+0x10e>
 80076f8:	f640 518d 	movw	r1, #3469	; 0xd8d
 80076fc:	4849      	ldr	r0, [pc, #292]	; (8007824 <HAL_TIM_IC_ConfigChannel+0x230>)
 80076fe:	f7fa fe2e 	bl	800235e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007708:	2b01      	cmp	r3, #1
 800770a:	d101      	bne.n	8007710 <HAL_TIM_IC_ConfigChannel+0x11c>
 800770c:	2302      	movs	r3, #2
 800770e:	e115      	b.n	800793c <HAL_TIM_IC_ConfigChannel+0x348>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2202      	movs	r2, #2
 800771c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d11b      	bne.n	800775e <HAL_TIM_IC_ConfigChannel+0x16a>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6818      	ldr	r0, [r3, #0]
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	6819      	ldr	r1, [r3, #0]
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	685a      	ldr	r2, [r3, #4]
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	f001 f943 	bl	80089c0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	699a      	ldr	r2, [r3, #24]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f022 020c 	bic.w	r2, r2, #12
 8007748:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	6999      	ldr	r1, [r3, #24]
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	689a      	ldr	r2, [r3, #8]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	430a      	orrs	r2, r1
 800775a:	619a      	str	r2, [r3, #24]
 800775c:	e0e5      	b.n	800792a <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else if (Channel == TIM_CHANNEL_2)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2b04      	cmp	r3, #4
 8007762:	d161      	bne.n	8007828 <HAL_TIM_IC_ConfigChannel+0x234>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a23      	ldr	r2, [pc, #140]	; (80077f8 <HAL_TIM_IC_ConfigChannel+0x204>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d027      	beq.n	80077be <HAL_TIM_IC_ConfigChannel+0x1ca>
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007776:	d022      	beq.n	80077be <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a1f      	ldr	r2, [pc, #124]	; (80077fc <HAL_TIM_IC_ConfigChannel+0x208>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d01d      	beq.n	80077be <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a1e      	ldr	r2, [pc, #120]	; (8007800 <HAL_TIM_IC_ConfigChannel+0x20c>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d018      	beq.n	80077be <HAL_TIM_IC_ConfigChannel+0x1ca>
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a1c      	ldr	r2, [pc, #112]	; (8007804 <HAL_TIM_IC_ConfigChannel+0x210>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d013      	beq.n	80077be <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a1b      	ldr	r2, [pc, #108]	; (8007808 <HAL_TIM_IC_ConfigChannel+0x214>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d00e      	beq.n	80077be <HAL_TIM_IC_ConfigChannel+0x1ca>
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a19      	ldr	r2, [pc, #100]	; (800780c <HAL_TIM_IC_ConfigChannel+0x218>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d009      	beq.n	80077be <HAL_TIM_IC_ConfigChannel+0x1ca>
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a1a      	ldr	r2, [pc, #104]	; (8007818 <HAL_TIM_IC_ConfigChannel+0x224>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d004      	beq.n	80077be <HAL_TIM_IC_ConfigChannel+0x1ca>
 80077b4:	f640 51a5 	movw	r1, #3493	; 0xda5
 80077b8:	481a      	ldr	r0, [pc, #104]	; (8007824 <HAL_TIM_IC_ConfigChannel+0x230>)
 80077ba:	f7fa fdd0 	bl	800235e <assert_failed>

    TIM_TI2_SetConfig(htim->Instance,
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6818      	ldr	r0, [r3, #0]
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	6819      	ldr	r1, [r3, #0]
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	68db      	ldr	r3, [r3, #12]
 80077ce:	f001 f99a 	bl	8008b06 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	699a      	ldr	r2, [r3, #24]
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80077e0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	6999      	ldr	r1, [r3, #24]
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	021a      	lsls	r2, r3, #8
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	430a      	orrs	r2, r1
 80077f4:	619a      	str	r2, [r3, #24]
 80077f6:	e098      	b.n	800792a <HAL_TIM_IC_ConfigChannel+0x336>
 80077f8:	40010000 	.word	0x40010000
 80077fc:	40000400 	.word	0x40000400
 8007800:	40000800 	.word	0x40000800
 8007804:	40000c00 	.word	0x40000c00
 8007808:	40010400 	.word	0x40010400
 800780c:	40014000 	.word	0x40014000
 8007810:	40014400 	.word	0x40014400
 8007814:	40014800 	.word	0x40014800
 8007818:	40001800 	.word	0x40001800
 800781c:	40001c00 	.word	0x40001c00
 8007820:	40002000 	.word	0x40002000
 8007824:	08009d68 	.word	0x08009d68
  }
  else if (Channel == TIM_CHANNEL_3)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2b08      	cmp	r3, #8
 800782c:	d13e      	bne.n	80078ac <HAL_TIM_IC_ConfigChannel+0x2b8>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a44      	ldr	r2, [pc, #272]	; (8007944 <HAL_TIM_IC_ConfigChannel+0x350>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d01d      	beq.n	8007874 <HAL_TIM_IC_ConfigChannel+0x280>
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007840:	d018      	beq.n	8007874 <HAL_TIM_IC_ConfigChannel+0x280>
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a40      	ldr	r2, [pc, #256]	; (8007948 <HAL_TIM_IC_ConfigChannel+0x354>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d013      	beq.n	8007874 <HAL_TIM_IC_ConfigChannel+0x280>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a3e      	ldr	r2, [pc, #248]	; (800794c <HAL_TIM_IC_ConfigChannel+0x358>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d00e      	beq.n	8007874 <HAL_TIM_IC_ConfigChannel+0x280>
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a3d      	ldr	r2, [pc, #244]	; (8007950 <HAL_TIM_IC_ConfigChannel+0x35c>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d009      	beq.n	8007874 <HAL_TIM_IC_ConfigChannel+0x280>
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a3b      	ldr	r2, [pc, #236]	; (8007954 <HAL_TIM_IC_ConfigChannel+0x360>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d004      	beq.n	8007874 <HAL_TIM_IC_ConfigChannel+0x280>
 800786a:	f640 51b5 	movw	r1, #3509	; 0xdb5
 800786e:	483a      	ldr	r0, [pc, #232]	; (8007958 <HAL_TIM_IC_ConfigChannel+0x364>)
 8007870:	f7fa fd75 	bl	800235e <assert_failed>

    TIM_TI3_SetConfig(htim->Instance,
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6818      	ldr	r0, [r3, #0]
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	6819      	ldr	r1, [r3, #0]
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	685a      	ldr	r2, [r3, #4]
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	f001 f9ac 	bl	8008be0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	69da      	ldr	r2, [r3, #28]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f022 020c 	bic.w	r2, r2, #12
 8007896:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	69d9      	ldr	r1, [r3, #28]
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	689a      	ldr	r2, [r3, #8]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	61da      	str	r2, [r3, #28]
 80078aa:	e03e      	b.n	800792a <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a24      	ldr	r2, [pc, #144]	; (8007944 <HAL_TIM_IC_ConfigChannel+0x350>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d01d      	beq.n	80078f2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078be:	d018      	beq.n	80078f2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a20      	ldr	r2, [pc, #128]	; (8007948 <HAL_TIM_IC_ConfigChannel+0x354>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d013      	beq.n	80078f2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a1f      	ldr	r2, [pc, #124]	; (800794c <HAL_TIM_IC_ConfigChannel+0x358>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d00e      	beq.n	80078f2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a1d      	ldr	r2, [pc, #116]	; (8007950 <HAL_TIM_IC_ConfigChannel+0x35c>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d009      	beq.n	80078f2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a1c      	ldr	r2, [pc, #112]	; (8007954 <HAL_TIM_IC_ConfigChannel+0x360>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d004      	beq.n	80078f2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 80078e8:	f640 51c5 	movw	r1, #3525	; 0xdc5
 80078ec:	481a      	ldr	r0, [pc, #104]	; (8007958 <HAL_TIM_IC_ConfigChannel+0x364>)
 80078ee:	f7fa fd36 	bl	800235e <assert_failed>

    TIM_TI4_SetConfig(htim->Instance,
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6818      	ldr	r0, [r3, #0]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	6819      	ldr	r1, [r3, #0]
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	685a      	ldr	r2, [r3, #4]
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	f001 f9a9 	bl	8008c58 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	69da      	ldr	r2, [r3, #28]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007914:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	69d9      	ldr	r1, [r3, #28]
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	021a      	lsls	r2, r3, #8
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	430a      	orrs	r2, r1
 8007928:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2201      	movs	r2, #1
 800792e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800793a:	2300      	movs	r3, #0
}
 800793c:	4618      	mov	r0, r3
 800793e:	3710      	adds	r7, #16
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}
 8007944:	40010000 	.word	0x40010000
 8007948:	40000400 	.word	0x40000400
 800794c:	40000800 	.word	0x40000800
 8007950:	40000c00 	.word	0x40000c00
 8007954:	40010400 	.word	0x40010400
 8007958:	08009d68 	.word	0x08009d68

0800795c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d010      	beq.n	8007990 <HAL_TIM_PWM_ConfigChannel+0x34>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2b04      	cmp	r3, #4
 8007972:	d00d      	beq.n	8007990 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2b08      	cmp	r3, #8
 8007978:	d00a      	beq.n	8007990 <HAL_TIM_PWM_ConfigChannel+0x34>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2b0c      	cmp	r3, #12
 800797e:	d007      	beq.n	8007990 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2b3c      	cmp	r3, #60	; 0x3c
 8007984:	d004      	beq.n	8007990 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007986:	f640 51ec 	movw	r1, #3564	; 0xdec
 800798a:	4885      	ldr	r0, [pc, #532]	; (8007ba0 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800798c:	f7fa fce7 	bl	800235e <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2b60      	cmp	r3, #96	; 0x60
 8007996:	d008      	beq.n	80079aa <HAL_TIM_PWM_ConfigChannel+0x4e>
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	2b70      	cmp	r3, #112	; 0x70
 800799e:	d004      	beq.n	80079aa <HAL_TIM_PWM_ConfigChannel+0x4e>
 80079a0:	f640 51ed 	movw	r1, #3565	; 0xded
 80079a4:	487e      	ldr	r0, [pc, #504]	; (8007ba0 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80079a6:	f7fa fcda 	bl	800235e <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d008      	beq.n	80079c4 <HAL_TIM_PWM_ConfigChannel+0x68>
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	2b02      	cmp	r3, #2
 80079b8:	d004      	beq.n	80079c4 <HAL_TIM_PWM_ConfigChannel+0x68>
 80079ba:	f640 51ee 	movw	r1, #3566	; 0xdee
 80079be:	4878      	ldr	r0, [pc, #480]	; (8007ba0 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80079c0:	f7fa fccd 	bl	800235e <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	691b      	ldr	r3, [r3, #16]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d008      	beq.n	80079de <HAL_TIM_PWM_ConfigChannel+0x82>
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	691b      	ldr	r3, [r3, #16]
 80079d0:	2b04      	cmp	r3, #4
 80079d2:	d004      	beq.n	80079de <HAL_TIM_PWM_ConfigChannel+0x82>
 80079d4:	f640 51ef 	movw	r1, #3567	; 0xdef
 80079d8:	4871      	ldr	r0, [pc, #452]	; (8007ba0 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80079da:	f7fa fcc0 	bl	800235e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d101      	bne.n	80079ec <HAL_TIM_PWM_ConfigChannel+0x90>
 80079e8:	2302      	movs	r3, #2
 80079ea:	e182      	b.n	8007cf2 <HAL_TIM_PWM_ConfigChannel+0x396>
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2201      	movs	r2, #1
 80079f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2202      	movs	r2, #2
 80079f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2b0c      	cmp	r3, #12
 8007a00:	f200 816d 	bhi.w	8007cde <HAL_TIM_PWM_ConfigChannel+0x382>
 8007a04:	a201      	add	r2, pc, #4	; (adr r2, 8007a0c <HAL_TIM_PWM_ConfigChannel+0xb0>)
 8007a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a0a:	bf00      	nop
 8007a0c:	08007a41 	.word	0x08007a41
 8007a10:	08007cdf 	.word	0x08007cdf
 8007a14:	08007cdf 	.word	0x08007cdf
 8007a18:	08007cdf 	.word	0x08007cdf
 8007a1c:	08007b03 	.word	0x08007b03
 8007a20:	08007cdf 	.word	0x08007cdf
 8007a24:	08007cdf 	.word	0x08007cdf
 8007a28:	08007cdf 	.word	0x08007cdf
 8007a2c:	08007bd1 	.word	0x08007bd1
 8007a30:	08007cdf 	.word	0x08007cdf
 8007a34:	08007cdf 	.word	0x08007cdf
 8007a38:	08007cdf 	.word	0x08007cdf
 8007a3c:	08007c57 	.word	0x08007c57
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a57      	ldr	r2, [pc, #348]	; (8007ba4 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d03b      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a52:	d036      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a53      	ldr	r2, [pc, #332]	; (8007ba8 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d031      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4a52      	ldr	r2, [pc, #328]	; (8007bac <HAL_TIM_PWM_ConfigChannel+0x250>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d02c      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a50      	ldr	r2, [pc, #320]	; (8007bb0 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d027      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a4f      	ldr	r2, [pc, #316]	; (8007bb4 <HAL_TIM_PWM_ConfigChannel+0x258>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d022      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a4d      	ldr	r2, [pc, #308]	; (8007bb8 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d01d      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a4c      	ldr	r2, [pc, #304]	; (8007bbc <HAL_TIM_PWM_ConfigChannel+0x260>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d018      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a4a      	ldr	r2, [pc, #296]	; (8007bc0 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d013      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a49      	ldr	r2, [pc, #292]	; (8007bc4 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d00e      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a47      	ldr	r2, [pc, #284]	; (8007bc8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d009      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a46      	ldr	r2, [pc, #280]	; (8007bcc <HAL_TIM_PWM_ConfigChannel+0x270>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d004      	beq.n	8007ac2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007ab8:	f640 51fb 	movw	r1, #3579	; 0xdfb
 8007abc:	4838      	ldr	r0, [pc, #224]	; (8007ba0 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8007abe:	f7fa fc4e 	bl	800235e <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	68b9      	ldr	r1, [r7, #8]
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f000 fd3f 	bl	800854c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	699a      	ldr	r2, [r3, #24]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f042 0208 	orr.w	r2, r2, #8
 8007adc:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	699a      	ldr	r2, [r3, #24]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f022 0204 	bic.w	r2, r2, #4
 8007aec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	6999      	ldr	r1, [r3, #24]
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	691a      	ldr	r2, [r3, #16]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	430a      	orrs	r2, r1
 8007afe:	619a      	str	r2, [r3, #24]
      break;
 8007b00:	e0ee      	b.n	8007ce0 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a27      	ldr	r2, [pc, #156]	; (8007ba4 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d027      	beq.n	8007b5c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b14:	d022      	beq.n	8007b5c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a23      	ldr	r2, [pc, #140]	; (8007ba8 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d01d      	beq.n	8007b5c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a21      	ldr	r2, [pc, #132]	; (8007bac <HAL_TIM_PWM_ConfigChannel+0x250>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d018      	beq.n	8007b5c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a20      	ldr	r2, [pc, #128]	; (8007bb0 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d013      	beq.n	8007b5c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a1e      	ldr	r2, [pc, #120]	; (8007bb4 <HAL_TIM_PWM_ConfigChannel+0x258>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d00e      	beq.n	8007b5c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a1d      	ldr	r2, [pc, #116]	; (8007bb8 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d009      	beq.n	8007b5c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a1d      	ldr	r2, [pc, #116]	; (8007bc4 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d004      	beq.n	8007b5c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007b52:	f640 610c 	movw	r1, #3596	; 0xe0c
 8007b56:	4812      	ldr	r0, [pc, #72]	; (8007ba0 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8007b58:	f7fa fc01 	bl	800235e <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	68b9      	ldr	r1, [r7, #8]
 8007b62:	4618      	mov	r0, r3
 8007b64:	f000 fd8c 	bl	8008680 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	699a      	ldr	r2, [r3, #24]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	699a      	ldr	r2, [r3, #24]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	6999      	ldr	r1, [r3, #24]
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	021a      	lsls	r2, r3, #8
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	619a      	str	r2, [r3, #24]
      break;
 8007b9c:	e0a0      	b.n	8007ce0 <HAL_TIM_PWM_ConfigChannel+0x384>
 8007b9e:	bf00      	nop
 8007ba0:	08009d68 	.word	0x08009d68
 8007ba4:	40010000 	.word	0x40010000
 8007ba8:	40000400 	.word	0x40000400
 8007bac:	40000800 	.word	0x40000800
 8007bb0:	40000c00 	.word	0x40000c00
 8007bb4:	40010400 	.word	0x40010400
 8007bb8:	40014000 	.word	0x40014000
 8007bbc:	40014400 	.word	0x40014400
 8007bc0:	40014800 	.word	0x40014800
 8007bc4:	40001800 	.word	0x40001800
 8007bc8:	40001c00 	.word	0x40001c00
 8007bcc:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a49      	ldr	r2, [pc, #292]	; (8007cfc <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d01d      	beq.n	8007c16 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007be2:	d018      	beq.n	8007c16 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a45      	ldr	r2, [pc, #276]	; (8007d00 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d013      	beq.n	8007c16 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a44      	ldr	r2, [pc, #272]	; (8007d04 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d00e      	beq.n	8007c16 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a42      	ldr	r2, [pc, #264]	; (8007d08 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d009      	beq.n	8007c16 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a41      	ldr	r2, [pc, #260]	; (8007d0c <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d004      	beq.n	8007c16 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8007c0c:	f640 611d 	movw	r1, #3613	; 0xe1d
 8007c10:	483f      	ldr	r0, [pc, #252]	; (8007d10 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 8007c12:	f7fa fba4 	bl	800235e <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68b9      	ldr	r1, [r7, #8]
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f000 fdcd 	bl	80087bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	69da      	ldr	r2, [r3, #28]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f042 0208 	orr.w	r2, r2, #8
 8007c30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	69da      	ldr	r2, [r3, #28]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f022 0204 	bic.w	r2, r2, #4
 8007c40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	69d9      	ldr	r1, [r3, #28]
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	691a      	ldr	r2, [r3, #16]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	430a      	orrs	r2, r1
 8007c52:	61da      	str	r2, [r3, #28]
      break;
 8007c54:	e044      	b.n	8007ce0 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a28      	ldr	r2, [pc, #160]	; (8007cfc <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d01d      	beq.n	8007c9c <HAL_TIM_PWM_ConfigChannel+0x340>
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c68:	d018      	beq.n	8007c9c <HAL_TIM_PWM_ConfigChannel+0x340>
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a24      	ldr	r2, [pc, #144]	; (8007d00 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d013      	beq.n	8007c9c <HAL_TIM_PWM_ConfigChannel+0x340>
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a22      	ldr	r2, [pc, #136]	; (8007d04 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d00e      	beq.n	8007c9c <HAL_TIM_PWM_ConfigChannel+0x340>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a21      	ldr	r2, [pc, #132]	; (8007d08 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d009      	beq.n	8007c9c <HAL_TIM_PWM_ConfigChannel+0x340>
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a1f      	ldr	r2, [pc, #124]	; (8007d0c <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d004      	beq.n	8007c9c <HAL_TIM_PWM_ConfigChannel+0x340>
 8007c92:	f640 612e 	movw	r1, #3630	; 0xe2e
 8007c96:	481e      	ldr	r0, [pc, #120]	; (8007d10 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 8007c98:	f7fa fb61 	bl	800235e <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68b9      	ldr	r1, [r7, #8]
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f000 fe28 	bl	80088f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	69da      	ldr	r2, [r3, #28]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007cb6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	69da      	ldr	r2, [r3, #28]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cc6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	69d9      	ldr	r1, [r3, #28]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	021a      	lsls	r2, r3, #8
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	430a      	orrs	r2, r1
 8007cda:	61da      	str	r2, [r3, #28]
      break;
 8007cdc:	e000      	b.n	8007ce0 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      break;
 8007cde:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2200      	movs	r2, #0
 8007cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cf0:	2300      	movs	r3, #0
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3710      	adds	r7, #16
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
 8007cfa:	bf00      	nop
 8007cfc:	40010000 	.word	0x40010000
 8007d00:	40000400 	.word	0x40000400
 8007d04:	40000800 	.word	0x40000800
 8007d08:	40000c00 	.word	0x40000c00
 8007d0c:	40010400 	.word	0x40010400
 8007d10:	08009d68 	.word	0x08009d68

08007d14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d101      	bne.n	8007d2c <HAL_TIM_ConfigClockSource+0x18>
 8007d28:	2302      	movs	r3, #2
 8007d2a:	e35b      	b.n	80083e4 <HAL_TIM_ConfigClockSource+0x6d0>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2202      	movs	r2, #2
 8007d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d44:	d029      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d4e:	d024      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d020      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b10      	cmp	r3, #16
 8007d5e:	d01c      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2b20      	cmp	r3, #32
 8007d66:	d018      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2b30      	cmp	r3, #48	; 0x30
 8007d6e:	d014      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2b40      	cmp	r3, #64	; 0x40
 8007d76:	d010      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2b50      	cmp	r3, #80	; 0x50
 8007d7e:	d00c      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b60      	cmp	r3, #96	; 0x60
 8007d86:	d008      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2b70      	cmp	r3, #112	; 0x70
 8007d8e:	d004      	beq.n	8007d9a <HAL_TIM_ConfigClockSource+0x86>
 8007d90:	f241 118b 	movw	r1, #4491	; 0x118b
 8007d94:	4893      	ldr	r0, [pc, #588]	; (8007fe4 <HAL_TIM_ConfigClockSource+0x2d0>)
 8007d96:	f7fa fae2 	bl	800235e <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007da8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007db0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dc2:	f000 812b 	beq.w	800801c <HAL_TIM_ConfigClockSource+0x308>
 8007dc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dca:	f200 82ff 	bhi.w	80083cc <HAL_TIM_ConfigClockSource+0x6b8>
 8007dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd2:	d02e      	beq.n	8007e32 <HAL_TIM_ConfigClockSource+0x11e>
 8007dd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd8:	f200 82f8 	bhi.w	80083cc <HAL_TIM_ConfigClockSource+0x6b8>
 8007ddc:	2b70      	cmp	r3, #112	; 0x70
 8007dde:	f000 8082 	beq.w	8007ee6 <HAL_TIM_ConfigClockSource+0x1d2>
 8007de2:	2b70      	cmp	r3, #112	; 0x70
 8007de4:	f200 82f2 	bhi.w	80083cc <HAL_TIM_ConfigClockSource+0x6b8>
 8007de8:	2b60      	cmp	r3, #96	; 0x60
 8007dea:	f000 81e8 	beq.w	80081be <HAL_TIM_ConfigClockSource+0x4aa>
 8007dee:	2b60      	cmp	r3, #96	; 0x60
 8007df0:	f200 82ec 	bhi.w	80083cc <HAL_TIM_ConfigClockSource+0x6b8>
 8007df4:	2b50      	cmp	r3, #80	; 0x50
 8007df6:	f000 8182 	beq.w	80080fe <HAL_TIM_ConfigClockSource+0x3ea>
 8007dfa:	2b50      	cmp	r3, #80	; 0x50
 8007dfc:	f200 82e6 	bhi.w	80083cc <HAL_TIM_ConfigClockSource+0x6b8>
 8007e00:	2b40      	cmp	r3, #64	; 0x40
 8007e02:	f000 824d 	beq.w	80082a0 <HAL_TIM_ConfigClockSource+0x58c>
 8007e06:	2b40      	cmp	r3, #64	; 0x40
 8007e08:	f200 82e0 	bhi.w	80083cc <HAL_TIM_ConfigClockSource+0x6b8>
 8007e0c:	2b30      	cmp	r3, #48	; 0x30
 8007e0e:	f000 82a7 	beq.w	8008360 <HAL_TIM_ConfigClockSource+0x64c>
 8007e12:	2b30      	cmp	r3, #48	; 0x30
 8007e14:	f200 82da 	bhi.w	80083cc <HAL_TIM_ConfigClockSource+0x6b8>
 8007e18:	2b20      	cmp	r3, #32
 8007e1a:	f000 82a1 	beq.w	8008360 <HAL_TIM_ConfigClockSource+0x64c>
 8007e1e:	2b20      	cmp	r3, #32
 8007e20:	f200 82d4 	bhi.w	80083cc <HAL_TIM_ConfigClockSource+0x6b8>
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	f000 829b 	beq.w	8008360 <HAL_TIM_ConfigClockSource+0x64c>
 8007e2a:	2b10      	cmp	r3, #16
 8007e2c:	f000 8298 	beq.w	8008360 <HAL_TIM_ConfigClockSource+0x64c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007e30:	e2cc      	b.n	80083cc <HAL_TIM_ConfigClockSource+0x6b8>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a6c      	ldr	r2, [pc, #432]	; (8007fe8 <HAL_TIM_ConfigClockSource+0x2d4>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	f000 82c9 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e46:	f000 82c3 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a67      	ldr	r2, [pc, #412]	; (8007fec <HAL_TIM_ConfigClockSource+0x2d8>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	f000 82bd 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a65      	ldr	r2, [pc, #404]	; (8007ff0 <HAL_TIM_ConfigClockSource+0x2dc>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	f000 82b7 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a63      	ldr	r2, [pc, #396]	; (8007ff4 <HAL_TIM_ConfigClockSource+0x2e0>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	f000 82b1 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a61      	ldr	r2, [pc, #388]	; (8007ff8 <HAL_TIM_ConfigClockSource+0x2e4>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	f000 82ab 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a5f      	ldr	r2, [pc, #380]	; (8007ffc <HAL_TIM_ConfigClockSource+0x2e8>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	f000 82a5 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a5d      	ldr	r2, [pc, #372]	; (8008000 <HAL_TIM_ConfigClockSource+0x2ec>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	f000 829f 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a5b      	ldr	r2, [pc, #364]	; (8008004 <HAL_TIM_ConfigClockSource+0x2f0>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	f000 8299 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a59      	ldr	r2, [pc, #356]	; (8008008 <HAL_TIM_ConfigClockSource+0x2f4>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	f000 8293 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a57      	ldr	r2, [pc, #348]	; (800800c <HAL_TIM_ConfigClockSource+0x2f8>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	f000 828d 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a55      	ldr	r2, [pc, #340]	; (8008010 <HAL_TIM_ConfigClockSource+0x2fc>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	f000 8287 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a53      	ldr	r2, [pc, #332]	; (8008014 <HAL_TIM_ConfigClockSource+0x300>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	f000 8281 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a51      	ldr	r2, [pc, #324]	; (8008018 <HAL_TIM_ConfigClockSource+0x304>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	f000 827b 	beq.w	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
 8007eda:	f241 1197 	movw	r1, #4503	; 0x1197
 8007ede:	4841      	ldr	r0, [pc, #260]	; (8007fe4 <HAL_TIM_ConfigClockSource+0x2d0>)
 8007ee0:	f7fa fa3d 	bl	800235e <assert_failed>
      break;
 8007ee4:	e274      	b.n	80083d0 <HAL_TIM_ConfigClockSource+0x6bc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a3f      	ldr	r2, [pc, #252]	; (8007fe8 <HAL_TIM_ConfigClockSource+0x2d4>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d027      	beq.n	8007f40 <HAL_TIM_ConfigClockSource+0x22c>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ef8:	d022      	beq.n	8007f40 <HAL_TIM_ConfigClockSource+0x22c>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a3b      	ldr	r2, [pc, #236]	; (8007fec <HAL_TIM_ConfigClockSource+0x2d8>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d01d      	beq.n	8007f40 <HAL_TIM_ConfigClockSource+0x22c>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a39      	ldr	r2, [pc, #228]	; (8007ff0 <HAL_TIM_ConfigClockSource+0x2dc>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d018      	beq.n	8007f40 <HAL_TIM_ConfigClockSource+0x22c>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a38      	ldr	r2, [pc, #224]	; (8007ff4 <HAL_TIM_ConfigClockSource+0x2e0>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d013      	beq.n	8007f40 <HAL_TIM_ConfigClockSource+0x22c>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a38      	ldr	r2, [pc, #224]	; (8008000 <HAL_TIM_ConfigClockSource+0x2ec>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d00e      	beq.n	8007f40 <HAL_TIM_ConfigClockSource+0x22c>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a37      	ldr	r2, [pc, #220]	; (8008004 <HAL_TIM_ConfigClockSource+0x2f0>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d009      	beq.n	8007f40 <HAL_TIM_ConfigClockSource+0x22c>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a37      	ldr	r2, [pc, #220]	; (8008010 <HAL_TIM_ConfigClockSource+0x2fc>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d004      	beq.n	8007f40 <HAL_TIM_ConfigClockSource+0x22c>
 8007f36:	f241 119e 	movw	r1, #4510	; 0x119e
 8007f3a:	482a      	ldr	r0, [pc, #168]	; (8007fe4 <HAL_TIM_ConfigClockSource+0x2d0>)
 8007f3c:	f7fa fa0f 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d013      	beq.n	8007f70 <HAL_TIM_ConfigClockSource+0x25c>
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f50:	d00e      	beq.n	8007f70 <HAL_TIM_ConfigClockSource+0x25c>
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f5a:	d009      	beq.n	8007f70 <HAL_TIM_ConfigClockSource+0x25c>
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007f64:	d004      	beq.n	8007f70 <HAL_TIM_ConfigClockSource+0x25c>
 8007f66:	f241 11a1 	movw	r1, #4513	; 0x11a1
 8007f6a:	481e      	ldr	r0, [pc, #120]	; (8007fe4 <HAL_TIM_ConfigClockSource+0x2d0>)
 8007f6c:	f7fa f9f7 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f78:	d014      	beq.n	8007fa4 <HAL_TIM_ConfigClockSource+0x290>
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d010      	beq.n	8007fa4 <HAL_TIM_ConfigClockSource+0x290>
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00c      	beq.n	8007fa4 <HAL_TIM_ConfigClockSource+0x290>
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d008      	beq.n	8007fa4 <HAL_TIM_ConfigClockSource+0x290>
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	2b0a      	cmp	r3, #10
 8007f98:	d004      	beq.n	8007fa4 <HAL_TIM_ConfigClockSource+0x290>
 8007f9a:	f241 11a2 	movw	r1, #4514	; 0x11a2
 8007f9e:	4811      	ldr	r0, [pc, #68]	; (8007fe4 <HAL_TIM_ConfigClockSource+0x2d0>)
 8007fa0:	f7fa f9dd 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	2b0f      	cmp	r3, #15
 8007faa:	d904      	bls.n	8007fb6 <HAL_TIM_ConfigClockSource+0x2a2>
 8007fac:	f241 11a3 	movw	r1, #4515	; 0x11a3
 8007fb0:	480c      	ldr	r0, [pc, #48]	; (8007fe4 <HAL_TIM_ConfigClockSource+0x2d0>)
 8007fb2:	f7fa f9d4 	bl	800235e <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6818      	ldr	r0, [r3, #0]
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	6899      	ldr	r1, [r3, #8]
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	685a      	ldr	r2, [r3, #4]
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	f000 fe9f 	bl	8008d08 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007fd8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	68fa      	ldr	r2, [r7, #12]
 8007fe0:	609a      	str	r2, [r3, #8]
      break;
 8007fe2:	e1f6      	b.n	80083d2 <HAL_TIM_ConfigClockSource+0x6be>
 8007fe4:	08009d68 	.word	0x08009d68
 8007fe8:	40010000 	.word	0x40010000
 8007fec:	40000400 	.word	0x40000400
 8007ff0:	40000800 	.word	0x40000800
 8007ff4:	40000c00 	.word	0x40000c00
 8007ff8:	40001000 	.word	0x40001000
 8007ffc:	40001400 	.word	0x40001400
 8008000:	40010400 	.word	0x40010400
 8008004:	40014000 	.word	0x40014000
 8008008:	40014400 	.word	0x40014400
 800800c:	40014800 	.word	0x40014800
 8008010:	40001800 	.word	0x40001800
 8008014:	40001c00 	.word	0x40001c00
 8008018:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a97      	ldr	r2, [pc, #604]	; (8008280 <HAL_TIM_ConfigClockSource+0x56c>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d01d      	beq.n	8008062 <HAL_TIM_ConfigClockSource+0x34e>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800802e:	d018      	beq.n	8008062 <HAL_TIM_ConfigClockSource+0x34e>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a93      	ldr	r2, [pc, #588]	; (8008284 <HAL_TIM_ConfigClockSource+0x570>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d013      	beq.n	8008062 <HAL_TIM_ConfigClockSource+0x34e>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a92      	ldr	r2, [pc, #584]	; (8008288 <HAL_TIM_ConfigClockSource+0x574>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d00e      	beq.n	8008062 <HAL_TIM_ConfigClockSource+0x34e>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a90      	ldr	r2, [pc, #576]	; (800828c <HAL_TIM_ConfigClockSource+0x578>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d009      	beq.n	8008062 <HAL_TIM_ConfigClockSource+0x34e>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a8f      	ldr	r2, [pc, #572]	; (8008290 <HAL_TIM_ConfigClockSource+0x57c>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d004      	beq.n	8008062 <HAL_TIM_ConfigClockSource+0x34e>
 8008058:	f241 11b6 	movw	r1, #4534	; 0x11b6
 800805c:	488d      	ldr	r0, [pc, #564]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 800805e:	f7fa f97e 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d013      	beq.n	8008092 <HAL_TIM_ConfigClockSource+0x37e>
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008072:	d00e      	beq.n	8008092 <HAL_TIM_ConfigClockSource+0x37e>
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800807c:	d009      	beq.n	8008092 <HAL_TIM_ConfigClockSource+0x37e>
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	689b      	ldr	r3, [r3, #8]
 8008082:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008086:	d004      	beq.n	8008092 <HAL_TIM_ConfigClockSource+0x37e>
 8008088:	f241 11b9 	movw	r1, #4537	; 0x11b9
 800808c:	4881      	ldr	r0, [pc, #516]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 800808e:	f7fa f966 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800809a:	d014      	beq.n	80080c6 <HAL_TIM_ConfigClockSource+0x3b2>
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d010      	beq.n	80080c6 <HAL_TIM_ConfigClockSource+0x3b2>
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00c      	beq.n	80080c6 <HAL_TIM_ConfigClockSource+0x3b2>
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	2b02      	cmp	r3, #2
 80080b2:	d008      	beq.n	80080c6 <HAL_TIM_ConfigClockSource+0x3b2>
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	2b0a      	cmp	r3, #10
 80080ba:	d004      	beq.n	80080c6 <HAL_TIM_ConfigClockSource+0x3b2>
 80080bc:	f241 11ba 	movw	r1, #4538	; 0x11ba
 80080c0:	4874      	ldr	r0, [pc, #464]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 80080c2:	f7fa f94c 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	68db      	ldr	r3, [r3, #12]
 80080ca:	2b0f      	cmp	r3, #15
 80080cc:	d904      	bls.n	80080d8 <HAL_TIM_ConfigClockSource+0x3c4>
 80080ce:	f241 11bb 	movw	r1, #4539	; 0x11bb
 80080d2:	4870      	ldr	r0, [pc, #448]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 80080d4:	f7fa f943 	bl	800235e <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6818      	ldr	r0, [r3, #0]
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	6899      	ldr	r1, [r3, #8]
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	685a      	ldr	r2, [r3, #4]
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	f000 fe0e 	bl	8008d08 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	689a      	ldr	r2, [r3, #8]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80080fa:	609a      	str	r2, [r3, #8]
      break;
 80080fc:	e169      	b.n	80083d2 <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a5f      	ldr	r2, [pc, #380]	; (8008280 <HAL_TIM_ConfigClockSource+0x56c>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d027      	beq.n	8008158 <HAL_TIM_ConfigClockSource+0x444>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008110:	d022      	beq.n	8008158 <HAL_TIM_ConfigClockSource+0x444>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a5b      	ldr	r2, [pc, #364]	; (8008284 <HAL_TIM_ConfigClockSource+0x570>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d01d      	beq.n	8008158 <HAL_TIM_ConfigClockSource+0x444>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a59      	ldr	r2, [pc, #356]	; (8008288 <HAL_TIM_ConfigClockSource+0x574>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d018      	beq.n	8008158 <HAL_TIM_ConfigClockSource+0x444>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a58      	ldr	r2, [pc, #352]	; (800828c <HAL_TIM_ConfigClockSource+0x578>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d013      	beq.n	8008158 <HAL_TIM_ConfigClockSource+0x444>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a56      	ldr	r2, [pc, #344]	; (8008290 <HAL_TIM_ConfigClockSource+0x57c>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d00e      	beq.n	8008158 <HAL_TIM_ConfigClockSource+0x444>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a56      	ldr	r2, [pc, #344]	; (8008298 <HAL_TIM_ConfigClockSource+0x584>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d009      	beq.n	8008158 <HAL_TIM_ConfigClockSource+0x444>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a54      	ldr	r2, [pc, #336]	; (800829c <HAL_TIM_ConfigClockSource+0x588>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d004      	beq.n	8008158 <HAL_TIM_ConfigClockSource+0x444>
 800814e:	f241 11ca 	movw	r1, #4554	; 0x11ca
 8008152:	4850      	ldr	r0, [pc, #320]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 8008154:	f7fa f903 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	685b      	ldr	r3, [r3, #4]
 800815c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008160:	d014      	beq.n	800818c <HAL_TIM_ConfigClockSource+0x478>
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d010      	beq.n	800818c <HAL_TIM_ConfigClockSource+0x478>
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d00c      	beq.n	800818c <HAL_TIM_ConfigClockSource+0x478>
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	2b02      	cmp	r3, #2
 8008178:	d008      	beq.n	800818c <HAL_TIM_ConfigClockSource+0x478>
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	2b0a      	cmp	r3, #10
 8008180:	d004      	beq.n	800818c <HAL_TIM_ConfigClockSource+0x478>
 8008182:	f241 11cd 	movw	r1, #4557	; 0x11cd
 8008186:	4843      	ldr	r0, [pc, #268]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 8008188:	f7fa f8e9 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	2b0f      	cmp	r3, #15
 8008192:	d904      	bls.n	800819e <HAL_TIM_ConfigClockSource+0x48a>
 8008194:	f241 11ce 	movw	r1, #4558	; 0x11ce
 8008198:	483e      	ldr	r0, [pc, #248]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 800819a:	f7fa f8e0 	bl	800235e <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6818      	ldr	r0, [r3, #0]
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	6859      	ldr	r1, [r3, #4]
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	68db      	ldr	r3, [r3, #12]
 80081aa:	461a      	mov	r2, r3
 80081ac:	f000 fc7c 	bl	8008aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	2150      	movs	r1, #80	; 0x50
 80081b6:	4618      	mov	r0, r3
 80081b8:	f000 fd8b 	bl	8008cd2 <TIM_ITRx_SetConfig>
      break;
 80081bc:	e109      	b.n	80083d2 <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a2f      	ldr	r2, [pc, #188]	; (8008280 <HAL_TIM_ConfigClockSource+0x56c>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d027      	beq.n	8008218 <HAL_TIM_ConfigClockSource+0x504>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081d0:	d022      	beq.n	8008218 <HAL_TIM_ConfigClockSource+0x504>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a2b      	ldr	r2, [pc, #172]	; (8008284 <HAL_TIM_ConfigClockSource+0x570>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d01d      	beq.n	8008218 <HAL_TIM_ConfigClockSource+0x504>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a29      	ldr	r2, [pc, #164]	; (8008288 <HAL_TIM_ConfigClockSource+0x574>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d018      	beq.n	8008218 <HAL_TIM_ConfigClockSource+0x504>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a28      	ldr	r2, [pc, #160]	; (800828c <HAL_TIM_ConfigClockSource+0x578>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d013      	beq.n	8008218 <HAL_TIM_ConfigClockSource+0x504>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a26      	ldr	r2, [pc, #152]	; (8008290 <HAL_TIM_ConfigClockSource+0x57c>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d00e      	beq.n	8008218 <HAL_TIM_ConfigClockSource+0x504>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a26      	ldr	r2, [pc, #152]	; (8008298 <HAL_TIM_ConfigClockSource+0x584>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d009      	beq.n	8008218 <HAL_TIM_ConfigClockSource+0x504>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a24      	ldr	r2, [pc, #144]	; (800829c <HAL_TIM_ConfigClockSource+0x588>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d004      	beq.n	8008218 <HAL_TIM_ConfigClockSource+0x504>
 800820e:	f241 11da 	movw	r1, #4570	; 0x11da
 8008212:	4820      	ldr	r0, [pc, #128]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 8008214:	f7fa f8a3 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008220:	d014      	beq.n	800824c <HAL_TIM_ConfigClockSource+0x538>
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d010      	beq.n	800824c <HAL_TIM_ConfigClockSource+0x538>
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d00c      	beq.n	800824c <HAL_TIM_ConfigClockSource+0x538>
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	2b02      	cmp	r3, #2
 8008238:	d008      	beq.n	800824c <HAL_TIM_ConfigClockSource+0x538>
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	2b0a      	cmp	r3, #10
 8008240:	d004      	beq.n	800824c <HAL_TIM_ConfigClockSource+0x538>
 8008242:	f241 11dd 	movw	r1, #4573	; 0x11dd
 8008246:	4813      	ldr	r0, [pc, #76]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 8008248:	f7fa f889 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	2b0f      	cmp	r3, #15
 8008252:	d904      	bls.n	800825e <HAL_TIM_ConfigClockSource+0x54a>
 8008254:	f241 11de 	movw	r1, #4574	; 0x11de
 8008258:	480e      	ldr	r0, [pc, #56]	; (8008294 <HAL_TIM_ConfigClockSource+0x580>)
 800825a:	f7fa f880 	bl	800235e <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6818      	ldr	r0, [r3, #0]
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	6859      	ldr	r1, [r3, #4]
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	461a      	mov	r2, r3
 800826c:	f000 fc88 	bl	8008b80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2160      	movs	r1, #96	; 0x60
 8008276:	4618      	mov	r0, r3
 8008278:	f000 fd2b 	bl	8008cd2 <TIM_ITRx_SetConfig>
      break;
 800827c:	e0a9      	b.n	80083d2 <HAL_TIM_ConfigClockSource+0x6be>
 800827e:	bf00      	nop
 8008280:	40010000 	.word	0x40010000
 8008284:	40000400 	.word	0x40000400
 8008288:	40000800 	.word	0x40000800
 800828c:	40000c00 	.word	0x40000c00
 8008290:	40010400 	.word	0x40010400
 8008294:	08009d68 	.word	0x08009d68
 8008298:	40014000 	.word	0x40014000
 800829c:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a51      	ldr	r2, [pc, #324]	; (80083ec <HAL_TIM_ConfigClockSource+0x6d8>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d027      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x5e6>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082b2:	d022      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x5e6>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a4d      	ldr	r2, [pc, #308]	; (80083f0 <HAL_TIM_ConfigClockSource+0x6dc>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d01d      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x5e6>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a4c      	ldr	r2, [pc, #304]	; (80083f4 <HAL_TIM_ConfigClockSource+0x6e0>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d018      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x5e6>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a4a      	ldr	r2, [pc, #296]	; (80083f8 <HAL_TIM_ConfigClockSource+0x6e4>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d013      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x5e6>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a49      	ldr	r2, [pc, #292]	; (80083fc <HAL_TIM_ConfigClockSource+0x6e8>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d00e      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x5e6>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a47      	ldr	r2, [pc, #284]	; (8008400 <HAL_TIM_ConfigClockSource+0x6ec>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d009      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x5e6>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a46      	ldr	r2, [pc, #280]	; (8008404 <HAL_TIM_ConfigClockSource+0x6f0>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d004      	beq.n	80082fa <HAL_TIM_ConfigClockSource+0x5e6>
 80082f0:	f241 11ea 	movw	r1, #4586	; 0x11ea
 80082f4:	4844      	ldr	r0, [pc, #272]	; (8008408 <HAL_TIM_ConfigClockSource+0x6f4>)
 80082f6:	f7fa f832 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008302:	d014      	beq.n	800832e <HAL_TIM_ConfigClockSource+0x61a>
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d010      	beq.n	800832e <HAL_TIM_ConfigClockSource+0x61a>
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d00c      	beq.n	800832e <HAL_TIM_ConfigClockSource+0x61a>
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	2b02      	cmp	r3, #2
 800831a:	d008      	beq.n	800832e <HAL_TIM_ConfigClockSource+0x61a>
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	2b0a      	cmp	r3, #10
 8008322:	d004      	beq.n	800832e <HAL_TIM_ConfigClockSource+0x61a>
 8008324:	f241 11ed 	movw	r1, #4589	; 0x11ed
 8008328:	4837      	ldr	r0, [pc, #220]	; (8008408 <HAL_TIM_ConfigClockSource+0x6f4>)
 800832a:	f7fa f818 	bl	800235e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	68db      	ldr	r3, [r3, #12]
 8008332:	2b0f      	cmp	r3, #15
 8008334:	d904      	bls.n	8008340 <HAL_TIM_ConfigClockSource+0x62c>
 8008336:	f241 11ee 	movw	r1, #4590	; 0x11ee
 800833a:	4833      	ldr	r0, [pc, #204]	; (8008408 <HAL_TIM_ConfigClockSource+0x6f4>)
 800833c:	f7fa f80f 	bl	800235e <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6818      	ldr	r0, [r3, #0]
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	6859      	ldr	r1, [r3, #4]
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	68db      	ldr	r3, [r3, #12]
 800834c:	461a      	mov	r2, r3
 800834e:	f000 fbab 	bl	8008aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	2140      	movs	r1, #64	; 0x40
 8008358:	4618      	mov	r0, r3
 800835a:	f000 fcba 	bl	8008cd2 <TIM_ITRx_SetConfig>
      break;
 800835e:	e038      	b.n	80083d2 <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a21      	ldr	r2, [pc, #132]	; (80083ec <HAL_TIM_ConfigClockSource+0x6d8>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d027      	beq.n	80083ba <HAL_TIM_ConfigClockSource+0x6a6>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008372:	d022      	beq.n	80083ba <HAL_TIM_ConfigClockSource+0x6a6>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a1d      	ldr	r2, [pc, #116]	; (80083f0 <HAL_TIM_ConfigClockSource+0x6dc>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d01d      	beq.n	80083ba <HAL_TIM_ConfigClockSource+0x6a6>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a1c      	ldr	r2, [pc, #112]	; (80083f4 <HAL_TIM_ConfigClockSource+0x6e0>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d018      	beq.n	80083ba <HAL_TIM_ConfigClockSource+0x6a6>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a1a      	ldr	r2, [pc, #104]	; (80083f8 <HAL_TIM_ConfigClockSource+0x6e4>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d013      	beq.n	80083ba <HAL_TIM_ConfigClockSource+0x6a6>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a19      	ldr	r2, [pc, #100]	; (80083fc <HAL_TIM_ConfigClockSource+0x6e8>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d00e      	beq.n	80083ba <HAL_TIM_ConfigClockSource+0x6a6>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a17      	ldr	r2, [pc, #92]	; (8008400 <HAL_TIM_ConfigClockSource+0x6ec>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d009      	beq.n	80083ba <HAL_TIM_ConfigClockSource+0x6a6>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a16      	ldr	r2, [pc, #88]	; (8008404 <HAL_TIM_ConfigClockSource+0x6f0>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d004      	beq.n	80083ba <HAL_TIM_ConfigClockSource+0x6a6>
 80083b0:	f241 11fd 	movw	r1, #4605	; 0x11fd
 80083b4:	4814      	ldr	r0, [pc, #80]	; (8008408 <HAL_TIM_ConfigClockSource+0x6f4>)
 80083b6:	f7f9 ffd2 	bl	800235e <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4619      	mov	r1, r3
 80083c4:	4610      	mov	r0, r2
 80083c6:	f000 fc84 	bl	8008cd2 <TIM_ITRx_SetConfig>
      break;
 80083ca:	e002      	b.n	80083d2 <HAL_TIM_ConfigClockSource+0x6be>
      break;
 80083cc:	bf00      	nop
 80083ce:	e000      	b.n	80083d2 <HAL_TIM_ConfigClockSource+0x6be>
      break;
 80083d0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3710      	adds	r7, #16
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}
 80083ec:	40010000 	.word	0x40010000
 80083f0:	40000400 	.word	0x40000400
 80083f4:	40000800 	.word	0x40000800
 80083f8:	40000c00 	.word	0x40000c00
 80083fc:	40010400 	.word	0x40010400
 8008400:	40014000 	.word	0x40014000
 8008404:	40001800 	.word	0x40001800
 8008408:	08009d68 	.word	0x08009d68

0800840c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800840c:	b480      	push	{r7}
 800840e:	b085      	sub	sp, #20
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
 8008414:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	4a40      	ldr	r2, [pc, #256]	; (8008520 <TIM_Base_SetConfig+0x114>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d013      	beq.n	800844c <TIM_Base_SetConfig+0x40>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800842a:	d00f      	beq.n	800844c <TIM_Base_SetConfig+0x40>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	4a3d      	ldr	r2, [pc, #244]	; (8008524 <TIM_Base_SetConfig+0x118>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d00b      	beq.n	800844c <TIM_Base_SetConfig+0x40>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	4a3c      	ldr	r2, [pc, #240]	; (8008528 <TIM_Base_SetConfig+0x11c>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d007      	beq.n	800844c <TIM_Base_SetConfig+0x40>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4a3b      	ldr	r2, [pc, #236]	; (800852c <TIM_Base_SetConfig+0x120>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d003      	beq.n	800844c <TIM_Base_SetConfig+0x40>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	4a3a      	ldr	r2, [pc, #232]	; (8008530 <TIM_Base_SetConfig+0x124>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d108      	bne.n	800845e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008452:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	68fa      	ldr	r2, [r7, #12]
 800845a:	4313      	orrs	r3, r2
 800845c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	4a2f      	ldr	r2, [pc, #188]	; (8008520 <TIM_Base_SetConfig+0x114>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d02b      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800846c:	d027      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	4a2c      	ldr	r2, [pc, #176]	; (8008524 <TIM_Base_SetConfig+0x118>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d023      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a2b      	ldr	r2, [pc, #172]	; (8008528 <TIM_Base_SetConfig+0x11c>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d01f      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	4a2a      	ldr	r2, [pc, #168]	; (800852c <TIM_Base_SetConfig+0x120>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d01b      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	4a29      	ldr	r2, [pc, #164]	; (8008530 <TIM_Base_SetConfig+0x124>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d017      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	4a28      	ldr	r2, [pc, #160]	; (8008534 <TIM_Base_SetConfig+0x128>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d013      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	4a27      	ldr	r2, [pc, #156]	; (8008538 <TIM_Base_SetConfig+0x12c>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d00f      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	4a26      	ldr	r2, [pc, #152]	; (800853c <TIM_Base_SetConfig+0x130>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d00b      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	4a25      	ldr	r2, [pc, #148]	; (8008540 <TIM_Base_SetConfig+0x134>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d007      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4a24      	ldr	r2, [pc, #144]	; (8008544 <TIM_Base_SetConfig+0x138>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d003      	beq.n	80084be <TIM_Base_SetConfig+0xb2>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4a23      	ldr	r2, [pc, #140]	; (8008548 <TIM_Base_SetConfig+0x13c>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d108      	bne.n	80084d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	68db      	ldr	r3, [r3, #12]
 80084ca:	68fa      	ldr	r2, [r7, #12]
 80084cc:	4313      	orrs	r3, r2
 80084ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	695b      	ldr	r3, [r3, #20]
 80084da:	4313      	orrs	r3, r2
 80084dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	68fa      	ldr	r2, [r7, #12]
 80084e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	689a      	ldr	r2, [r3, #8]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	4a0a      	ldr	r2, [pc, #40]	; (8008520 <TIM_Base_SetConfig+0x114>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d003      	beq.n	8008504 <TIM_Base_SetConfig+0xf8>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	4a0c      	ldr	r2, [pc, #48]	; (8008530 <TIM_Base_SetConfig+0x124>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d103      	bne.n	800850c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	691a      	ldr	r2, [r3, #16]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	615a      	str	r2, [r3, #20]
}
 8008512:	bf00      	nop
 8008514:	3714      	adds	r7, #20
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop
 8008520:	40010000 	.word	0x40010000
 8008524:	40000400 	.word	0x40000400
 8008528:	40000800 	.word	0x40000800
 800852c:	40000c00 	.word	0x40000c00
 8008530:	40010400 	.word	0x40010400
 8008534:	40014000 	.word	0x40014000
 8008538:	40014400 	.word	0x40014400
 800853c:	40014800 	.word	0x40014800
 8008540:	40001800 	.word	0x40001800
 8008544:	40001c00 	.word	0x40001c00
 8008548:	40002000 	.word	0x40002000

0800854c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b086      	sub	sp, #24
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6a1b      	ldr	r3, [r3, #32]
 800855a:	f023 0201 	bic.w	r2, r3, #1
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6a1b      	ldr	r3, [r3, #32]
 8008566:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	699b      	ldr	r3, [r3, #24]
 8008572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800857a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f023 0303 	bic.w	r3, r3, #3
 8008582:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	68fa      	ldr	r2, [r7, #12]
 800858a:	4313      	orrs	r3, r2
 800858c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	f023 0302 	bic.w	r3, r3, #2
 8008594:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	697a      	ldr	r2, [r7, #20]
 800859c:	4313      	orrs	r3, r2
 800859e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	4a34      	ldr	r2, [pc, #208]	; (8008674 <TIM_OC1_SetConfig+0x128>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d003      	beq.n	80085b0 <TIM_OC1_SetConfig+0x64>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	4a33      	ldr	r2, [pc, #204]	; (8008678 <TIM_OC1_SetConfig+0x12c>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d119      	bne.n	80085e4 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d008      	beq.n	80085ca <TIM_OC1_SetConfig+0x7e>
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	68db      	ldr	r3, [r3, #12]
 80085bc:	2b08      	cmp	r3, #8
 80085be:	d004      	beq.n	80085ca <TIM_OC1_SetConfig+0x7e>
 80085c0:	f241 7102 	movw	r1, #5890	; 0x1702
 80085c4:	482d      	ldr	r0, [pc, #180]	; (800867c <TIM_OC1_SetConfig+0x130>)
 80085c6:	f7f9 feca 	bl	800235e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	f023 0308 	bic.w	r3, r3, #8
 80085d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	697a      	ldr	r2, [r7, #20]
 80085d8:	4313      	orrs	r3, r2
 80085da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	f023 0304 	bic.w	r3, r3, #4
 80085e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	4a23      	ldr	r2, [pc, #140]	; (8008674 <TIM_OC1_SetConfig+0x128>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d003      	beq.n	80085f4 <TIM_OC1_SetConfig+0xa8>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	4a22      	ldr	r2, [pc, #136]	; (8008678 <TIM_OC1_SetConfig+0x12c>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d12d      	bne.n	8008650 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	699b      	ldr	r3, [r3, #24]
 80085f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085fc:	d008      	beq.n	8008610 <TIM_OC1_SetConfig+0xc4>
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	699b      	ldr	r3, [r3, #24]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d004      	beq.n	8008610 <TIM_OC1_SetConfig+0xc4>
 8008606:	f241 710f 	movw	r1, #5903	; 0x170f
 800860a:	481c      	ldr	r0, [pc, #112]	; (800867c <TIM_OC1_SetConfig+0x130>)
 800860c:	f7f9 fea7 	bl	800235e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	695b      	ldr	r3, [r3, #20]
 8008614:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008618:	d008      	beq.n	800862c <TIM_OC1_SetConfig+0xe0>
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	695b      	ldr	r3, [r3, #20]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d004      	beq.n	800862c <TIM_OC1_SetConfig+0xe0>
 8008622:	f241 7110 	movw	r1, #5904	; 0x1710
 8008626:	4815      	ldr	r0, [pc, #84]	; (800867c <TIM_OC1_SetConfig+0x130>)
 8008628:	f7f9 fe99 	bl	800235e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008632:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800863a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	695b      	ldr	r3, [r3, #20]
 8008640:	693a      	ldr	r2, [r7, #16]
 8008642:	4313      	orrs	r3, r2
 8008644:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	699b      	ldr	r3, [r3, #24]
 800864a:	693a      	ldr	r2, [r7, #16]
 800864c:	4313      	orrs	r3, r2
 800864e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	693a      	ldr	r2, [r7, #16]
 8008654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	685a      	ldr	r2, [r3, #4]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	697a      	ldr	r2, [r7, #20]
 8008668:	621a      	str	r2, [r3, #32]
}
 800866a:	bf00      	nop
 800866c:	3718      	adds	r7, #24
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop
 8008674:	40010000 	.word	0x40010000
 8008678:	40010400 	.word	0x40010400
 800867c:	08009d68 	.word	0x08009d68

08008680 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b086      	sub	sp, #24
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a1b      	ldr	r3, [r3, #32]
 800868e:	f023 0210 	bic.w	r2, r3, #16
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a1b      	ldr	r3, [r3, #32]
 800869a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	699b      	ldr	r3, [r3, #24]
 80086a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	021b      	lsls	r3, r3, #8
 80086be:	68fa      	ldr	r2, [r7, #12]
 80086c0:	4313      	orrs	r3, r2
 80086c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	f023 0320 	bic.w	r3, r3, #32
 80086ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	011b      	lsls	r3, r3, #4
 80086d2:	697a      	ldr	r2, [r7, #20]
 80086d4:	4313      	orrs	r3, r2
 80086d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	4a35      	ldr	r2, [pc, #212]	; (80087b0 <TIM_OC2_SetConfig+0x130>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d003      	beq.n	80086e8 <TIM_OC2_SetConfig+0x68>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a34      	ldr	r2, [pc, #208]	; (80087b4 <TIM_OC2_SetConfig+0x134>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d11a      	bne.n	800871e <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d008      	beq.n	8008702 <TIM_OC2_SetConfig+0x82>
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	2b08      	cmp	r3, #8
 80086f6:	d004      	beq.n	8008702 <TIM_OC2_SetConfig+0x82>
 80086f8:	f241 714d 	movw	r1, #5965	; 0x174d
 80086fc:	482e      	ldr	r0, [pc, #184]	; (80087b8 <TIM_OC2_SetConfig+0x138>)
 80086fe:	f7f9 fe2e 	bl	800235e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008708:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	011b      	lsls	r3, r3, #4
 8008710:	697a      	ldr	r2, [r7, #20]
 8008712:	4313      	orrs	r3, r2
 8008714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800871c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4a23      	ldr	r2, [pc, #140]	; (80087b0 <TIM_OC2_SetConfig+0x130>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d003      	beq.n	800872e <TIM_OC2_SetConfig+0xae>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	4a22      	ldr	r2, [pc, #136]	; (80087b4 <TIM_OC2_SetConfig+0x134>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d12f      	bne.n	800878e <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	699b      	ldr	r3, [r3, #24]
 8008732:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008736:	d008      	beq.n	800874a <TIM_OC2_SetConfig+0xca>
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	699b      	ldr	r3, [r3, #24]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d004      	beq.n	800874a <TIM_OC2_SetConfig+0xca>
 8008740:	f241 715b 	movw	r1, #5979	; 0x175b
 8008744:	481c      	ldr	r0, [pc, #112]	; (80087b8 <TIM_OC2_SetConfig+0x138>)
 8008746:	f7f9 fe0a 	bl	800235e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	695b      	ldr	r3, [r3, #20]
 800874e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008752:	d008      	beq.n	8008766 <TIM_OC2_SetConfig+0xe6>
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	695b      	ldr	r3, [r3, #20]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d004      	beq.n	8008766 <TIM_OC2_SetConfig+0xe6>
 800875c:	f241 715c 	movw	r1, #5980	; 0x175c
 8008760:	4815      	ldr	r0, [pc, #84]	; (80087b8 <TIM_OC2_SetConfig+0x138>)
 8008762:	f7f9 fdfc 	bl	800235e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800876c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	695b      	ldr	r3, [r3, #20]
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	693a      	ldr	r2, [r7, #16]
 800877e:	4313      	orrs	r3, r2
 8008780:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	699b      	ldr	r3, [r3, #24]
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	693a      	ldr	r2, [r7, #16]
 800878a:	4313      	orrs	r3, r2
 800878c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	693a      	ldr	r2, [r7, #16]
 8008792:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	68fa      	ldr	r2, [r7, #12]
 8008798:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	685a      	ldr	r2, [r3, #4]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	697a      	ldr	r2, [r7, #20]
 80087a6:	621a      	str	r2, [r3, #32]
}
 80087a8:	bf00      	nop
 80087aa:	3718      	adds	r7, #24
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	40010000 	.word	0x40010000
 80087b4:	40010400 	.word	0x40010400
 80087b8:	08009d68 	.word	0x08009d68

080087bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b086      	sub	sp, #24
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6a1b      	ldr	r3, [r3, #32]
 80087ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6a1b      	ldr	r3, [r3, #32]
 80087d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	69db      	ldr	r3, [r3, #28]
 80087e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f023 0303 	bic.w	r3, r3, #3
 80087f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68fa      	ldr	r2, [r7, #12]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008804:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	021b      	lsls	r3, r3, #8
 800880c:	697a      	ldr	r2, [r7, #20]
 800880e:	4313      	orrs	r3, r2
 8008810:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a35      	ldr	r2, [pc, #212]	; (80088ec <TIM_OC3_SetConfig+0x130>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d003      	beq.n	8008822 <TIM_OC3_SetConfig+0x66>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	4a34      	ldr	r2, [pc, #208]	; (80088f0 <TIM_OC3_SetConfig+0x134>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d11a      	bne.n	8008858 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	68db      	ldr	r3, [r3, #12]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d008      	beq.n	800883c <TIM_OC3_SetConfig+0x80>
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	2b08      	cmp	r3, #8
 8008830:	d004      	beq.n	800883c <TIM_OC3_SetConfig+0x80>
 8008832:	f241 7198 	movw	r1, #6040	; 0x1798
 8008836:	482f      	ldr	r0, [pc, #188]	; (80088f4 <TIM_OC3_SetConfig+0x138>)
 8008838:	f7f9 fd91 	bl	800235e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	68db      	ldr	r3, [r3, #12]
 8008848:	021b      	lsls	r3, r3, #8
 800884a:	697a      	ldr	r2, [r7, #20]
 800884c:	4313      	orrs	r3, r2
 800884e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008856:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	4a24      	ldr	r2, [pc, #144]	; (80088ec <TIM_OC3_SetConfig+0x130>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d003      	beq.n	8008868 <TIM_OC3_SetConfig+0xac>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	4a23      	ldr	r2, [pc, #140]	; (80088f0 <TIM_OC3_SetConfig+0x134>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d12f      	bne.n	80088c8 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008870:	d008      	beq.n	8008884 <TIM_OC3_SetConfig+0xc8>
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	699b      	ldr	r3, [r3, #24]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d004      	beq.n	8008884 <TIM_OC3_SetConfig+0xc8>
 800887a:	f241 71a5 	movw	r1, #6053	; 0x17a5
 800887e:	481d      	ldr	r0, [pc, #116]	; (80088f4 <TIM_OC3_SetConfig+0x138>)
 8008880:	f7f9 fd6d 	bl	800235e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	695b      	ldr	r3, [r3, #20]
 8008888:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800888c:	d008      	beq.n	80088a0 <TIM_OC3_SetConfig+0xe4>
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d004      	beq.n	80088a0 <TIM_OC3_SetConfig+0xe4>
 8008896:	f241 71a6 	movw	r1, #6054	; 0x17a6
 800889a:	4816      	ldr	r0, [pc, #88]	; (80088f4 <TIM_OC3_SetConfig+0x138>)
 800889c:	f7f9 fd5f 	bl	800235e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80088ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	695b      	ldr	r3, [r3, #20]
 80088b4:	011b      	lsls	r3, r3, #4
 80088b6:	693a      	ldr	r2, [r7, #16]
 80088b8:	4313      	orrs	r3, r2
 80088ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	699b      	ldr	r3, [r3, #24]
 80088c0:	011b      	lsls	r3, r3, #4
 80088c2:	693a      	ldr	r2, [r7, #16]
 80088c4:	4313      	orrs	r3, r2
 80088c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	693a      	ldr	r2, [r7, #16]
 80088cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	68fa      	ldr	r2, [r7, #12]
 80088d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	685a      	ldr	r2, [r3, #4]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	697a      	ldr	r2, [r7, #20]
 80088e0:	621a      	str	r2, [r3, #32]
}
 80088e2:	bf00      	nop
 80088e4:	3718      	adds	r7, #24
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	40010000 	.word	0x40010000
 80088f0:	40010400 	.word	0x40010400
 80088f4:	08009d68 	.word	0x08009d68

080088f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b086      	sub	sp, #24
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6a1b      	ldr	r3, [r3, #32]
 8008906:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a1b      	ldr	r3, [r3, #32]
 8008912:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	69db      	ldr	r3, [r3, #28]
 800891e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800892e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	021b      	lsls	r3, r3, #8
 8008936:	68fa      	ldr	r2, [r7, #12]
 8008938:	4313      	orrs	r3, r2
 800893a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008942:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	689b      	ldr	r3, [r3, #8]
 8008948:	031b      	lsls	r3, r3, #12
 800894a:	693a      	ldr	r2, [r7, #16]
 800894c:	4313      	orrs	r3, r2
 800894e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	4a18      	ldr	r2, [pc, #96]	; (80089b4 <TIM_OC4_SetConfig+0xbc>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d003      	beq.n	8008960 <TIM_OC4_SetConfig+0x68>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	4a17      	ldr	r2, [pc, #92]	; (80089b8 <TIM_OC4_SetConfig+0xc0>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d117      	bne.n	8008990 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	695b      	ldr	r3, [r3, #20]
 8008964:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008968:	d008      	beq.n	800897c <TIM_OC4_SetConfig+0x84>
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	695b      	ldr	r3, [r3, #20]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d004      	beq.n	800897c <TIM_OC4_SetConfig+0x84>
 8008972:	f241 71e4 	movw	r1, #6116	; 0x17e4
 8008976:	4811      	ldr	r0, [pc, #68]	; (80089bc <TIM_OC4_SetConfig+0xc4>)
 8008978:	f7f9 fcf1 	bl	800235e <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008982:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	695b      	ldr	r3, [r3, #20]
 8008988:	019b      	lsls	r3, r3, #6
 800898a:	697a      	ldr	r2, [r7, #20]
 800898c:	4313      	orrs	r3, r2
 800898e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	697a      	ldr	r2, [r7, #20]
 8008994:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	68fa      	ldr	r2, [r7, #12]
 800899a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	685a      	ldr	r2, [r3, #4]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	693a      	ldr	r2, [r7, #16]
 80089a8:	621a      	str	r2, [r3, #32]
}
 80089aa:	bf00      	nop
 80089ac:	3718      	adds	r7, #24
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	40010000 	.word	0x40010000
 80089b8:	40010400 	.word	0x40010400
 80089bc:	08009d68 	.word	0x08009d68

080089c0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b087      	sub	sp, #28
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	60f8      	str	r0, [r7, #12]
 80089c8:	60b9      	str	r1, [r7, #8]
 80089ca:	607a      	str	r2, [r7, #4]
 80089cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6a1b      	ldr	r3, [r3, #32]
 80089d2:	f023 0201 	bic.w	r2, r3, #1
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	699b      	ldr	r3, [r3, #24]
 80089de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6a1b      	ldr	r3, [r3, #32]
 80089e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	4a28      	ldr	r2, [pc, #160]	; (8008a8c <TIM_TI1_SetConfig+0xcc>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d01b      	beq.n	8008a26 <TIM_TI1_SetConfig+0x66>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089f4:	d017      	beq.n	8008a26 <TIM_TI1_SetConfig+0x66>
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	4a25      	ldr	r2, [pc, #148]	; (8008a90 <TIM_TI1_SetConfig+0xd0>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d013      	beq.n	8008a26 <TIM_TI1_SetConfig+0x66>
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	4a24      	ldr	r2, [pc, #144]	; (8008a94 <TIM_TI1_SetConfig+0xd4>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d00f      	beq.n	8008a26 <TIM_TI1_SetConfig+0x66>
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	4a23      	ldr	r2, [pc, #140]	; (8008a98 <TIM_TI1_SetConfig+0xd8>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d00b      	beq.n	8008a26 <TIM_TI1_SetConfig+0x66>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	4a22      	ldr	r2, [pc, #136]	; (8008a9c <TIM_TI1_SetConfig+0xdc>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d007      	beq.n	8008a26 <TIM_TI1_SetConfig+0x66>
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	4a21      	ldr	r2, [pc, #132]	; (8008aa0 <TIM_TI1_SetConfig+0xe0>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d003      	beq.n	8008a26 <TIM_TI1_SetConfig+0x66>
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	4a20      	ldr	r2, [pc, #128]	; (8008aa4 <TIM_TI1_SetConfig+0xe4>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d101      	bne.n	8008a2a <TIM_TI1_SetConfig+0x6a>
 8008a26:	2301      	movs	r3, #1
 8008a28:	e000      	b.n	8008a2c <TIM_TI1_SetConfig+0x6c>
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d008      	beq.n	8008a42 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f023 0303 	bic.w	r3, r3, #3
 8008a36:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008a38:	697a      	ldr	r2, [r7, #20]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	617b      	str	r3, [r7, #20]
 8008a40:	e003      	b.n	8008a4a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	f043 0301 	orr.w	r3, r3, #1
 8008a48:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a50:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	011b      	lsls	r3, r3, #4
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	697a      	ldr	r2, [r7, #20]
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	f023 030a 	bic.w	r3, r3, #10
 8008a64:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	f003 030a 	and.w	r3, r3, #10
 8008a6c:	693a      	ldr	r2, [r7, #16]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	697a      	ldr	r2, [r7, #20]
 8008a76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	693a      	ldr	r2, [r7, #16]
 8008a7c:	621a      	str	r2, [r3, #32]
}
 8008a7e:	bf00      	nop
 8008a80:	371c      	adds	r7, #28
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	40010000 	.word	0x40010000
 8008a90:	40000400 	.word	0x40000400
 8008a94:	40000800 	.word	0x40000800
 8008a98:	40000c00 	.word	0x40000c00
 8008a9c:	40010400 	.word	0x40010400
 8008aa0:	40014000 	.word	0x40014000
 8008aa4:	40001800 	.word	0x40001800

08008aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b087      	sub	sp, #28
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6a1b      	ldr	r3, [r3, #32]
 8008ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	6a1b      	ldr	r3, [r3, #32]
 8008abe:	f023 0201 	bic.w	r2, r3, #1
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	699b      	ldr	r3, [r3, #24]
 8008aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	011b      	lsls	r3, r3, #4
 8008ad8:	693a      	ldr	r2, [r7, #16]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	f023 030a 	bic.w	r3, r3, #10
 8008ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008ae6:	697a      	ldr	r2, [r7, #20]
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	4313      	orrs	r3, r2
 8008aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	693a      	ldr	r2, [r7, #16]
 8008af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	697a      	ldr	r2, [r7, #20]
 8008af8:	621a      	str	r2, [r3, #32]
}
 8008afa:	bf00      	nop
 8008afc:	371c      	adds	r7, #28
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008b06:	b480      	push	{r7}
 8008b08:	b087      	sub	sp, #28
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	60f8      	str	r0, [r7, #12]
 8008b0e:	60b9      	str	r1, [r7, #8]
 8008b10:	607a      	str	r2, [r7, #4]
 8008b12:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	6a1b      	ldr	r3, [r3, #32]
 8008b18:	f023 0210 	bic.w	r2, r3, #16
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	699b      	ldr	r3, [r3, #24]
 8008b24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6a1b      	ldr	r3, [r3, #32]
 8008b2a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	021b      	lsls	r3, r3, #8
 8008b38:	697a      	ldr	r2, [r7, #20]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	031b      	lsls	r3, r3, #12
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	697a      	ldr	r2, [r7, #20]
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b58:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	011b      	lsls	r3, r3, #4
 8008b5e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008b62:	693a      	ldr	r2, [r7, #16]
 8008b64:	4313      	orrs	r3, r2
 8008b66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	697a      	ldr	r2, [r7, #20]
 8008b6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	693a      	ldr	r2, [r7, #16]
 8008b72:	621a      	str	r2, [r3, #32]
}
 8008b74:	bf00      	nop
 8008b76:	371c      	adds	r7, #28
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b087      	sub	sp, #28
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	60f8      	str	r0, [r7, #12]
 8008b88:	60b9      	str	r1, [r7, #8]
 8008b8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	6a1b      	ldr	r3, [r3, #32]
 8008b90:	f023 0210 	bic.w	r2, r3, #16
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	699b      	ldr	r3, [r3, #24]
 8008b9c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	6a1b      	ldr	r3, [r3, #32]
 8008ba2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008baa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	031b      	lsls	r3, r3, #12
 8008bb0:	697a      	ldr	r2, [r7, #20]
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008bbc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	011b      	lsls	r3, r3, #4
 8008bc2:	693a      	ldr	r2, [r7, #16]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	697a      	ldr	r2, [r7, #20]
 8008bcc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	693a      	ldr	r2, [r7, #16]
 8008bd2:	621a      	str	r2, [r3, #32]
}
 8008bd4:	bf00      	nop
 8008bd6:	371c      	adds	r7, #28
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b087      	sub	sp, #28
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	607a      	str	r2, [r7, #4]
 8008bec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6a1b      	ldr	r3, [r3, #32]
 8008bf2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	69db      	ldr	r3, [r3, #28]
 8008bfe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	6a1b      	ldr	r3, [r3, #32]
 8008c04:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	f023 0303 	bic.w	r3, r3, #3
 8008c0c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008c0e:	697a      	ldr	r2, [r7, #20]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c1c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	011b      	lsls	r3, r3, #4
 8008c22:	b2db      	uxtb	r3, r3
 8008c24:	697a      	ldr	r2, [r7, #20]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008c30:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	021b      	lsls	r3, r3, #8
 8008c36:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	697a      	ldr	r2, [r7, #20]
 8008c44:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	693a      	ldr	r2, [r7, #16]
 8008c4a:	621a      	str	r2, [r3, #32]
}
 8008c4c:	bf00      	nop
 8008c4e:	371c      	adds	r7, #28
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr

08008c58 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b087      	sub	sp, #28
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	60f8      	str	r0, [r7, #12]
 8008c60:	60b9      	str	r1, [r7, #8]
 8008c62:	607a      	str	r2, [r7, #4]
 8008c64:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6a1b      	ldr	r3, [r3, #32]
 8008c6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	69db      	ldr	r3, [r3, #28]
 8008c76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	6a1b      	ldr	r3, [r3, #32]
 8008c7c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c84:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	021b      	lsls	r3, r3, #8
 8008c8a:	697a      	ldr	r2, [r7, #20]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c96:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	031b      	lsls	r3, r3, #12
 8008c9c:	b29b      	uxth	r3, r3
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008caa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	031b      	lsls	r3, r3, #12
 8008cb0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008cb4:	693a      	ldr	r2, [r7, #16]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	697a      	ldr	r2, [r7, #20]
 8008cbe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	693a      	ldr	r2, [r7, #16]
 8008cc4:	621a      	str	r2, [r3, #32]
}
 8008cc6:	bf00      	nop
 8008cc8:	371c      	adds	r7, #28
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008cd2:	b480      	push	{r7}
 8008cd4:	b085      	sub	sp, #20
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
 8008cda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ce8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008cea:	683a      	ldr	r2, [r7, #0]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	f043 0307 	orr.w	r3, r3, #7
 8008cf4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	609a      	str	r2, [r3, #8]
}
 8008cfc:	bf00      	nop
 8008cfe:	3714      	adds	r7, #20
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr

08008d08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b087      	sub	sp, #28
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	60f8      	str	r0, [r7, #12]
 8008d10:	60b9      	str	r1, [r7, #8]
 8008d12:	607a      	str	r2, [r7, #4]
 8008d14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	021a      	lsls	r2, r3, #8
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	431a      	orrs	r2, r3
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	697a      	ldr	r2, [r7, #20]
 8008d32:	4313      	orrs	r3, r2
 8008d34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	697a      	ldr	r2, [r7, #20]
 8008d3a:	609a      	str	r2, [r3, #8]
}
 8008d3c:	bf00      	nop
 8008d3e:	371c      	adds	r7, #28
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b086      	sub	sp, #24
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	60f8      	str	r0, [r7, #12]
 8008d50:	60b9      	str	r1, [r7, #8]
 8008d52:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	4a32      	ldr	r2, [pc, #200]	; (8008e20 <TIM_CCxChannelCmd+0xd8>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d030      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d62:	d02c      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	4a2f      	ldr	r2, [pc, #188]	; (8008e24 <TIM_CCxChannelCmd+0xdc>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d028      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	4a2e      	ldr	r2, [pc, #184]	; (8008e28 <TIM_CCxChannelCmd+0xe0>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d024      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	4a2d      	ldr	r2, [pc, #180]	; (8008e2c <TIM_CCxChannelCmd+0xe4>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d020      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	4a2c      	ldr	r2, [pc, #176]	; (8008e30 <TIM_CCxChannelCmd+0xe8>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d01c      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	4a2b      	ldr	r2, [pc, #172]	; (8008e34 <TIM_CCxChannelCmd+0xec>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d018      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	4a2a      	ldr	r2, [pc, #168]	; (8008e38 <TIM_CCxChannelCmd+0xf0>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d014      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	4a29      	ldr	r2, [pc, #164]	; (8008e3c <TIM_CCxChannelCmd+0xf4>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d010      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	4a28      	ldr	r2, [pc, #160]	; (8008e40 <TIM_CCxChannelCmd+0xf8>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d00c      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	4a27      	ldr	r2, [pc, #156]	; (8008e44 <TIM_CCxChannelCmd+0xfc>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d008      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	4a26      	ldr	r2, [pc, #152]	; (8008e48 <TIM_CCxChannelCmd+0x100>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d004      	beq.n	8008dbe <TIM_CCxChannelCmd+0x76>
 8008db4:	f641 11cc 	movw	r1, #6604	; 0x19cc
 8008db8:	4824      	ldr	r0, [pc, #144]	; (8008e4c <TIM_CCxChannelCmd+0x104>)
 8008dba:	f7f9 fad0 	bl	800235e <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d010      	beq.n	8008de6 <TIM_CCxChannelCmd+0x9e>
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	2b04      	cmp	r3, #4
 8008dc8:	d00d      	beq.n	8008de6 <TIM_CCxChannelCmd+0x9e>
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	2b08      	cmp	r3, #8
 8008dce:	d00a      	beq.n	8008de6 <TIM_CCxChannelCmd+0x9e>
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	2b0c      	cmp	r3, #12
 8008dd4:	d007      	beq.n	8008de6 <TIM_CCxChannelCmd+0x9e>
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	2b3c      	cmp	r3, #60	; 0x3c
 8008dda:	d004      	beq.n	8008de6 <TIM_CCxChannelCmd+0x9e>
 8008ddc:	f641 11cd 	movw	r1, #6605	; 0x19cd
 8008de0:	481a      	ldr	r0, [pc, #104]	; (8008e4c <TIM_CCxChannelCmd+0x104>)
 8008de2:	f7f9 fabc 	bl	800235e <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	f003 031f 	and.w	r3, r3, #31
 8008dec:	2201      	movs	r2, #1
 8008dee:	fa02 f303 	lsl.w	r3, r2, r3
 8008df2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6a1a      	ldr	r2, [r3, #32]
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	43db      	mvns	r3, r3
 8008dfc:	401a      	ands	r2, r3
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	6a1a      	ldr	r2, [r3, #32]
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	f003 031f 	and.w	r3, r3, #31
 8008e0c:	6879      	ldr	r1, [r7, #4]
 8008e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8008e12:	431a      	orrs	r2, r3
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	621a      	str	r2, [r3, #32]
}
 8008e18:	bf00      	nop
 8008e1a:	3718      	adds	r7, #24
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	40010000 	.word	0x40010000
 8008e24:	40000400 	.word	0x40000400
 8008e28:	40000800 	.word	0x40000800
 8008e2c:	40000c00 	.word	0x40000c00
 8008e30:	40010400 	.word	0x40010400
 8008e34:	40014000 	.word	0x40014000
 8008e38:	40014400 	.word	0x40014400
 8008e3c:	40014800 	.word	0x40014800
 8008e40:	40001800 	.word	0x40001800
 8008e44:	40001c00 	.word	0x40001c00
 8008e48:	40002000 	.word	0x40002000
 8008e4c:	08009d68 	.word	0x08009d68

08008e50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a61      	ldr	r2, [pc, #388]	; (8008fe4 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d027      	beq.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e6c:	d022      	beq.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a5d      	ldr	r2, [pc, #372]	; (8008fe8 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d01d      	beq.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a5b      	ldr	r2, [pc, #364]	; (8008fec <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d018      	beq.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a5a      	ldr	r2, [pc, #360]	; (8008ff0 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d013      	beq.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a58      	ldr	r2, [pc, #352]	; (8008ff4 <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d00e      	beq.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a57      	ldr	r2, [pc, #348]	; (8008ff8 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d009      	beq.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a55      	ldr	r2, [pc, #340]	; (8008ffc <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d004      	beq.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8008eaa:	f240 6164 	movw	r1, #1636	; 0x664
 8008eae:	4854      	ldr	r0, [pc, #336]	; (8009000 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8008eb0:	f7f9 fa55 	bl	800235e <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d020      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b10      	cmp	r3, #16
 8008ec2:	d01c      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	2b20      	cmp	r3, #32
 8008eca:	d018      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	2b30      	cmp	r3, #48	; 0x30
 8008ed2:	d014      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	2b40      	cmp	r3, #64	; 0x40
 8008eda:	d010      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2b50      	cmp	r3, #80	; 0x50
 8008ee2:	d00c      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	2b60      	cmp	r3, #96	; 0x60
 8008eea:	d008      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2b70      	cmp	r3, #112	; 0x70
 8008ef2:	d004      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008ef4:	f240 6165 	movw	r1, #1637	; 0x665
 8008ef8:	4841      	ldr	r0, [pc, #260]	; (8009000 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8008efa:	f7f9 fa30 	bl	800235e <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	2b80      	cmp	r3, #128	; 0x80
 8008f04:	d008      	beq.n	8008f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d004      	beq.n	8008f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f0e:	f240 6166 	movw	r1, #1638	; 0x666
 8008f12:	483b      	ldr	r0, [pc, #236]	; (8009000 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8008f14:	f7f9 fa23 	bl	800235e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d101      	bne.n	8008f26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008f22:	2302      	movs	r3, #2
 8008f24:	e05a      	b.n	8008fdc <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2202      	movs	r2, #2
 8008f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	689b      	ldr	r3, [r3, #8]
 8008f44:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	68fa      	ldr	r2, [r7, #12]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	68fa      	ldr	r2, [r7, #12]
 8008f5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4a1f      	ldr	r2, [pc, #124]	; (8008fe4 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d022      	beq.n	8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f72:	d01d      	beq.n	8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	4a1b      	ldr	r2, [pc, #108]	; (8008fe8 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	d018      	beq.n	8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4a1a      	ldr	r2, [pc, #104]	; (8008fec <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d013      	beq.n	8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a18      	ldr	r2, [pc, #96]	; (8008ff0 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d00e      	beq.n	8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4a19      	ldr	r2, [pc, #100]	; (8008ffc <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d009      	beq.n	8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4a18      	ldr	r2, [pc, #96]	; (8009004 <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d004      	beq.n	8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a17      	ldr	r2, [pc, #92]	; (8009008 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d10c      	bne.n	8008fca <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008fb6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	68ba      	ldr	r2, [r7, #8]
 8008fbe:	4313      	orrs	r3, r2
 8008fc0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68ba      	ldr	r2, [r7, #8]
 8008fc8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008fda:	2300      	movs	r3, #0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3710      	adds	r7, #16
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}
 8008fe4:	40010000 	.word	0x40010000
 8008fe8:	40000400 	.word	0x40000400
 8008fec:	40000800 	.word	0x40000800
 8008ff0:	40000c00 	.word	0x40000c00
 8008ff4:	40001000 	.word	0x40001000
 8008ff8:	40001400 	.word	0x40001400
 8008ffc:	40010400 	.word	0x40010400
 8009000:	08009da0 	.word	0x08009da0
 8009004:	40014000 	.word	0x40014000
 8009008:	40001800 	.word	0x40001800

0800900c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009016:	2300      	movs	r3, #0
 8009018:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a5e      	ldr	r2, [pc, #376]	; (8009198 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d009      	beq.n	8009038 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a5c      	ldr	r2, [pc, #368]	; (800919c <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d004      	beq.n	8009038 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800902e:	f240 61a1 	movw	r1, #1697	; 0x6a1
 8009032:	485b      	ldr	r0, [pc, #364]	; (80091a0 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009034:	f7f9 f993 	bl	800235e <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009040:	d008      	beq.n	8009054 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d004      	beq.n	8009054 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800904a:	f240 61a2 	movw	r1, #1698	; 0x6a2
 800904e:	4854      	ldr	r0, [pc, #336]	; (80091a0 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009050:	f7f9 f985 	bl	800235e <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800905c:	d008      	beq.n	8009070 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d004      	beq.n	8009070 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8009066:	f240 61a3 	movw	r1, #1699	; 0x6a3
 800906a:	484d      	ldr	r0, [pc, #308]	; (80091a0 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800906c:	f7f9 f977 	bl	800235e <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d013      	beq.n	80090a0 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009080:	d00e      	beq.n	80090a0 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800908a:	d009      	beq.n	80090a0 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009094:	d004      	beq.n	80090a0 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009096:	f240 61a4 	movw	r1, #1700	; 0x6a4
 800909a:	4841      	ldr	r0, [pc, #260]	; (80091a0 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800909c:	f7f9 f95f 	bl	800235e <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	68db      	ldr	r3, [r3, #12]
 80090a4:	2bff      	cmp	r3, #255	; 0xff
 80090a6:	d904      	bls.n	80090b2 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 80090a8:	f240 61a5 	movw	r1, #1701	; 0x6a5
 80090ac:	483c      	ldr	r0, [pc, #240]	; (80091a0 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80090ae:	f7f9 f956 	bl	800235e <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090ba:	d008      	beq.n	80090ce <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	691b      	ldr	r3, [r3, #16]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d004      	beq.n	80090ce <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80090c4:	f240 61a6 	movw	r1, #1702	; 0x6a6
 80090c8:	4835      	ldr	r0, [pc, #212]	; (80091a0 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80090ca:	f7f9 f948 	bl	800235e <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	695b      	ldr	r3, [r3, #20]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d009      	beq.n	80090ea <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	695b      	ldr	r3, [r3, #20]
 80090da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090de:	d004      	beq.n	80090ea <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80090e0:	f240 61a7 	movw	r1, #1703	; 0x6a7
 80090e4:	482e      	ldr	r0, [pc, #184]	; (80091a0 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80090e6:	f7f9 f93a 	bl	800235e <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	69db      	ldr	r3, [r3, #28]
 80090ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80090f2:	d008      	beq.n	8009106 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	69db      	ldr	r3, [r3, #28]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d004      	beq.n	8009106 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 80090fc:	f44f 61d5 	mov.w	r1, #1704	; 0x6a8
 8009100:	4827      	ldr	r0, [pc, #156]	; (80091a0 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009102:	f7f9 f92c 	bl	800235e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800910c:	2b01      	cmp	r3, #1
 800910e:	d101      	bne.n	8009114 <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 8009110:	2302      	movs	r3, #2
 8009112:	e03d      	b.n	8009190 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2201      	movs	r2, #1
 8009118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	68db      	ldr	r3, [r3, #12]
 8009126:	4313      	orrs	r3, r2
 8009128:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	689b      	ldr	r3, [r3, #8]
 8009134:	4313      	orrs	r3, r2
 8009136:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	4313      	orrs	r3, r2
 8009144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4313      	orrs	r3, r2
 8009152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	691b      	ldr	r3, [r3, #16]
 800915e:	4313      	orrs	r3, r2
 8009160:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	695b      	ldr	r3, [r3, #20]
 800916c:	4313      	orrs	r3, r2
 800916e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	69db      	ldr	r3, [r3, #28]
 800917a:	4313      	orrs	r3, r2
 800917c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	68fa      	ldr	r2, [r7, #12]
 8009184:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800918e:	2300      	movs	r3, #0
}
 8009190:	4618      	mov	r0, r3
 8009192:	3710      	adds	r7, #16
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	40010000 	.word	0x40010000
 800919c:	40010400 	.word	0x40010400
 80091a0:	08009da0 	.word	0x08009da0

080091a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b082      	sub	sp, #8
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d101      	bne.n	80091b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80091b2:	2301      	movs	r3, #1
 80091b4:	e0be      	b.n	8009334 <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	699b      	ldr	r3, [r3, #24]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d031      	beq.n	8009222 <HAL_UART_Init+0x7e>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a5e      	ldr	r2, [pc, #376]	; (800933c <HAL_UART_Init+0x198>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d013      	beq.n	80091f0 <HAL_UART_Init+0x4c>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a5c      	ldr	r2, [pc, #368]	; (8009340 <HAL_UART_Init+0x19c>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d00e      	beq.n	80091f0 <HAL_UART_Init+0x4c>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a5b      	ldr	r2, [pc, #364]	; (8009344 <HAL_UART_Init+0x1a0>)
 80091d8:	4293      	cmp	r3, r2
 80091da:	d009      	beq.n	80091f0 <HAL_UART_Init+0x4c>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a59      	ldr	r2, [pc, #356]	; (8009348 <HAL_UART_Init+0x1a4>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d004      	beq.n	80091f0 <HAL_UART_Init+0x4c>
 80091e6:	f240 114b 	movw	r1, #331	; 0x14b
 80091ea:	4858      	ldr	r0, [pc, #352]	; (800934c <HAL_UART_Init+0x1a8>)
 80091ec:	f7f9 f8b7 	bl	800235e <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	699b      	ldr	r3, [r3, #24]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d041      	beq.n	800927c <HAL_UART_Init+0xd8>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	699b      	ldr	r3, [r3, #24]
 80091fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009200:	d03c      	beq.n	800927c <HAL_UART_Init+0xd8>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	699b      	ldr	r3, [r3, #24]
 8009206:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800920a:	d037      	beq.n	800927c <HAL_UART_Init+0xd8>
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	699b      	ldr	r3, [r3, #24]
 8009210:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009214:	d032      	beq.n	800927c <HAL_UART_Init+0xd8>
 8009216:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800921a:	484c      	ldr	r0, [pc, #304]	; (800934c <HAL_UART_Init+0x1a8>)
 800921c:	f7f9 f89f 	bl	800235e <assert_failed>
 8009220:	e02c      	b.n	800927c <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4a45      	ldr	r2, [pc, #276]	; (800933c <HAL_UART_Init+0x198>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d027      	beq.n	800927c <HAL_UART_Init+0xd8>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a43      	ldr	r2, [pc, #268]	; (8009340 <HAL_UART_Init+0x19c>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d022      	beq.n	800927c <HAL_UART_Init+0xd8>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a42      	ldr	r2, [pc, #264]	; (8009344 <HAL_UART_Init+0x1a0>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d01d      	beq.n	800927c <HAL_UART_Init+0xd8>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a42      	ldr	r2, [pc, #264]	; (8009350 <HAL_UART_Init+0x1ac>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d018      	beq.n	800927c <HAL_UART_Init+0xd8>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a41      	ldr	r2, [pc, #260]	; (8009354 <HAL_UART_Init+0x1b0>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d013      	beq.n	800927c <HAL_UART_Init+0xd8>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a3b      	ldr	r2, [pc, #236]	; (8009348 <HAL_UART_Init+0x1a4>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d00e      	beq.n	800927c <HAL_UART_Init+0xd8>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a3d      	ldr	r2, [pc, #244]	; (8009358 <HAL_UART_Init+0x1b4>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d009      	beq.n	800927c <HAL_UART_Init+0xd8>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a3b      	ldr	r2, [pc, #236]	; (800935c <HAL_UART_Init+0x1b8>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d004      	beq.n	800927c <HAL_UART_Init+0xd8>
 8009272:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8009276:	4835      	ldr	r0, [pc, #212]	; (800934c <HAL_UART_Init+0x1a8>)
 8009278:	f7f9 f871 	bl	800235e <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d009      	beq.n	8009298 <HAL_UART_Init+0xf4>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800928c:	d004      	beq.n	8009298 <HAL_UART_Init+0xf4>
 800928e:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8009292:	482e      	ldr	r0, [pc, #184]	; (800934c <HAL_UART_Init+0x1a8>)
 8009294:	f7f9 f863 	bl	800235e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	69db      	ldr	r3, [r3, #28]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d009      	beq.n	80092b4 <HAL_UART_Init+0x110>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	69db      	ldr	r3, [r3, #28]
 80092a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80092a8:	d004      	beq.n	80092b4 <HAL_UART_Init+0x110>
 80092aa:	f240 1153 	movw	r1, #339	; 0x153
 80092ae:	4827      	ldr	r0, [pc, #156]	; (800934c <HAL_UART_Init+0x1a8>)
 80092b0:	f7f9 f855 	bl	800235e <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d106      	bne.n	80092ce <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f7f9 fcd1 	bl	8002c70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2224      	movs	r2, #36	; 0x24
 80092d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68da      	ldr	r2, [r3, #12]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80092e4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 f83a 	bl	8009360 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	691a      	ldr	r2, [r3, #16]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80092fa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	695a      	ldr	r2, [r3, #20]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800930a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	68da      	ldr	r2, [r3, #12]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800931a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2200      	movs	r2, #0
 8009320:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2220      	movs	r2, #32
 8009326:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2220      	movs	r2, #32
 800932e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009332:	2300      	movs	r3, #0
}
 8009334:	4618      	mov	r0, r3
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}
 800933c:	40011000 	.word	0x40011000
 8009340:	40004400 	.word	0x40004400
 8009344:	40004800 	.word	0x40004800
 8009348:	40011400 	.word	0x40011400
 800934c:	08009ddc 	.word	0x08009ddc
 8009350:	40004c00 	.word	0x40004c00
 8009354:	40005000 	.word	0x40005000
 8009358:	40007800 	.word	0x40007800
 800935c:	40007c00 	.word	0x40007c00

08009360 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009364:	b0bd      	sub	sp, #244	; 0xf4
 8009366:	af00      	add	r7, sp, #0
 8009368:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800936c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009370:	685a      	ldr	r2, [r3, #4]
 8009372:	4bae      	ldr	r3, [pc, #696]	; (800962c <UART_SetConfig+0x2cc>)
 8009374:	429a      	cmp	r2, r3
 8009376:	d904      	bls.n	8009382 <UART_SetConfig+0x22>
 8009378:	f640 31fb 	movw	r1, #3067	; 0xbfb
 800937c:	48ac      	ldr	r0, [pc, #688]	; (8009630 <UART_SetConfig+0x2d0>)
 800937e:	f7f8 ffee 	bl	800235e <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8009382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009386:	68db      	ldr	r3, [r3, #12]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d00a      	beq.n	80093a2 <UART_SetConfig+0x42>
 800938c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009390:	68db      	ldr	r3, [r3, #12]
 8009392:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009396:	d004      	beq.n	80093a2 <UART_SetConfig+0x42>
 8009398:	f640 31fc 	movw	r1, #3068	; 0xbfc
 800939c:	48a4      	ldr	r0, [pc, #656]	; (8009630 <UART_SetConfig+0x2d0>)
 800939e:	f7f8 ffde 	bl	800235e <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80093a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093a6:	691b      	ldr	r3, [r3, #16]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d010      	beq.n	80093ce <UART_SetConfig+0x6e>
 80093ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093b0:	691b      	ldr	r3, [r3, #16]
 80093b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093b6:	d00a      	beq.n	80093ce <UART_SetConfig+0x6e>
 80093b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093bc:	691b      	ldr	r3, [r3, #16]
 80093be:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80093c2:	d004      	beq.n	80093ce <UART_SetConfig+0x6e>
 80093c4:	f640 31fd 	movw	r1, #3069	; 0xbfd
 80093c8:	4899      	ldr	r0, [pc, #612]	; (8009630 <UART_SetConfig+0x2d0>)
 80093ca:	f7f8 ffc8 	bl	800235e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80093ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093d2:	695a      	ldr	r2, [r3, #20]
 80093d4:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 80093d8:	4013      	ands	r3, r2
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d104      	bne.n	80093e8 <UART_SetConfig+0x88>
 80093de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093e2:	695b      	ldr	r3, [r3, #20]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d104      	bne.n	80093f2 <UART_SetConfig+0x92>
 80093e8:	f640 31fe 	movw	r1, #3070	; 0xbfe
 80093ec:	4890      	ldr	r0, [pc, #576]	; (8009630 <UART_SetConfig+0x2d0>)
 80093ee:	f7f8 ffb6 	bl	800235e <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	691b      	ldr	r3, [r3, #16]
 80093fa:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80093fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009402:	68d9      	ldr	r1, [r3, #12]
 8009404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009408:	681a      	ldr	r2, [r3, #0]
 800940a:	ea40 0301 	orr.w	r3, r0, r1
 800940e:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009414:	689a      	ldr	r2, [r3, #8]
 8009416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	431a      	orrs	r2, r3
 800941e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009422:	695b      	ldr	r3, [r3, #20]
 8009424:	431a      	orrs	r2, r3
 8009426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800942a:	69db      	ldr	r3, [r3, #28]
 800942c:	4313      	orrs	r3, r2
 800942e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8009432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	68db      	ldr	r3, [r3, #12]
 800943a:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800943e:	f021 010c 	bic.w	r1, r1, #12
 8009442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800944c:	430b      	orrs	r3, r1
 800944e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	695b      	ldr	r3, [r3, #20]
 8009458:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800945c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009460:	6999      	ldr	r1, [r3, #24]
 8009462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009466:	681a      	ldr	r2, [r3, #0]
 8009468:	ea40 0301 	orr.w	r3, r0, r1
 800946c:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800946e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009472:	69db      	ldr	r3, [r3, #28]
 8009474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009478:	f040 81a9 	bne.w	80097ce <UART_SetConfig+0x46e>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800947c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	4b6c      	ldr	r3, [pc, #432]	; (8009634 <UART_SetConfig+0x2d4>)
 8009484:	429a      	cmp	r2, r3
 8009486:	d006      	beq.n	8009496 <UART_SetConfig+0x136>
 8009488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	4b6a      	ldr	r3, [pc, #424]	; (8009638 <UART_SetConfig+0x2d8>)
 8009490:	429a      	cmp	r2, r3
 8009492:	f040 80d5 	bne.w	8009640 <UART_SetConfig+0x2e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009496:	f7fc ff9f 	bl	80063d8 <HAL_RCC_GetPCLK2Freq>
 800949a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800949e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80094a2:	461c      	mov	r4, r3
 80094a4:	f04f 0500 	mov.w	r5, #0
 80094a8:	4622      	mov	r2, r4
 80094aa:	462b      	mov	r3, r5
 80094ac:	1891      	adds	r1, r2, r2
 80094ae:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80094b2:	415b      	adcs	r3, r3
 80094b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80094b8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80094bc:	1912      	adds	r2, r2, r4
 80094be:	eb45 0303 	adc.w	r3, r5, r3
 80094c2:	f04f 0000 	mov.w	r0, #0
 80094c6:	f04f 0100 	mov.w	r1, #0
 80094ca:	00d9      	lsls	r1, r3, #3
 80094cc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80094d0:	00d0      	lsls	r0, r2, #3
 80094d2:	4602      	mov	r2, r0
 80094d4:	460b      	mov	r3, r1
 80094d6:	1911      	adds	r1, r2, r4
 80094d8:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 80094dc:	416b      	adcs	r3, r5
 80094de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80094e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	461a      	mov	r2, r3
 80094ea:	f04f 0300 	mov.w	r3, #0
 80094ee:	1891      	adds	r1, r2, r2
 80094f0:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80094f4:	415b      	adcs	r3, r3
 80094f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80094fa:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80094fe:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8009502:	f7f7 fb13 	bl	8000b2c <__aeabi_uldivmod>
 8009506:	4602      	mov	r2, r0
 8009508:	460b      	mov	r3, r1
 800950a:	4b4c      	ldr	r3, [pc, #304]	; (800963c <UART_SetConfig+0x2dc>)
 800950c:	fba3 2302 	umull	r2, r3, r3, r2
 8009510:	095b      	lsrs	r3, r3, #5
 8009512:	011e      	lsls	r6, r3, #4
 8009514:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009518:	461c      	mov	r4, r3
 800951a:	f04f 0500 	mov.w	r5, #0
 800951e:	4622      	mov	r2, r4
 8009520:	462b      	mov	r3, r5
 8009522:	1891      	adds	r1, r2, r2
 8009524:	67b9      	str	r1, [r7, #120]	; 0x78
 8009526:	415b      	adcs	r3, r3
 8009528:	67fb      	str	r3, [r7, #124]	; 0x7c
 800952a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800952e:	1912      	adds	r2, r2, r4
 8009530:	eb45 0303 	adc.w	r3, r5, r3
 8009534:	f04f 0000 	mov.w	r0, #0
 8009538:	f04f 0100 	mov.w	r1, #0
 800953c:	00d9      	lsls	r1, r3, #3
 800953e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009542:	00d0      	lsls	r0, r2, #3
 8009544:	4602      	mov	r2, r0
 8009546:	460b      	mov	r3, r1
 8009548:	1911      	adds	r1, r2, r4
 800954a:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800954e:	416b      	adcs	r3, r5
 8009550:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	461a      	mov	r2, r3
 800955c:	f04f 0300 	mov.w	r3, #0
 8009560:	1891      	adds	r1, r2, r2
 8009562:	6739      	str	r1, [r7, #112]	; 0x70
 8009564:	415b      	adcs	r3, r3
 8009566:	677b      	str	r3, [r7, #116]	; 0x74
 8009568:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800956c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8009570:	f7f7 fadc 	bl	8000b2c <__aeabi_uldivmod>
 8009574:	4602      	mov	r2, r0
 8009576:	460b      	mov	r3, r1
 8009578:	4b30      	ldr	r3, [pc, #192]	; (800963c <UART_SetConfig+0x2dc>)
 800957a:	fba3 1302 	umull	r1, r3, r3, r2
 800957e:	095b      	lsrs	r3, r3, #5
 8009580:	2164      	movs	r1, #100	; 0x64
 8009582:	fb01 f303 	mul.w	r3, r1, r3
 8009586:	1ad3      	subs	r3, r2, r3
 8009588:	00db      	lsls	r3, r3, #3
 800958a:	3332      	adds	r3, #50	; 0x32
 800958c:	4a2b      	ldr	r2, [pc, #172]	; (800963c <UART_SetConfig+0x2dc>)
 800958e:	fba2 2303 	umull	r2, r3, r2, r3
 8009592:	095b      	lsrs	r3, r3, #5
 8009594:	005b      	lsls	r3, r3, #1
 8009596:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800959a:	441e      	add	r6, r3
 800959c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80095a0:	4618      	mov	r0, r3
 80095a2:	f04f 0100 	mov.w	r1, #0
 80095a6:	4602      	mov	r2, r0
 80095a8:	460b      	mov	r3, r1
 80095aa:	1894      	adds	r4, r2, r2
 80095ac:	66bc      	str	r4, [r7, #104]	; 0x68
 80095ae:	415b      	adcs	r3, r3
 80095b0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80095b2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80095b6:	1812      	adds	r2, r2, r0
 80095b8:	eb41 0303 	adc.w	r3, r1, r3
 80095bc:	f04f 0400 	mov.w	r4, #0
 80095c0:	f04f 0500 	mov.w	r5, #0
 80095c4:	00dd      	lsls	r5, r3, #3
 80095c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80095ca:	00d4      	lsls	r4, r2, #3
 80095cc:	4622      	mov	r2, r4
 80095ce:	462b      	mov	r3, r5
 80095d0:	1814      	adds	r4, r2, r0
 80095d2:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 80095d6:	414b      	adcs	r3, r1
 80095d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80095dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	461a      	mov	r2, r3
 80095e4:	f04f 0300 	mov.w	r3, #0
 80095e8:	1891      	adds	r1, r2, r2
 80095ea:	6639      	str	r1, [r7, #96]	; 0x60
 80095ec:	415b      	adcs	r3, r3
 80095ee:	667b      	str	r3, [r7, #100]	; 0x64
 80095f0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80095f4:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80095f8:	f7f7 fa98 	bl	8000b2c <__aeabi_uldivmod>
 80095fc:	4602      	mov	r2, r0
 80095fe:	460b      	mov	r3, r1
 8009600:	4b0e      	ldr	r3, [pc, #56]	; (800963c <UART_SetConfig+0x2dc>)
 8009602:	fba3 1302 	umull	r1, r3, r3, r2
 8009606:	095b      	lsrs	r3, r3, #5
 8009608:	2164      	movs	r1, #100	; 0x64
 800960a:	fb01 f303 	mul.w	r3, r1, r3
 800960e:	1ad3      	subs	r3, r2, r3
 8009610:	00db      	lsls	r3, r3, #3
 8009612:	3332      	adds	r3, #50	; 0x32
 8009614:	4a09      	ldr	r2, [pc, #36]	; (800963c <UART_SetConfig+0x2dc>)
 8009616:	fba2 2303 	umull	r2, r3, r2, r3
 800961a:	095b      	lsrs	r3, r3, #5
 800961c:	f003 0207 	and.w	r2, r3, #7
 8009620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4432      	add	r2, r6
 8009628:	609a      	str	r2, [r3, #8]
 800962a:	e277      	b.n	8009b1c <UART_SetConfig+0x7bc>
 800962c:	00a037a0 	.word	0x00a037a0
 8009630:	08009ddc 	.word	0x08009ddc
 8009634:	40011000 	.word	0x40011000
 8009638:	40011400 	.word	0x40011400
 800963c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009640:	f7fc feb6 	bl	80063b0 <HAL_RCC_GetPCLK1Freq>
 8009644:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009648:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800964c:	461c      	mov	r4, r3
 800964e:	f04f 0500 	mov.w	r5, #0
 8009652:	4622      	mov	r2, r4
 8009654:	462b      	mov	r3, r5
 8009656:	1891      	adds	r1, r2, r2
 8009658:	65b9      	str	r1, [r7, #88]	; 0x58
 800965a:	415b      	adcs	r3, r3
 800965c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800965e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009662:	1912      	adds	r2, r2, r4
 8009664:	eb45 0303 	adc.w	r3, r5, r3
 8009668:	f04f 0000 	mov.w	r0, #0
 800966c:	f04f 0100 	mov.w	r1, #0
 8009670:	00d9      	lsls	r1, r3, #3
 8009672:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009676:	00d0      	lsls	r0, r2, #3
 8009678:	4602      	mov	r2, r0
 800967a:	460b      	mov	r3, r1
 800967c:	1911      	adds	r1, r2, r4
 800967e:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8009682:	416b      	adcs	r3, r5
 8009684:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	461a      	mov	r2, r3
 8009690:	f04f 0300 	mov.w	r3, #0
 8009694:	1891      	adds	r1, r2, r2
 8009696:	6539      	str	r1, [r7, #80]	; 0x50
 8009698:	415b      	adcs	r3, r3
 800969a:	657b      	str	r3, [r7, #84]	; 0x54
 800969c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80096a0:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80096a4:	f7f7 fa42 	bl	8000b2c <__aeabi_uldivmod>
 80096a8:	4602      	mov	r2, r0
 80096aa:	460b      	mov	r3, r1
 80096ac:	4bb3      	ldr	r3, [pc, #716]	; (800997c <UART_SetConfig+0x61c>)
 80096ae:	fba3 2302 	umull	r2, r3, r3, r2
 80096b2:	095b      	lsrs	r3, r3, #5
 80096b4:	011e      	lsls	r6, r3, #4
 80096b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80096ba:	461c      	mov	r4, r3
 80096bc:	f04f 0500 	mov.w	r5, #0
 80096c0:	4622      	mov	r2, r4
 80096c2:	462b      	mov	r3, r5
 80096c4:	1891      	adds	r1, r2, r2
 80096c6:	64b9      	str	r1, [r7, #72]	; 0x48
 80096c8:	415b      	adcs	r3, r3
 80096ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80096cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80096d0:	1912      	adds	r2, r2, r4
 80096d2:	eb45 0303 	adc.w	r3, r5, r3
 80096d6:	f04f 0000 	mov.w	r0, #0
 80096da:	f04f 0100 	mov.w	r1, #0
 80096de:	00d9      	lsls	r1, r3, #3
 80096e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80096e4:	00d0      	lsls	r0, r2, #3
 80096e6:	4602      	mov	r2, r0
 80096e8:	460b      	mov	r3, r1
 80096ea:	1911      	adds	r1, r2, r4
 80096ec:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 80096f0:	416b      	adcs	r3, r5
 80096f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80096f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	461a      	mov	r2, r3
 80096fe:	f04f 0300 	mov.w	r3, #0
 8009702:	1891      	adds	r1, r2, r2
 8009704:	6439      	str	r1, [r7, #64]	; 0x40
 8009706:	415b      	adcs	r3, r3
 8009708:	647b      	str	r3, [r7, #68]	; 0x44
 800970a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800970e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8009712:	f7f7 fa0b 	bl	8000b2c <__aeabi_uldivmod>
 8009716:	4602      	mov	r2, r0
 8009718:	460b      	mov	r3, r1
 800971a:	4b98      	ldr	r3, [pc, #608]	; (800997c <UART_SetConfig+0x61c>)
 800971c:	fba3 1302 	umull	r1, r3, r3, r2
 8009720:	095b      	lsrs	r3, r3, #5
 8009722:	2164      	movs	r1, #100	; 0x64
 8009724:	fb01 f303 	mul.w	r3, r1, r3
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	00db      	lsls	r3, r3, #3
 800972c:	3332      	adds	r3, #50	; 0x32
 800972e:	4a93      	ldr	r2, [pc, #588]	; (800997c <UART_SetConfig+0x61c>)
 8009730:	fba2 2303 	umull	r2, r3, r2, r3
 8009734:	095b      	lsrs	r3, r3, #5
 8009736:	005b      	lsls	r3, r3, #1
 8009738:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800973c:	441e      	add	r6, r3
 800973e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009742:	4618      	mov	r0, r3
 8009744:	f04f 0100 	mov.w	r1, #0
 8009748:	4602      	mov	r2, r0
 800974a:	460b      	mov	r3, r1
 800974c:	1894      	adds	r4, r2, r2
 800974e:	63bc      	str	r4, [r7, #56]	; 0x38
 8009750:	415b      	adcs	r3, r3
 8009752:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009754:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009758:	1812      	adds	r2, r2, r0
 800975a:	eb41 0303 	adc.w	r3, r1, r3
 800975e:	f04f 0400 	mov.w	r4, #0
 8009762:	f04f 0500 	mov.w	r5, #0
 8009766:	00dd      	lsls	r5, r3, #3
 8009768:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800976c:	00d4      	lsls	r4, r2, #3
 800976e:	4622      	mov	r2, r4
 8009770:	462b      	mov	r3, r5
 8009772:	1814      	adds	r4, r2, r0
 8009774:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8009778:	414b      	adcs	r3, r1
 800977a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800977e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	461a      	mov	r2, r3
 8009786:	f04f 0300 	mov.w	r3, #0
 800978a:	1891      	adds	r1, r2, r2
 800978c:	6339      	str	r1, [r7, #48]	; 0x30
 800978e:	415b      	adcs	r3, r3
 8009790:	637b      	str	r3, [r7, #52]	; 0x34
 8009792:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009796:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800979a:	f7f7 f9c7 	bl	8000b2c <__aeabi_uldivmod>
 800979e:	4602      	mov	r2, r0
 80097a0:	460b      	mov	r3, r1
 80097a2:	4b76      	ldr	r3, [pc, #472]	; (800997c <UART_SetConfig+0x61c>)
 80097a4:	fba3 1302 	umull	r1, r3, r3, r2
 80097a8:	095b      	lsrs	r3, r3, #5
 80097aa:	2164      	movs	r1, #100	; 0x64
 80097ac:	fb01 f303 	mul.w	r3, r1, r3
 80097b0:	1ad3      	subs	r3, r2, r3
 80097b2:	00db      	lsls	r3, r3, #3
 80097b4:	3332      	adds	r3, #50	; 0x32
 80097b6:	4a71      	ldr	r2, [pc, #452]	; (800997c <UART_SetConfig+0x61c>)
 80097b8:	fba2 2303 	umull	r2, r3, r2, r3
 80097bc:	095b      	lsrs	r3, r3, #5
 80097be:	f003 0207 	and.w	r2, r3, #7
 80097c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4432      	add	r2, r6
 80097ca:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80097cc:	e1a6      	b.n	8009b1c <UART_SetConfig+0x7bc>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80097ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	4b6a      	ldr	r3, [pc, #424]	; (8009980 <UART_SetConfig+0x620>)
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d006      	beq.n	80097e8 <UART_SetConfig+0x488>
 80097da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	4b68      	ldr	r3, [pc, #416]	; (8009984 <UART_SetConfig+0x624>)
 80097e2:	429a      	cmp	r2, r3
 80097e4:	f040 80d0 	bne.w	8009988 <UART_SetConfig+0x628>
      pclk = HAL_RCC_GetPCLK2Freq();
 80097e8:	f7fc fdf6 	bl	80063d8 <HAL_RCC_GetPCLK2Freq>
 80097ec:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80097f0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80097f4:	461c      	mov	r4, r3
 80097f6:	f04f 0500 	mov.w	r5, #0
 80097fa:	4622      	mov	r2, r4
 80097fc:	462b      	mov	r3, r5
 80097fe:	1891      	adds	r1, r2, r2
 8009800:	62b9      	str	r1, [r7, #40]	; 0x28
 8009802:	415b      	adcs	r3, r3
 8009804:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009806:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800980a:	1912      	adds	r2, r2, r4
 800980c:	eb45 0303 	adc.w	r3, r5, r3
 8009810:	f04f 0000 	mov.w	r0, #0
 8009814:	f04f 0100 	mov.w	r1, #0
 8009818:	00d9      	lsls	r1, r3, #3
 800981a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800981e:	00d0      	lsls	r0, r2, #3
 8009820:	4602      	mov	r2, r0
 8009822:	460b      	mov	r3, r1
 8009824:	eb12 0a04 	adds.w	sl, r2, r4
 8009828:	eb43 0b05 	adc.w	fp, r3, r5
 800982c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009830:	685b      	ldr	r3, [r3, #4]
 8009832:	4618      	mov	r0, r3
 8009834:	f04f 0100 	mov.w	r1, #0
 8009838:	f04f 0200 	mov.w	r2, #0
 800983c:	f04f 0300 	mov.w	r3, #0
 8009840:	008b      	lsls	r3, r1, #2
 8009842:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009846:	0082      	lsls	r2, r0, #2
 8009848:	4650      	mov	r0, sl
 800984a:	4659      	mov	r1, fp
 800984c:	f7f7 f96e 	bl	8000b2c <__aeabi_uldivmod>
 8009850:	4602      	mov	r2, r0
 8009852:	460b      	mov	r3, r1
 8009854:	4b49      	ldr	r3, [pc, #292]	; (800997c <UART_SetConfig+0x61c>)
 8009856:	fba3 2302 	umull	r2, r3, r3, r2
 800985a:	095b      	lsrs	r3, r3, #5
 800985c:	011e      	lsls	r6, r3, #4
 800985e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009862:	4618      	mov	r0, r3
 8009864:	f04f 0100 	mov.w	r1, #0
 8009868:	4602      	mov	r2, r0
 800986a:	460b      	mov	r3, r1
 800986c:	1894      	adds	r4, r2, r2
 800986e:	623c      	str	r4, [r7, #32]
 8009870:	415b      	adcs	r3, r3
 8009872:	627b      	str	r3, [r7, #36]	; 0x24
 8009874:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009878:	1812      	adds	r2, r2, r0
 800987a:	eb41 0303 	adc.w	r3, r1, r3
 800987e:	f04f 0400 	mov.w	r4, #0
 8009882:	f04f 0500 	mov.w	r5, #0
 8009886:	00dd      	lsls	r5, r3, #3
 8009888:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800988c:	00d4      	lsls	r4, r2, #3
 800988e:	4622      	mov	r2, r4
 8009890:	462b      	mov	r3, r5
 8009892:	1814      	adds	r4, r2, r0
 8009894:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8009898:	414b      	adcs	r3, r1
 800989a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800989e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	4618      	mov	r0, r3
 80098a6:	f04f 0100 	mov.w	r1, #0
 80098aa:	f04f 0200 	mov.w	r2, #0
 80098ae:	f04f 0300 	mov.w	r3, #0
 80098b2:	008b      	lsls	r3, r1, #2
 80098b4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80098b8:	0082      	lsls	r2, r0, #2
 80098ba:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80098be:	f7f7 f935 	bl	8000b2c <__aeabi_uldivmod>
 80098c2:	4602      	mov	r2, r0
 80098c4:	460b      	mov	r3, r1
 80098c6:	4b2d      	ldr	r3, [pc, #180]	; (800997c <UART_SetConfig+0x61c>)
 80098c8:	fba3 1302 	umull	r1, r3, r3, r2
 80098cc:	095b      	lsrs	r3, r3, #5
 80098ce:	2164      	movs	r1, #100	; 0x64
 80098d0:	fb01 f303 	mul.w	r3, r1, r3
 80098d4:	1ad3      	subs	r3, r2, r3
 80098d6:	011b      	lsls	r3, r3, #4
 80098d8:	3332      	adds	r3, #50	; 0x32
 80098da:	4a28      	ldr	r2, [pc, #160]	; (800997c <UART_SetConfig+0x61c>)
 80098dc:	fba2 2303 	umull	r2, r3, r2, r3
 80098e0:	095b      	lsrs	r3, r3, #5
 80098e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80098e6:	441e      	add	r6, r3
 80098e8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80098ec:	4618      	mov	r0, r3
 80098ee:	f04f 0100 	mov.w	r1, #0
 80098f2:	4602      	mov	r2, r0
 80098f4:	460b      	mov	r3, r1
 80098f6:	1894      	adds	r4, r2, r2
 80098f8:	61bc      	str	r4, [r7, #24]
 80098fa:	415b      	adcs	r3, r3
 80098fc:	61fb      	str	r3, [r7, #28]
 80098fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009902:	1812      	adds	r2, r2, r0
 8009904:	eb41 0303 	adc.w	r3, r1, r3
 8009908:	f04f 0400 	mov.w	r4, #0
 800990c:	f04f 0500 	mov.w	r5, #0
 8009910:	00dd      	lsls	r5, r3, #3
 8009912:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009916:	00d4      	lsls	r4, r2, #3
 8009918:	4622      	mov	r2, r4
 800991a:	462b      	mov	r3, r5
 800991c:	1814      	adds	r4, r2, r0
 800991e:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8009922:	414b      	adcs	r3, r1
 8009924:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	4618      	mov	r0, r3
 8009930:	f04f 0100 	mov.w	r1, #0
 8009934:	f04f 0200 	mov.w	r2, #0
 8009938:	f04f 0300 	mov.w	r3, #0
 800993c:	008b      	lsls	r3, r1, #2
 800993e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009942:	0082      	lsls	r2, r0, #2
 8009944:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8009948:	f7f7 f8f0 	bl	8000b2c <__aeabi_uldivmod>
 800994c:	4602      	mov	r2, r0
 800994e:	460b      	mov	r3, r1
 8009950:	4b0a      	ldr	r3, [pc, #40]	; (800997c <UART_SetConfig+0x61c>)
 8009952:	fba3 1302 	umull	r1, r3, r3, r2
 8009956:	095b      	lsrs	r3, r3, #5
 8009958:	2164      	movs	r1, #100	; 0x64
 800995a:	fb01 f303 	mul.w	r3, r1, r3
 800995e:	1ad3      	subs	r3, r2, r3
 8009960:	011b      	lsls	r3, r3, #4
 8009962:	3332      	adds	r3, #50	; 0x32
 8009964:	4a05      	ldr	r2, [pc, #20]	; (800997c <UART_SetConfig+0x61c>)
 8009966:	fba2 2303 	umull	r2, r3, r2, r3
 800996a:	095b      	lsrs	r3, r3, #5
 800996c:	f003 020f 	and.w	r2, r3, #15
 8009970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4432      	add	r2, r6
 8009978:	609a      	str	r2, [r3, #8]
 800997a:	e0cf      	b.n	8009b1c <UART_SetConfig+0x7bc>
 800997c:	51eb851f 	.word	0x51eb851f
 8009980:	40011000 	.word	0x40011000
 8009984:	40011400 	.word	0x40011400
      pclk = HAL_RCC_GetPCLK1Freq();
 8009988:	f7fc fd12 	bl	80063b0 <HAL_RCC_GetPCLK1Freq>
 800998c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009990:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009994:	461c      	mov	r4, r3
 8009996:	f04f 0500 	mov.w	r5, #0
 800999a:	4622      	mov	r2, r4
 800999c:	462b      	mov	r3, r5
 800999e:	1891      	adds	r1, r2, r2
 80099a0:	6139      	str	r1, [r7, #16]
 80099a2:	415b      	adcs	r3, r3
 80099a4:	617b      	str	r3, [r7, #20]
 80099a6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80099aa:	1912      	adds	r2, r2, r4
 80099ac:	eb45 0303 	adc.w	r3, r5, r3
 80099b0:	f04f 0000 	mov.w	r0, #0
 80099b4:	f04f 0100 	mov.w	r1, #0
 80099b8:	00d9      	lsls	r1, r3, #3
 80099ba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80099be:	00d0      	lsls	r0, r2, #3
 80099c0:	4602      	mov	r2, r0
 80099c2:	460b      	mov	r3, r1
 80099c4:	eb12 0804 	adds.w	r8, r2, r4
 80099c8:	eb43 0905 	adc.w	r9, r3, r5
 80099cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	4618      	mov	r0, r3
 80099d4:	f04f 0100 	mov.w	r1, #0
 80099d8:	f04f 0200 	mov.w	r2, #0
 80099dc:	f04f 0300 	mov.w	r3, #0
 80099e0:	008b      	lsls	r3, r1, #2
 80099e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80099e6:	0082      	lsls	r2, r0, #2
 80099e8:	4640      	mov	r0, r8
 80099ea:	4649      	mov	r1, r9
 80099ec:	f7f7 f89e 	bl	8000b2c <__aeabi_uldivmod>
 80099f0:	4602      	mov	r2, r0
 80099f2:	460b      	mov	r3, r1
 80099f4:	4b4c      	ldr	r3, [pc, #304]	; (8009b28 <UART_SetConfig+0x7c8>)
 80099f6:	fba3 2302 	umull	r2, r3, r3, r2
 80099fa:	095b      	lsrs	r3, r3, #5
 80099fc:	011e      	lsls	r6, r3, #4
 80099fe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009a02:	4618      	mov	r0, r3
 8009a04:	f04f 0100 	mov.w	r1, #0
 8009a08:	4602      	mov	r2, r0
 8009a0a:	460b      	mov	r3, r1
 8009a0c:	1894      	adds	r4, r2, r2
 8009a0e:	60bc      	str	r4, [r7, #8]
 8009a10:	415b      	adcs	r3, r3
 8009a12:	60fb      	str	r3, [r7, #12]
 8009a14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009a18:	1812      	adds	r2, r2, r0
 8009a1a:	eb41 0303 	adc.w	r3, r1, r3
 8009a1e:	f04f 0400 	mov.w	r4, #0
 8009a22:	f04f 0500 	mov.w	r5, #0
 8009a26:	00dd      	lsls	r5, r3, #3
 8009a28:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009a2c:	00d4      	lsls	r4, r2, #3
 8009a2e:	4622      	mov	r2, r4
 8009a30:	462b      	mov	r3, r5
 8009a32:	1814      	adds	r4, r2, r0
 8009a34:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8009a38:	414b      	adcs	r3, r1
 8009a3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	4618      	mov	r0, r3
 8009a46:	f04f 0100 	mov.w	r1, #0
 8009a4a:	f04f 0200 	mov.w	r2, #0
 8009a4e:	f04f 0300 	mov.w	r3, #0
 8009a52:	008b      	lsls	r3, r1, #2
 8009a54:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009a58:	0082      	lsls	r2, r0, #2
 8009a5a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009a5e:	f7f7 f865 	bl	8000b2c <__aeabi_uldivmod>
 8009a62:	4602      	mov	r2, r0
 8009a64:	460b      	mov	r3, r1
 8009a66:	4b30      	ldr	r3, [pc, #192]	; (8009b28 <UART_SetConfig+0x7c8>)
 8009a68:	fba3 1302 	umull	r1, r3, r3, r2
 8009a6c:	095b      	lsrs	r3, r3, #5
 8009a6e:	2164      	movs	r1, #100	; 0x64
 8009a70:	fb01 f303 	mul.w	r3, r1, r3
 8009a74:	1ad3      	subs	r3, r2, r3
 8009a76:	011b      	lsls	r3, r3, #4
 8009a78:	3332      	adds	r3, #50	; 0x32
 8009a7a:	4a2b      	ldr	r2, [pc, #172]	; (8009b28 <UART_SetConfig+0x7c8>)
 8009a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8009a80:	095b      	lsrs	r3, r3, #5
 8009a82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009a86:	441e      	add	r6, r3
 8009a88:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f04f 0100 	mov.w	r1, #0
 8009a92:	4602      	mov	r2, r0
 8009a94:	460b      	mov	r3, r1
 8009a96:	1894      	adds	r4, r2, r2
 8009a98:	603c      	str	r4, [r7, #0]
 8009a9a:	415b      	adcs	r3, r3
 8009a9c:	607b      	str	r3, [r7, #4]
 8009a9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009aa2:	1812      	adds	r2, r2, r0
 8009aa4:	eb41 0303 	adc.w	r3, r1, r3
 8009aa8:	f04f 0400 	mov.w	r4, #0
 8009aac:	f04f 0500 	mov.w	r5, #0
 8009ab0:	00dd      	lsls	r5, r3, #3
 8009ab2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009ab6:	00d4      	lsls	r4, r2, #3
 8009ab8:	4622      	mov	r2, r4
 8009aba:	462b      	mov	r3, r5
 8009abc:	1814      	adds	r4, r2, r0
 8009abe:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8009ac2:	414b      	adcs	r3, r1
 8009ac4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f04f 0100 	mov.w	r1, #0
 8009ad4:	f04f 0200 	mov.w	r2, #0
 8009ad8:	f04f 0300 	mov.w	r3, #0
 8009adc:	008b      	lsls	r3, r1, #2
 8009ade:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009ae2:	0082      	lsls	r2, r0, #2
 8009ae4:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8009ae8:	f7f7 f820 	bl	8000b2c <__aeabi_uldivmod>
 8009aec:	4602      	mov	r2, r0
 8009aee:	460b      	mov	r3, r1
 8009af0:	4b0d      	ldr	r3, [pc, #52]	; (8009b28 <UART_SetConfig+0x7c8>)
 8009af2:	fba3 1302 	umull	r1, r3, r3, r2
 8009af6:	095b      	lsrs	r3, r3, #5
 8009af8:	2164      	movs	r1, #100	; 0x64
 8009afa:	fb01 f303 	mul.w	r3, r1, r3
 8009afe:	1ad3      	subs	r3, r2, r3
 8009b00:	011b      	lsls	r3, r3, #4
 8009b02:	3332      	adds	r3, #50	; 0x32
 8009b04:	4a08      	ldr	r2, [pc, #32]	; (8009b28 <UART_SetConfig+0x7c8>)
 8009b06:	fba2 2303 	umull	r2, r3, r2, r3
 8009b0a:	095b      	lsrs	r3, r3, #5
 8009b0c:	f003 020f 	and.w	r2, r3, #15
 8009b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4432      	add	r2, r6
 8009b18:	609a      	str	r2, [r3, #8]
}
 8009b1a:	e7ff      	b.n	8009b1c <UART_SetConfig+0x7bc>
 8009b1c:	bf00      	nop
 8009b1e:	37f4      	adds	r7, #244	; 0xf4
 8009b20:	46bd      	mov	sp, r7
 8009b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b26:	bf00      	nop
 8009b28:	51eb851f 	.word	0x51eb851f

08009b2c <__libc_init_array>:
 8009b2c:	b570      	push	{r4, r5, r6, lr}
 8009b2e:	4d0d      	ldr	r5, [pc, #52]	; (8009b64 <__libc_init_array+0x38>)
 8009b30:	4c0d      	ldr	r4, [pc, #52]	; (8009b68 <__libc_init_array+0x3c>)
 8009b32:	1b64      	subs	r4, r4, r5
 8009b34:	10a4      	asrs	r4, r4, #2
 8009b36:	2600      	movs	r6, #0
 8009b38:	42a6      	cmp	r6, r4
 8009b3a:	d109      	bne.n	8009b50 <__libc_init_array+0x24>
 8009b3c:	4d0b      	ldr	r5, [pc, #44]	; (8009b6c <__libc_init_array+0x40>)
 8009b3e:	4c0c      	ldr	r4, [pc, #48]	; (8009b70 <__libc_init_array+0x44>)
 8009b40:	f000 f820 	bl	8009b84 <_init>
 8009b44:	1b64      	subs	r4, r4, r5
 8009b46:	10a4      	asrs	r4, r4, #2
 8009b48:	2600      	movs	r6, #0
 8009b4a:	42a6      	cmp	r6, r4
 8009b4c:	d105      	bne.n	8009b5a <__libc_init_array+0x2e>
 8009b4e:	bd70      	pop	{r4, r5, r6, pc}
 8009b50:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b54:	4798      	blx	r3
 8009b56:	3601      	adds	r6, #1
 8009b58:	e7ee      	b.n	8009b38 <__libc_init_array+0xc>
 8009b5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b5e:	4798      	blx	r3
 8009b60:	3601      	adds	r6, #1
 8009b62:	e7f2      	b.n	8009b4a <__libc_init_array+0x1e>
 8009b64:	08009e58 	.word	0x08009e58
 8009b68:	08009e58 	.word	0x08009e58
 8009b6c:	08009e58 	.word	0x08009e58
 8009b70:	08009e5c 	.word	0x08009e5c

08009b74 <memset>:
 8009b74:	4402      	add	r2, r0
 8009b76:	4603      	mov	r3, r0
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d100      	bne.n	8009b7e <memset+0xa>
 8009b7c:	4770      	bx	lr
 8009b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b82:	e7f9      	b.n	8009b78 <memset+0x4>

08009b84 <_init>:
 8009b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b86:	bf00      	nop
 8009b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b8a:	bc08      	pop	{r3}
 8009b8c:	469e      	mov	lr, r3
 8009b8e:	4770      	bx	lr

08009b90 <_fini>:
 8009b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b92:	bf00      	nop
 8009b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b96:	bc08      	pop	{r3}
 8009b98:	469e      	mov	lr, r3
 8009b9a:	4770      	bx	lr
