// Seed: 2637518723
module module_0 (
    input wor id_0,
    output wor id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7,
    input tri1 id_8
);
  assign id_3 = 1;
  assign id_7 = id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5
);
  generate
    wire id_7 = id_1 | 1;
  endgenerate
  module_0(
      id_3, id_5, id_4, id_5, id_5, id_0, id_1, id_5, id_2
  );
endmodule
