#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jun 19 18:12:25 2018
# Process ID: 3280
# Current directory: C:/Users/Fysek/Documents/projects/cordic/cordic_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent232 C:\Users\Fysek\Documents\projects\cordic\cordic_project\cordic_project.xpr
# Log file: C:/Users/Fysek/Documents/projects/cordic/cordic_project/vivado.log
# Journal file: C:/Users/Fysek/Documents/projects/cordic/cordic_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.xpr
open_bd_design {C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_block/cordic_block.bd}
create_bd_design "cordic_synth_design"
create_bd_cell -type module -reference cordic_pipe_rtl cordic_pipe_rtl_0
create_bd_cell -type module -reference cordic_trig cordic_trig_0
set_property location {2 398 165} [get_bd_cells cordic_pipe_rtl_0]
set_property location {0.5 -111 138} [get_bd_cells cordic_pipe_rtl_0]
connect_bd_net [get_bd_pins cordic_pipe_rtl_0/sin_out] [get_bd_pins cordic_trig_0/sin_in]
connect_bd_net [get_bd_pins cordic_pipe_rtl_0/cos_out] [get_bd_pins cordic_trig_0/cos_in]
create_bd_cell -type module -reference cordic_inc cordic_inc_0
set_property location {1 -122 141} [get_bd_cells cordic_inc_0]
connect_bd_net [get_bd_pins cordic_inc_0/inc_value] [get_bd_pins cordic_pipe_rtl_0/angle_in]
create_bd_cell -type module -reference shift shift_0
set_property location {2 126 243} [get_bd_cells shift_0]
set_property location {1 -123 120} [get_bd_cells cordic_inc_0]
connect_bd_net [get_bd_pins cordic_inc_0/mode] [get_bd_pins shift_0/data_in]
connect_bd_net [get_bd_pins shift_0/data_out] [get_bd_pins cordic_trig_0/mode]
connect_bd_net [get_bd_pins shift_0/clock] [get_bd_pins cordic_pipe_rtl_0/clock]
connect_bd_net [get_bd_pins cordic_trig_0/clock] [get_bd_pins cordic_pipe_rtl_0/clock]
connect_bd_net [get_bd_pins cordic_pipe_rtl_0/reset] [get_bd_pins cordic_trig_0/reset]
connect_bd_net [get_bd_pins cordic_inc_0/clock] [get_bd_pins shift_0/clock]
connect_bd_net [get_bd_pins cordic_inc_0/reset] [get_bd_pins cordic_pipe_rtl_0/reset]
save_bd_design
create_peripheral xilinx.com user cordic_project 1.0 -dir C:/Users/Fysek/Documents/projects/cordic/cordic_project/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:cordic_project:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:cordic_project:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:cordic_project:1.0]
set_property  ip_repo_paths  C:/Users/Fysek/Documents/projects/cordic/cordic_project/../ip_repo/cordic_project_1.0 [current_project]
update_ip_catalog -rebuild
delete_bd_objs [get_bd_nets cordic_inc_0_inc_value] [get_bd_nets cordic_inc_0_mode] [get_bd_cells cordic_inc_0]
delete_bd_objs [get_bd_nets cordic_pipe_rtl_0_sin_out] [get_bd_nets cordic_pipe_rtl_0_cos_out] [get_bd_nets Net1] [get_bd_cells cordic_pipe_rtl_0]
delete_bd_objs [get_bd_nets Net] [get_bd_nets shift_0_data_out] [get_bd_cells cordic_trig_0]
delete_bd_objs [get_bd_cells shift_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cordic_project:1.0 cordic_project_0
endgroup
ipx::edit_ip_in_project -upgrade true -name cordic_project_v1_0_project -directory C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.tmp/cordic_project_v1_0_project c:/Users/Fysek/Documents/projects/cordic/ip_repo/cordic_project_1.0/component.xml
close_project
delete_bd_objs [get_bd_cells cordic_project_0]
save_bd_design
