# Five-Stage-Pipelined-CPU

### This is a five-stage pipelined CPU coded in Verilog using the Xilinx design package for FPGAs

#### The following graph shows the structure of the CPU:

![Image of the five-stage pipelined CPU](https://github.com/Colin-Cheng/Five-Stage-Pipelined-CPU/blob/master/Five%20Stage%20Pipelined%20CPU.png)
