$date
	Sat Dec 13 21:13:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sim_multiplexer $end
$var wire 1 ! t_data_out $end
$var reg 4 " t_data_in [3:0] $end
$var reg 2 # t_sel [1:0] $end
$scope module uut $end
$var wire 4 $ data_in [3:0] $end
$var wire 2 % sel [1:0] $end
$var wire 1 ! data_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1010 $
b0 #
b1010 "
0!
$end
#10
1!
b1 #
b1 %
#20
0!
b10 #
b10 %
#30
1!
b11 #
b11 %
#40
