{"vcs1":{"timestamp_begin":1759388685.116592424, "rt":0.86, "ut":0.28, "st":0.15}}
{"vcselab":{"timestamp_begin":1759388686.025876890, "rt":0.54, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1759388686.601310083, "rt":0.19, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759388684.862321554}
{"VCS_COMP_START_TIME": 1759388684.862321554}
{"VCS_COMP_END_TIME": 1759388687.729366888}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 368516}}
{"vcselab": {"peak_mem": 229956}}
