Minimize imports in VHDL packages and VCs in an effort to reduce simulator startup time.
