Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Feb 25 15:43:44 2026
| Host         : Marco running 64-bit major release  (build 9200)
| Command      : report_timing -file work/build/reports/post_place_timing.rpt
| Design       : Whack
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 Button_Click/color_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 3.992ns (51.387%)  route 3.777ns (48.613%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  Button_Click/color_reg[3]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Button_Click/color_reg[3]/Q
                         net (fo=4, estimated)        3.777     4.233    Led_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.536     7.769 r  Led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.769    Led[3]
    T11                                                               r  Led[3] (OUT)
  -------------------------------------------------------------------    -------------------




