-- generated by newgenasym Fri Jul 20 16:26:34 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity wp4n is
    port (    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	GND4:      IN     STD_LOGIC;    
	GND5:      IN     STD_LOGIC;    
	GND6:      IN     STD_LOGIC;    
	GND7:      IN     STD_LOGIC;    
	GND8:      IN     STD_LOGIC;    
	PORT1:     INOUT  STD_LOGIC;    
	PORT2:     INOUT  STD_LOGIC;    
	PORT3:     INOUT  STD_LOGIC;    
	PORT4:     INOUT  STD_LOGIC;    
	SUM:       INOUT  STD_LOGIC);
end wp4n;
