strict digraph "" {
	node [label="\N"];
	"3738:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b3d790>",
		fillcolor=springgreen,
		label="3738:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3739:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3df90>",
		fillcolor=firebrick,
		label="3739:NS
suspend <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3df90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3738:IF" -> "3739:NS"	 [cond="['rst']",
		label=rst,
		lineno=3738];
	"3740:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b3d7d0>",
		fillcolor=springgreen,
		label="3740:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3738:IF" -> "3740:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3738];
	"3741:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3db90>",
		fillcolor=firebrick,
		label="3741:NS
suspend <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3db90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_3736:AL"	 [def_var="['suspend']",
		label="Leaf_3736:AL"];
	"3741:NS" -> "Leaf_3736:AL"	 [cond="[]",
		lineno=None];
	"3739:NS" -> "Leaf_3736:AL"	 [cond="[]",
		lineno=None];
	"3742:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b3d810>",
		fillcolor=springgreen,
		label="3742:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3743:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3d850>",
		fillcolor=firebrick,
		label="3743:NS
suspend <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3d850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3742:IF" -> "3743:NS"	 [cond="['not_first_bit_of_inter', 'transmitter', 'node_error_passive']",
		label="(not_first_bit_of_inter & transmitter & node_error_passive)",
		lineno=3742];
	"3740:IF" -> "3741:NS"	 [cond="['reset_mode', 'sample_point', 'susp_cnt']",
		label="(reset_mode | sample_point & (susp_cnt == 3'h7))",
		lineno=3740];
	"3740:IF" -> "3742:IF"	 [cond="['reset_mode', 'sample_point', 'susp_cnt']",
		label="!((reset_mode | sample_point & (susp_cnt == 3'h7)))",
		lineno=3740];
	"3737:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b4a150>",
		fillcolor=turquoise,
		label="3737:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3737:BL" -> "3738:IF"	 [cond="[]",
		lineno=None];
	"3743:NS" -> "Leaf_3736:AL"	 [cond="[]",
		lineno=None];
	"3736:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b4a1d0>",
		clk_sens=True,
		fillcolor=gold,
		label="3736:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['transmitter', 'sample_point', 'reset_mode', 'node_error_passive', 'not_first_bit_of_inter', 'susp_cnt', 'rst']"];
	"3736:AL" -> "3737:BL"	 [cond="[]",
		lineno=None];
}
