instruction execution
fetch
IF
f
decode
ID
d
execute
EX
x
memory access
MEM
m
write-back
WB
w
lw
load word
structural hazards
von neumann architecture
harvard architecture
instruction memory
IM
data memory
DM
multi-cycle
interconnect
interconnect matrix
datapath
PC
register file
ALU
control
control signals
MUX
demux
decoder
selects
write enables
RegDataSrc
MemToReg
RegWrite
MemWrite
ALUSrc
ALUOp
PCSrc
operand fetch
load-store architecture
MIPS
x86
CISC
effective address calculation
instruction decoding
instruction format
r-type
i-type
j-type
opcode
rs
rt
rd
shamt
funct
immediate
target
truth table
priority encoder
beq
sw
sh
sb
jal
add
sub
addi
no-op
nop