Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 24 15:55:56 2023
| Host         : Gao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TEST_FOR_SIG_LED_timing_summary_routed.rpt -rpx TEST_FOR_SIG_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST_FOR_SIG_LED
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk_1k1/clk_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.780        0.000                      0                   10        0.252        0.000                      0                   10        3.000        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
ori_clk            {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          
  uart_clk_cpuclk  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ori_clk                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                   47.845        0.000                       0                     3  
  uart_clk_cpuclk       97.780        0.000                      0                   10        0.252        0.000                      0                   10       49.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ori_clk
  To Clock:  ori_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ori_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ori_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpuclk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    cpuclk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       97.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.780ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 98.790 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  clk_1k1/clk_reg[1]/Q
                         net (fo=1, routed)           0.480     0.337    clk_1k1/clk_reg_n_0_[1]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.011 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X1Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  clk_1k1/clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    clk_1k1/clk_reg[4]_i_1_n_0
    SLICE_X1Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.459 r  clk_1k1/clk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.459    clk_1k1/clk_reg[8]_i_1_n_6
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.756    98.790    clk_1k1/uart_clk
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[9]/C
                         clock pessimism              0.585    99.375    
                         clock uncertainty           -0.199    99.176    
    SLICE_X1Y170         FDRE (Setup_fdre_C_D)        0.062    99.238    clk_1k1/clk_reg[9]
  -------------------------------------------------------------------
                         required time                         99.238    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                 97.780    

Slack (MET) :             97.891ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 98.790 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  clk_1k1/clk_reg[1]/Q
                         net (fo=1, routed)           0.480     0.337    clk_1k1/clk_reg_n_0_[1]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.011 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X1Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  clk_1k1/clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.125    clk_1k1/clk_reg[4]_i_1_n_0
    SLICE_X1Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.348 r  clk_1k1/clk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.348    clk_1k1/clk_reg[8]_i_1_n_7
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.756    98.790    clk_1k1/uart_clk
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[8]/C
                         clock pessimism              0.585    99.375    
                         clock uncertainty           -0.199    99.176    
    SLICE_X1Y170         FDRE (Setup_fdre_C_D)        0.062    99.238    clk_1k1/clk_reg[8]
  -------------------------------------------------------------------
                         required time                         99.238    
                         arrival time                          -1.348    
  -------------------------------------------------------------------
                         slack                                 97.891    

Slack (MET) :             97.894ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 98.790 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  clk_1k1/clk_reg[1]/Q
                         net (fo=1, routed)           0.480     0.337    clk_1k1/clk_reg_n_0_[1]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.011 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X1Y169         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.345 r  clk_1k1/clk_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.345    clk_1k1/clk_reg[4]_i_1_n_6
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.756    98.790    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[5]/C
                         clock pessimism              0.585    99.375    
                         clock uncertainty           -0.199    99.176    
    SLICE_X1Y169         FDRE (Setup_fdre_C_D)        0.062    99.238    clk_1k1/clk_reg[5]
  -------------------------------------------------------------------
                         required time                         99.238    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                 97.894    

Slack (MET) :             97.915ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 98.790 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  clk_1k1/clk_reg[1]/Q
                         net (fo=1, routed)           0.480     0.337    clk_1k1/clk_reg_n_0_[1]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.011 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X1Y169         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.324 r  clk_1k1/clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.324    clk_1k1/clk_reg[4]_i_1_n_4
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.756    98.790    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[7]/C
                         clock pessimism              0.585    99.375    
                         clock uncertainty           -0.199    99.176    
    SLICE_X1Y169         FDRE (Setup_fdre_C_D)        0.062    99.238    clk_1k1/clk_reg[7]
  -------------------------------------------------------------------
                         required time                         99.238    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                 97.915    

Slack (MET) :             97.989ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 98.790 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  clk_1k1/clk_reg[1]/Q
                         net (fo=1, routed)           0.480     0.337    clk_1k1/clk_reg_n_0_[1]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.011 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X1Y169         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.250 r  clk_1k1/clk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.250    clk_1k1/clk_reg[4]_i_1_n_5
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.756    98.790    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[6]/C
                         clock pessimism              0.585    99.375    
                         clock uncertainty           -0.199    99.176    
    SLICE_X1Y169         FDRE (Setup_fdre_C_D)        0.062    99.238    clk_1k1/clk_reg[6]
  -------------------------------------------------------------------
                         required time                         99.238    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 97.989    

Slack (MET) :             98.005ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.353ns (73.794%)  route 0.480ns (26.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns = ( 98.790 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  clk_1k1/clk_reg[1]/Q
                         net (fo=1, routed)           0.480     0.337    clk_1k1/clk_reg_n_0_[1]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.011 r  clk_1k1/clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.011    clk_1k1/clk_reg[0]_i_1_n_0
    SLICE_X1Y169         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.234 r  clk_1k1/clk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.234    clk_1k1/clk_reg[4]_i_1_n_7
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.756    98.790    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[4]/C
                         clock pessimism              0.585    99.375    
                         clock uncertainty           -0.199    99.176    
    SLICE_X1Y169         FDRE (Setup_fdre_C_D)        0.062    99.238    clk_1k1/clk_reg[4]
  -------------------------------------------------------------------
                         required time                         99.238    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 98.005    

Slack (MET) :             98.163ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 1.220ns (71.744%)  route 0.480ns (28.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 98.791 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  clk_1k1/clk_reg[1]/Q
                         net (fo=1, routed)           0.480     0.337    clk_1k1/clk_reg_n_0_[1]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.101 r  clk_1k1/clk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.101    clk_1k1/clk_reg[0]_i_1_n_4
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.757    98.791    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[3]/C
                         clock pessimism              0.609    99.400    
                         clock uncertainty           -0.199    99.201    
    SLICE_X1Y168         FDRE (Setup_fdre_C_D)        0.062    99.263    clk_1k1/clk_reg[3]
  -------------------------------------------------------------------
                         required time                         99.263    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 98.163    

Slack (MET) :             98.223ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 1.160ns (70.711%)  route 0.480ns (29.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 98.791 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  clk_1k1/clk_reg[1]/Q
                         net (fo=1, routed)           0.480     0.337    clk_1k1/clk_reg_n_0_[1]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     1.041 r  clk_1k1/clk_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.041    clk_1k1/clk_reg[0]_i_1_n_5
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.757    98.791    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[2]/C
                         clock pessimism              0.609    99.400    
                         clock uncertainty           -0.199    99.201    
    SLICE_X1Y168         FDRE (Setup_fdre_C_D)        0.062    99.263    clk_1k1/clk_reg[2]
  -------------------------------------------------------------------
                         required time                         99.263    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 98.223    

Slack (MET) :             98.366ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.004ns (67.063%)  route 0.493ns (32.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 98.791 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 f  clk_1k1/clk_reg[0]/Q
                         net (fo=1, routed)           0.493     0.349    clk_1k1/clk_reg_n_0_[0]
    SLICE_X1Y168         LUT1 (Prop_lut1_I0_O)        0.124     0.473 r  clk_1k1/clk[0]_i_2/O
                         net (fo=1, routed)           0.000     0.473    clk_1k1/clk[0]_i_2_n_0
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.897 r  clk_1k1/clk_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.897    clk_1k1/clk_reg[0]_i_1_n_6
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.757    98.791    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
                         clock pessimism              0.609    99.400    
                         clock uncertainty           -0.199    99.201    
    SLICE_X1Y168         FDRE (Setup_fdre_C_D)        0.062    99.263    clk_1k1/clk_reg[1]
  -------------------------------------------------------------------
                         required time                         99.263    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 98.366    

Slack (MET) :             98.543ns  (required time - arrival time)
  Source:                 clk_1k1/clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.827ns (62.647%)  route 0.493ns (37.353%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 98.791 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.884    -0.600    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.456    -0.144 f  clk_1k1/clk_reg[0]/Q
                         net (fo=1, routed)           0.493     0.349    clk_1k1/clk_reg_n_0_[0]
    SLICE_X1Y168         LUT1 (Prop_lut1_I0_O)        0.124     0.473 r  clk_1k1/clk[0]_i_2/O
                         net (fo=1, routed)           0.000     0.473    clk_1k1/clk[0]_i_2_n_0
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.720 r  clk_1k1/clk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.720    clk_1k1/clk_reg[0]_i_1_n_7
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          1.757    98.791    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[0]/C
                         clock pessimism              0.609    99.400    
                         clock uncertainty           -0.199    99.201    
    SLICE_X1Y168         FDRE (Setup_fdre_C_D)        0.062    99.263    clk_1k1/clk_reg[0]
  -------------------------------------------------------------------
                         required time                         99.263    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 98.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.675    -0.427    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.286 r  clk_1k1/clk_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.178    clk_1k1/clk_reg_n_0_[3]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.070 r  clk_1k1/clk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.070    clk_1k1/clk_reg[0]_i_1_n_4
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.950    -0.662    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[3]/C
                         clock pessimism              0.235    -0.427    
    SLICE_X1Y168         FDRE (Hold_fdre_C_D)         0.105    -0.322    clk_1k1/clk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.674    -0.428    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  clk_1k1/clk_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.179    clk_1k1/clk_reg_n_0_[7]
    SLICE_X1Y169         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.071 r  clk_1k1/clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.071    clk_1k1/clk_reg[4]_i_1_n_4
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.949    -0.663    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[7]/C
                         clock pessimism              0.235    -0.428    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.105    -0.323    clk_1k1/clk_reg[7]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.674    -0.428    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  clk_1k1/clk_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.182    clk_1k1/clk_reg_n_0_[4]
    SLICE_X1Y169         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.067 r  clk_1k1/clk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.067    clk_1k1/clk_reg[4]_i_1_n_7
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.949    -0.663    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[4]/C
                         clock pessimism              0.235    -0.428    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.105    -0.323    clk_1k1/clk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.673    -0.429    clk_1k1/uart_clk
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y170         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  clk_1k1/clk_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.183    clk_1k1/clk_reg_n_0_[8]
    SLICE_X1Y170         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.068 r  clk_1k1/clk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.068    clk_1k1/clk_reg[8]_i_1_n_7
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.948    -0.664    clk_1k1/uart_clk
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[8]/C
                         clock pessimism              0.235    -0.429    
    SLICE_X1Y170         FDRE (Hold_fdre_C_D)         0.105    -0.324    clk_1k1/clk_reg[8]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.675    -0.427    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.286 r  clk_1k1/clk_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.177    clk_1k1/clk_reg_n_0_[2]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.066 r  clk_1k1/clk_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.066    clk_1k1/clk_reg[0]_i_1_n_5
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.950    -0.662    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[2]/C
                         clock pessimism              0.235    -0.427    
    SLICE_X1Y168         FDRE (Hold_fdre_C_D)         0.105    -0.322    clk_1k1/clk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.674    -0.428    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  clk_1k1/clk_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.178    clk_1k1/clk_reg_n_0_[6]
    SLICE_X1Y169         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.067 r  clk_1k1/clk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.067    clk_1k1/clk_reg[4]_i_1_n_5
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.949    -0.663    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[6]/C
                         clock pessimism              0.235    -0.428    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.105    -0.323    clk_1k1/clk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.674    -0.428    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.287 r  clk_1k1/clk_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.182    clk_1k1/clk_reg_n_0_[4]
    SLICE_X1Y169         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.031 r  clk_1k1/clk_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.031    clk_1k1/clk_reg[4]_i_1_n_6
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.949    -0.663    clk_1k1/uart_clk
    SLICE_X1Y169         FDRE                                         r  clk_1k1/clk_reg[5]/C
                         clock pessimism              0.235    -0.428    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.105    -0.323    clk_1k1/clk_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.673    -0.429    clk_1k1/uart_clk
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y170         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  clk_1k1/clk_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.183    clk_1k1/clk_reg_n_0_[8]
    SLICE_X1Y170         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.032 r  clk_1k1/clk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.032    clk_1k1/clk_reg[8]_i_1_n_6
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.948    -0.664    clk_1k1/uart_clk
    SLICE_X1Y170         FDRE                                         r  clk_1k1/clk_reg[9]/C
                         clock pessimism              0.235    -0.429    
    SLICE_X1Y170         FDRE (Hold_fdre_C_D)         0.105    -0.324    clk_1k1/clk_reg[9]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.675    -0.427    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.286 f  clk_1k1/clk_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.130    clk_1k1/clk_reg_n_0_[0]
    SLICE_X1Y168         LUT1 (Prop_lut1_I0_O)        0.045    -0.085 r  clk_1k1/clk[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.085    clk_1k1/clk[0]_i_2_n_0
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.015 r  clk_1k1/clk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.015    clk_1k1/clk_reg[0]_i_1_n_7
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.950    -0.662    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[0]/C
                         clock pessimism              0.235    -0.427    
    SLICE_X1Y168         FDRE (Hold_fdre_C_D)         0.105    -0.322    clk_1k1/clk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clk_1k1/clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1k1/clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.675    -0.427    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.286 r  clk_1k1/clk_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.122    clk_1k1/clk_reg_n_0_[1]
    SLICE_X1Y168         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.012 r  clk_1k1/clk_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.012    clk_1k1/clk_reg[0]_i_1_n_6
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk1/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk1/inst/clkout2_buf/O
                         net (fo=10, routed)          0.950    -0.662    clk_1k1/uart_clk
    SLICE_X1Y168         FDRE                                         r  clk_1k1/clk_reg[1]/C
                         clock pessimism              0.235    -0.427    
    SLICE_X1Y168         FDRE (Hold_fdre_C_D)         0.105    -0.322    clk_1k1/clk_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    cpuclk1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y168     clk_1k1/clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y168     clk_1k1/clk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y168     clk_1k1/clk_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y168     clk_1k1/clk_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y169     clk_1k1/clk_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y169     clk_1k1/clk_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y169     clk_1k1/clk_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y169     clk_1k1/clk_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cpuclk1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y169     clk_1k1/clk_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y169     clk_1k1/clk_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y169     clk_1k1/clk_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y169     clk_1k1/clk_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y169     clk_1k1/clk_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y169     clk_1k1/clk_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y168     clk_1k1/clk_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y169     clk_1k1/clk_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y169     clk_1k1/clk_reg[5]/C



