
hydrophone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009610  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001794  080097a0  080097a0  000197a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af34  0800af34  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800af34  0800af34  0001af34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af3c  0800af3c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af3c  0800af3c  0001af3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af40  0800af40  0001af40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800af44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  200001d4  0800b118  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  0800b118  000204d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019ba6  00000000  00000000  000202bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032d9  00000000  00000000  00039e62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012a0  00000000  00000000  0003d140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000df9  00000000  00000000  0003e3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025d32  00000000  00000000  0003f1d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016af0  00000000  00000000  00064f0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9e0c  00000000  00000000  0007b9fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005fa4  00000000  00000000  00165808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  0016b7ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000284c  00000000  00000000  0016b829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000128  00000000  00000000  0016e075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009788 	.word	0x08009788

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009788 	.word	0x08009788

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000eec:	1d39      	adds	r1, r7, #4
 8000eee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4803      	ldr	r0, [pc, #12]	; (8000f04 <__io_putchar+0x20>)
 8000ef6:	f004 fa83 	bl	8005400 <HAL_UART_Transmit>
  return ch;
 8000efa:	687b      	ldr	r3, [r7, #4]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	200002e8 	.word	0x200002e8

08000f08 <calculateVoltage>:
	float32_t point;
	point = amplitude * arm_sin_f32((2*M_PI*frequency)*time) + offset;
	*pOut = point;
}

void calculateVoltage(uint16_t VREFINT_DATA, uint16_t ADC_DATA, float32_t *pOut) {
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	603a      	str	r2, [r7, #0]
 8000f12:	80fb      	strh	r3, [r7, #6]
 8000f14:	460b      	mov	r3, r1
 8000f16:	80bb      	strh	r3, [r7, #4]
	float32_t VREFINT_CAL = (float32_t) *((uint16_t*) VREFINT_CAL_ADDR);
 8000f18:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <calculateVoltage+0x6c>)
 8000f1a:	881b      	ldrh	r3, [r3, #0]
 8000f1c:	ee07 3a90 	vmov	s15, r3
 8000f20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f24:	edc7 7a03 	vstr	s15, [r7, #12]
	float32_t Vdda = 3.0 * (VREFINT_CAL / VREFINT_DATA);
 8000f28:	88fb      	ldrh	r3, [r7, #6]
 8000f2a:	ee07 3a90 	vmov	s15, r3
 8000f2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f32:	edd7 6a03 	vldr	s13, [r7, #12]
 8000f36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f3a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000f3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f42:	edc7 7a02 	vstr	s15, [r7, #8]
	*pOut = (Vdda / 4095) * (float32_t)ADC_DATA;
 8000f46:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f4a:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8000f78 <calculateVoltage+0x70>
 8000f4e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f52:	88bb      	ldrh	r3, [r7, #4]
 8000f54:	ee07 3a90 	vmov	s15, r3
 8000f58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	edc3 7a00 	vstr	s15, [r3]
}
 8000f66:	bf00      	nop
 8000f68:	3714      	adds	r7, #20
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	1fff75aa 	.word	0x1fff75aa
 8000f78:	457ff000 	.word	0x457ff000

08000f7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	f5ad 5d40 	sub.w	sp, sp, #12288	; 0x3000
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f86:	f000 fe89 	bl	8001c9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f8a:	f000 f903 	bl	8001194 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f8e:	f000 fa83 	bl	8001498 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f92:	f000 fa63 	bl	800145c <MX_DMA_Init>
  MX_TIM2_Init();
 8000f96:	f000 f9e3 	bl	8001360 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000f9a:	f000 fa2f 	bl	80013fc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f9e:	f000 f94b 	bl	8001238 <MX_ADC1_Init>
  float32_t hydrophone0[1024];
  float32_t hydrophone1[1024];
  float32_t hydrophone2[1024];
  float32_t V2, V3, V4;
  uint32_t frequency;
  for (int i = 0; i < 512; i++) {
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8000fa8:	f102 0214 	add.w	r2, r2, #20
 8000fac:	6013      	str	r3, [r2, #0]
 8000fae:	e03b      	b.n	8001028 <main+0xac>
	  hydrophone0[2*i + 1] = 0;
 8000fb0:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8000fb4:	f103 0314 	add.w	r3, r3, #20
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8000fc2:	f102 0218 	add.w	r2, r2, #24
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	4413      	add	r3, r2
 8000fca:	3b0c      	subs	r3, #12
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
	  hydrophone1[2*i + 1] = 0;
 8000fd2:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8000fd6:	f103 0314 	add.w	r3, r3, #20
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	3301      	adds	r3, #1
 8000fe0:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000fe4:	f102 0218 	add.w	r2, r2, #24
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	4413      	add	r3, r2
 8000fec:	3b0c      	subs	r3, #12
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
	  hydrophone2[2*i + 1] = 0;
 8000ff4:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8000ff8:	f103 0314 	add.w	r3, r3, #20
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	3301      	adds	r3, #1
 8001002:	f107 0218 	add.w	r2, r7, #24
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4413      	add	r3, r2
 800100a:	3b0c      	subs	r3, #12
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < 512; i++) {
 8001012:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001016:	f103 0314 	add.w	r3, r3, #20
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	3301      	adds	r3, #1
 800101e:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001022:	f102 0214 	add.w	r2, r2, #20
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 800102c:	f103 0314 	add.w	r3, r3, #20
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001036:	dbbb      	blt.n	8000fb0 <main+0x34>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  for(int i = 0; i < 512; i++) {
 8001038:	2300      	movs	r3, #0
 800103a:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 800103e:	f102 0210 	add.w	r2, r2, #16
 8001042:	6013      	str	r3, [r2, #0]
 8001044:	e070      	b.n	8001128 <main+0x1ac>
		  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adcChannels, 4);
 8001046:	2204      	movs	r2, #4
 8001048:	494d      	ldr	r1, [pc, #308]	; (8001180 <main+0x204>)
 800104a:	484e      	ldr	r0, [pc, #312]	; (8001184 <main+0x208>)
 800104c:	f001 f9ac 	bl	80023a8 <HAL_ADC_Start_DMA>
		  while (conversionComplete == 0) {
 8001050:	e000      	b.n	8001054 <main+0xd8>
			  continue;
 8001052:	bf00      	nop
		  while (conversionComplete == 0) {
 8001054:	4b4c      	ldr	r3, [pc, #304]	; (8001188 <main+0x20c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d0fa      	beq.n	8001052 <main+0xd6>
		  }
		  conversionComplete = 0;
 800105c:	4b4a      	ldr	r3, [pc, #296]	; (8001188 <main+0x20c>)
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
		  calculateVoltage(adcChannels[0], adcChannels[1], &V2);
 8001062:	4b47      	ldr	r3, [pc, #284]	; (8001180 <main+0x204>)
 8001064:	881b      	ldrh	r3, [r3, #0]
 8001066:	b298      	uxth	r0, r3
 8001068:	4b45      	ldr	r3, [pc, #276]	; (8001180 <main+0x204>)
 800106a:	885b      	ldrh	r3, [r3, #2]
 800106c:	b299      	uxth	r1, r3
 800106e:	f107 0318 	add.w	r3, r7, #24
 8001072:	3b10      	subs	r3, #16
 8001074:	461a      	mov	r2, r3
 8001076:	f7ff ff47 	bl	8000f08 <calculateVoltage>
		  calculateVoltage(adcChannels[0], adcChannels[2], &V3);
 800107a:	4b41      	ldr	r3, [pc, #260]	; (8001180 <main+0x204>)
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	b298      	uxth	r0, r3
 8001080:	4b3f      	ldr	r3, [pc, #252]	; (8001180 <main+0x204>)
 8001082:	889b      	ldrh	r3, [r3, #4]
 8001084:	b299      	uxth	r1, r3
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	3b14      	subs	r3, #20
 800108c:	461a      	mov	r2, r3
 800108e:	f7ff ff3b 	bl	8000f08 <calculateVoltage>
		  calculateVoltage(adcChannels[0], adcChannels[3], &V4);
 8001092:	4b3b      	ldr	r3, [pc, #236]	; (8001180 <main+0x204>)
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	b298      	uxth	r0, r3
 8001098:	4b39      	ldr	r3, [pc, #228]	; (8001180 <main+0x204>)
 800109a:	88db      	ldrh	r3, [r3, #6]
 800109c:	b299      	uxth	r1, r3
 800109e:	f107 0318 	add.w	r3, r7, #24
 80010a2:	3b18      	subs	r3, #24
 80010a4:	461a      	mov	r2, r3
 80010a6:	f7ff ff2f 	bl	8000f08 <calculateVoltage>
		  hydrophone0[2*i] = V2;
 80010aa:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80010ae:	f103 0310 	add.w	r3, r3, #16
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	f107 0218 	add.w	r2, r7, #24
 80010ba:	f852 2c10 	ldr.w	r2, [r2, #-16]
 80010be:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 80010c2:	f101 0118 	add.w	r1, r1, #24
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	440b      	add	r3, r1
 80010ca:	3b0c      	subs	r3, #12
 80010cc:	601a      	str	r2, [r3, #0]
		  hydrophone1[2*i] = V3;
 80010ce:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80010d2:	f103 0310 	add.w	r3, r3, #16
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	f107 0218 	add.w	r2, r7, #24
 80010de:	f852 2c14 	ldr.w	r2, [r2, #-20]
 80010e2:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 80010e6:	f101 0118 	add.w	r1, r1, #24
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	440b      	add	r3, r1
 80010ee:	3b0c      	subs	r3, #12
 80010f0:	601a      	str	r2, [r3, #0]
		  hydrophone2[2*i] = V4;
 80010f2:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80010f6:	f103 0310 	add.w	r3, r3, #16
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	f107 0218 	add.w	r2, r7, #24
 8001102:	f852 2c18 	ldr.w	r2, [r2, #-24]
 8001106:	f107 0118 	add.w	r1, r7, #24
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	440b      	add	r3, r1
 800110e:	3b0c      	subs	r3, #12
 8001110:	601a      	str	r2, [r3, #0]
	  for(int i = 0; i < 512; i++) {
 8001112:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001116:	f103 0310 	add.w	r3, r3, #16
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	3301      	adds	r3, #1
 800111e:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8001122:	f102 0210 	add.w	r2, r2, #16
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 800112c:	f103 0310 	add.w	r3, r3, #16
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001136:	db86      	blt.n	8001046 <main+0xca>
	  }
	  frequency = get_frequency(hydrophone0, 1024, 4705882.3529);
 8001138:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800113c:	f103 0318 	add.w	r3, r3, #24
 8001140:	3b0c      	subs	r3, #12
 8001142:	ed9f 0a12 	vldr	s0, [pc, #72]	; 800118c <main+0x210>
 8001146:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800114a:	4618      	mov	r0, r3
 800114c:	f000 fa20 	bl	8001590 <get_frequency>
 8001150:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001154:	f103 030c 	add.w	r3, r3, #12
 8001158:	6018      	str	r0, [r3, #0]
	  if (frequency != -1) {
 800115a:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 800115e:	f103 030c 	add.w	r3, r3, #12
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001168:	f43f af66 	beq.w	8001038 <main+0xbc>
		  printf("frequency from hydrophone 1: %lu\r\n", frequency);
 800116c:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8001170:	f103 030c 	add.w	r3, r3, #12
 8001174:	6819      	ldr	r1, [r3, #0]
 8001176:	4806      	ldr	r0, [pc, #24]	; (8001190 <main+0x214>)
 8001178:	f006 faf4 	bl	8007764 <iprintf>
	  for(int i = 0; i < 512; i++) {
 800117c:	e75c      	b.n	8001038 <main+0xbc>
 800117e:	bf00      	nop
 8001180:	20000370 	.word	0x20000370
 8001184:	200001f0 	.word	0x200001f0
 8001188:	20000378 	.word	0x20000378
 800118c:	4a8f9cb5 	.word	0x4a8f9cb5
 8001190:	080097a0 	.word	0x080097a0

08001194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b096      	sub	sp, #88	; 0x58
 8001198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	2244      	movs	r2, #68	; 0x44
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f006 fb33 	bl	800780e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a8:	463b      	mov	r3, r7
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
 80011b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011ba:	f002 fb33 	bl	8003824 <HAL_PWREx_ControlVoltageScaling>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011c4:	f000 f9de 	bl	8001584 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011c8:	2302      	movs	r3, #2
 80011ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011d0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011d2:	2310      	movs	r3, #16
 80011d4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011d6:	2302      	movs	r3, #2
 80011d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011da:	2302      	movs	r3, #2
 80011dc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011de:	2301      	movs	r3, #1
 80011e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80011e2:	230a      	movs	r3, #10
 80011e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80011e6:	2307      	movs	r3, #7
 80011e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011ea:	2302      	movs	r3, #2
 80011ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011ee:	2302      	movs	r3, #2
 80011f0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4618      	mov	r0, r3
 80011f8:	f002 fb6a 	bl	80038d0 <HAL_RCC_OscConfig>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001202:	f000 f9bf 	bl	8001584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001206:	230f      	movs	r3, #15
 8001208:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800120a:	2303      	movs	r3, #3
 800120c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800120e:	2300      	movs	r3, #0
 8001210:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001212:	2300      	movs	r3, #0
 8001214:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001216:	2300      	movs	r3, #0
 8001218:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800121a:	463b      	mov	r3, r7
 800121c:	2104      	movs	r1, #4
 800121e:	4618      	mov	r0, r3
 8001220:	f002 ff6a 	bl	80040f8 <HAL_RCC_ClockConfig>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800122a:	f000 f9ab 	bl	8001584 <Error_Handler>
  }
}
 800122e:	bf00      	nop
 8001230:	3758      	adds	r7, #88	; 0x58
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800123e:	463b      	mov	r3, r7
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
 800124c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800124e:	4b3e      	ldr	r3, [pc, #248]	; (8001348 <MX_ADC1_Init+0x110>)
 8001250:	4a3e      	ldr	r2, [pc, #248]	; (800134c <MX_ADC1_Init+0x114>)
 8001252:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001254:	4b3c      	ldr	r3, [pc, #240]	; (8001348 <MX_ADC1_Init+0x110>)
 8001256:	2200      	movs	r2, #0
 8001258:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800125a:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <MX_ADC1_Init+0x110>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001260:	4b39      	ldr	r3, [pc, #228]	; (8001348 <MX_ADC1_Init+0x110>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001266:	4b38      	ldr	r3, [pc, #224]	; (8001348 <MX_ADC1_Init+0x110>)
 8001268:	2201      	movs	r2, #1
 800126a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800126c:	4b36      	ldr	r3, [pc, #216]	; (8001348 <MX_ADC1_Init+0x110>)
 800126e:	2204      	movs	r2, #4
 8001270:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001272:	4b35      	ldr	r3, [pc, #212]	; (8001348 <MX_ADC1_Init+0x110>)
 8001274:	2200      	movs	r2, #0
 8001276:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001278:	4b33      	ldr	r3, [pc, #204]	; (8001348 <MX_ADC1_Init+0x110>)
 800127a:	2200      	movs	r2, #0
 800127c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 800127e:	4b32      	ldr	r3, [pc, #200]	; (8001348 <MX_ADC1_Init+0x110>)
 8001280:	2204      	movs	r2, #4
 8001282:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001284:	4b30      	ldr	r3, [pc, #192]	; (8001348 <MX_ADC1_Init+0x110>)
 8001286:	2200      	movs	r2, #0
 8001288:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800128c:	4b2e      	ldr	r3, [pc, #184]	; (8001348 <MX_ADC1_Init+0x110>)
 800128e:	2200      	movs	r2, #0
 8001290:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001292:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <MX_ADC1_Init+0x110>)
 8001294:	2200      	movs	r2, #0
 8001296:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001298:	4b2b      	ldr	r3, [pc, #172]	; (8001348 <MX_ADC1_Init+0x110>)
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80012a0:	4b29      	ldr	r3, [pc, #164]	; (8001348 <MX_ADC1_Init+0x110>)
 80012a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012a6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012a8:	4b27      	ldr	r3, [pc, #156]	; (8001348 <MX_ADC1_Init+0x110>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012b0:	4825      	ldr	r0, [pc, #148]	; (8001348 <MX_ADC1_Init+0x110>)
 80012b2:	f000 ff37 	bl	8002124 <HAL_ADC_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80012bc:	f000 f962 	bl	8001584 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80012c0:	4b23      	ldr	r3, [pc, #140]	; (8001350 <MX_ADC1_Init+0x118>)
 80012c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012c4:	2306      	movs	r3, #6
 80012c6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012cc:	237f      	movs	r3, #127	; 0x7f
 80012ce:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012d0:	2304      	movs	r3, #4
 80012d2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012d8:	463b      	mov	r3, r7
 80012da:	4619      	mov	r1, r3
 80012dc:	481a      	ldr	r0, [pc, #104]	; (8001348 <MX_ADC1_Init+0x110>)
 80012de:	f001 f8fb 	bl	80024d8 <HAL_ADC_ConfigChannel>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80012e8:	f000 f94c 	bl	8001584 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80012ec:	4b19      	ldr	r3, [pc, #100]	; (8001354 <MX_ADC1_Init+0x11c>)
 80012ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80012f0:	230c      	movs	r3, #12
 80012f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012f4:	463b      	mov	r3, r7
 80012f6:	4619      	mov	r1, r3
 80012f8:	4813      	ldr	r0, [pc, #76]	; (8001348 <MX_ADC1_Init+0x110>)
 80012fa:	f001 f8ed 	bl	80024d8 <HAL_ADC_ConfigChannel>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8001304:	f000 f93e 	bl	8001584 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001308:	4b13      	ldr	r3, [pc, #76]	; (8001358 <MX_ADC1_Init+0x120>)
 800130a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800130c:	2312      	movs	r3, #18
 800130e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001310:	463b      	mov	r3, r7
 8001312:	4619      	mov	r1, r3
 8001314:	480c      	ldr	r0, [pc, #48]	; (8001348 <MX_ADC1_Init+0x110>)
 8001316:	f001 f8df 	bl	80024d8 <HAL_ADC_ConfigChannel>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8001320:	f000 f930 	bl	8001584 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001324:	4b0d      	ldr	r3, [pc, #52]	; (800135c <MX_ADC1_Init+0x124>)
 8001326:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001328:	2318      	movs	r3, #24
 800132a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800132c:	463b      	mov	r3, r7
 800132e:	4619      	mov	r1, r3
 8001330:	4805      	ldr	r0, [pc, #20]	; (8001348 <MX_ADC1_Init+0x110>)
 8001332:	f001 f8d1 	bl	80024d8 <HAL_ADC_ConfigChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 800133c:	f000 f922 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	3718      	adds	r7, #24
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200001f0 	.word	0x200001f0
 800134c:	50040000 	.word	0x50040000
 8001350:	80000001 	.word	0x80000001
 8001354:	43210000 	.word	0x43210000
 8001358:	2e300800 	.word	0x2e300800
 800135c:	25b00200 	.word	0x25b00200

08001360 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800137e:	4b1d      	ldr	r3, [pc, #116]	; (80013f4 <MX_TIM2_Init+0x94>)
 8001380:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001384:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001386:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <MX_TIM2_Init+0x94>)
 8001388:	2200      	movs	r2, #0
 800138a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138c:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <MX_TIM2_Init+0x94>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 80000000;
 8001392:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <MX_TIM2_Init+0x94>)
 8001394:	4a18      	ldr	r2, [pc, #96]	; (80013f8 <MX_TIM2_Init+0x98>)
 8001396:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001398:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <MX_TIM2_Init+0x94>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <MX_TIM2_Init+0x94>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013a4:	4813      	ldr	r0, [pc, #76]	; (80013f4 <MX_TIM2_Init+0x94>)
 80013a6:	f003 fc07 	bl	8004bb8 <HAL_TIM_Base_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013b0:	f000 f8e8 	bl	8001584 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013ba:	f107 0310 	add.w	r3, r7, #16
 80013be:	4619      	mov	r1, r3
 80013c0:	480c      	ldr	r0, [pc, #48]	; (80013f4 <MX_TIM2_Init+0x94>)
 80013c2:	f003 fd52 	bl	8004e6a <HAL_TIM_ConfigClockSource>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013cc:	f000 f8da 	bl	8001584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d0:	2300      	movs	r3, #0
 80013d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013d8:	1d3b      	adds	r3, r7, #4
 80013da:	4619      	mov	r1, r3
 80013dc:	4805      	ldr	r0, [pc, #20]	; (80013f4 <MX_TIM2_Init+0x94>)
 80013de:	f003 ff3d 	bl	800525c <HAL_TIMEx_MasterConfigSynchronization>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013e8:	f000 f8cc 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013ec:	bf00      	nop
 80013ee:	3720      	adds	r7, #32
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	2000029c 	.word	0x2000029c
 80013f8:	04c4b400 	.word	0x04c4b400

080013fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001400:	4b14      	ldr	r3, [pc, #80]	; (8001454 <MX_USART2_UART_Init+0x58>)
 8001402:	4a15      	ldr	r2, [pc, #84]	; (8001458 <MX_USART2_UART_Init+0x5c>)
 8001404:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001406:	4b13      	ldr	r3, [pc, #76]	; (8001454 <MX_USART2_UART_Init+0x58>)
 8001408:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800140c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800140e:	4b11      	ldr	r3, [pc, #68]	; (8001454 <MX_USART2_UART_Init+0x58>)
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001414:	4b0f      	ldr	r3, [pc, #60]	; (8001454 <MX_USART2_UART_Init+0x58>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800141a:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <MX_USART2_UART_Init+0x58>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001420:	4b0c      	ldr	r3, [pc, #48]	; (8001454 <MX_USART2_UART_Init+0x58>)
 8001422:	220c      	movs	r2, #12
 8001424:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001426:	4b0b      	ldr	r3, [pc, #44]	; (8001454 <MX_USART2_UART_Init+0x58>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800142c:	4b09      	ldr	r3, [pc, #36]	; (8001454 <MX_USART2_UART_Init+0x58>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001432:	4b08      	ldr	r3, [pc, #32]	; (8001454 <MX_USART2_UART_Init+0x58>)
 8001434:	2200      	movs	r2, #0
 8001436:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <MX_USART2_UART_Init+0x58>)
 800143a:	2200      	movs	r2, #0
 800143c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800143e:	4805      	ldr	r0, [pc, #20]	; (8001454 <MX_USART2_UART_Init+0x58>)
 8001440:	f003 ff90 	bl	8005364 <HAL_UART_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800144a:	f000 f89b 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	200002e8 	.word	0x200002e8
 8001458:	40004400 	.word	0x40004400

0800145c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001462:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <MX_DMA_Init+0x38>)
 8001464:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001466:	4a0b      	ldr	r2, [pc, #44]	; (8001494 <MX_DMA_Init+0x38>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6493      	str	r3, [r2, #72]	; 0x48
 800146e:	4b09      	ldr	r3, [pc, #36]	; (8001494 <MX_DMA_Init+0x38>)
 8001470:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	607b      	str	r3, [r7, #4]
 8001478:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800147a:	2200      	movs	r2, #0
 800147c:	2100      	movs	r1, #0
 800147e:	200b      	movs	r0, #11
 8001480:	f001 fe01 	bl	8003086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001484:	200b      	movs	r0, #11
 8001486:	f001 fe1a 	bl	80030be <HAL_NVIC_EnableIRQ>

}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40021000 	.word	0x40021000

08001498 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08a      	sub	sp, #40	; 0x28
 800149c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
 80014ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ae:	4b2b      	ldr	r3, [pc, #172]	; (800155c <MX_GPIO_Init+0xc4>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b2:	4a2a      	ldr	r2, [pc, #168]	; (800155c <MX_GPIO_Init+0xc4>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ba:	4b28      	ldr	r3, [pc, #160]	; (800155c <MX_GPIO_Init+0xc4>)
 80014bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014c6:	4b25      	ldr	r3, [pc, #148]	; (800155c <MX_GPIO_Init+0xc4>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ca:	4a24      	ldr	r2, [pc, #144]	; (800155c <MX_GPIO_Init+0xc4>)
 80014cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014d2:	4b22      	ldr	r3, [pc, #136]	; (800155c <MX_GPIO_Init+0xc4>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	4b1f      	ldr	r3, [pc, #124]	; (800155c <MX_GPIO_Init+0xc4>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e2:	4a1e      	ldr	r2, [pc, #120]	; (800155c <MX_GPIO_Init+0xc4>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ea:	4b1c      	ldr	r3, [pc, #112]	; (800155c <MX_GPIO_Init+0xc4>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	4b19      	ldr	r3, [pc, #100]	; (800155c <MX_GPIO_Init+0xc4>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fa:	4a18      	ldr	r2, [pc, #96]	; (800155c <MX_GPIO_Init+0xc4>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001502:	4b16      	ldr	r3, [pc, #88]	; (800155c <MX_GPIO_Init+0xc4>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	21a0      	movs	r1, #160	; 0xa0
 8001512:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001516:	f002 f95f 	bl	80037d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800151a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800151e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001520:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001524:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800152a:	f107 0314 	add.w	r3, r7, #20
 800152e:	4619      	mov	r1, r3
 8001530:	480b      	ldr	r0, [pc, #44]	; (8001560 <MX_GPIO_Init+0xc8>)
 8001532:	f001 ffd7 	bl	80034e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_V1_Pin|SMPS_SW_Pin;
 8001536:	23a0      	movs	r3, #160	; 0xa0
 8001538:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153a:	2301      	movs	r3, #1
 800153c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2300      	movs	r3, #0
 8001540:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001542:	2300      	movs	r3, #0
 8001544:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001546:	f107 0314 	add.w	r3, r7, #20
 800154a:	4619      	mov	r1, r3
 800154c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001550:	f001 ffc8 	bl	80034e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001554:	bf00      	nop
 8001556:	3728      	adds	r7, #40	; 0x28
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40021000 	.word	0x40021000
 8001560:	48000800 	.word	0x48000800

08001564 <HAL_ADC_ConvCpltCallback>:
//}

/*void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc) {
}*/

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	conversionComplete = 1;
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <HAL_ADC_ConvCpltCallback+0x1c>)
 800156e:	2201      	movs	r2, #1
 8001570:	601a      	str	r2, [r3, #0]
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	20000378 	.word	0x20000378

08001584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001588:	b672      	cpsid	i
}
 800158a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800158c:	e7fe      	b.n	800158c <Error_Handler+0x8>
	...

08001590 <get_frequency>:
    return freq[target_bin] / sum;
}


uint32_t get_frequency(float32_t* buff, uint32_t size, float32_t fs)
{
 8001590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001594:	b097      	sub	sp, #92	; 0x5c
 8001596:	af00      	add	r7, sp, #0
 8001598:	61f8      	str	r0, [r7, #28]
 800159a:	61b9      	str	r1, [r7, #24]
 800159c:	ed87 0a05 	vstr	s0, [r7, #20]
 80015a0:	466b      	mov	r3, sp
 80015a2:	461e      	mov	r6, r3
    uint32_t target_frequencies[] = {25000, 30000, 35000, 40000, 45000};
 80015a4:	4b73      	ldr	r3, [pc, #460]	; (8001774 <get_frequency+0x1e4>)
 80015a6:	f107 0420 	add.w	r4, r7, #32
 80015aa:	461d      	mov	r5, r3
 80015ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015b0:	682b      	ldr	r3, [r5, #0]
 80015b2:	6023      	str	r3, [r4, #0]
    float32_t temp_buff[size];
 80015b4:	69b9      	ldr	r1, [r7, #24]
 80015b6:	460b      	mov	r3, r1
 80015b8:	3b01      	subs	r3, #1
 80015ba:	647b      	str	r3, [r7, #68]	; 0x44
 80015bc:	2300      	movs	r3, #0
 80015be:	60b9      	str	r1, [r7, #8]
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	f04f 0200 	mov.w	r2, #0
 80015c6:	f04f 0300 	mov.w	r3, #0
 80015ca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80015ce:	4628      	mov	r0, r5
 80015d0:	0143      	lsls	r3, r0, #5
 80015d2:	4620      	mov	r0, r4
 80015d4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80015d8:	4620      	mov	r0, r4
 80015da:	0142      	lsls	r2, r0, #5
 80015dc:	2300      	movs	r3, #0
 80015de:	6039      	str	r1, [r7, #0]
 80015e0:	607b      	str	r3, [r7, #4]
 80015e2:	f04f 0200 	mov.w	r2, #0
 80015e6:	f04f 0300 	mov.w	r3, #0
 80015ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80015ee:	4628      	mov	r0, r5
 80015f0:	0143      	lsls	r3, r0, #5
 80015f2:	4620      	mov	r0, r4
 80015f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80015f8:	4620      	mov	r0, r4
 80015fa:	0142      	lsls	r2, r0, #5
 80015fc:	008b      	lsls	r3, r1, #2
 80015fe:	3307      	adds	r3, #7
 8001600:	08db      	lsrs	r3, r3, #3
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	ebad 0d03 	sub.w	sp, sp, r3
 8001608:	466b      	mov	r3, sp
 800160a:	3303      	adds	r3, #3
 800160c:	089b      	lsrs	r3, r3, #2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	643b      	str	r3, [r7, #64]	; 0x40

    for (int i = 0; i < size; i++)
 8001612:	2300      	movs	r3, #0
 8001614:	657b      	str	r3, [r7, #84]	; 0x54
 8001616:	e00c      	b.n	8001632 <get_frequency+0xa2>
    {
        temp_buff[i] = buff[i];
 8001618:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	69fa      	ldr	r2, [r7, #28]
 800161e:	4413      	add	r3, r2
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001624:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	440b      	add	r3, r1
 800162a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++)
 800162c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800162e:	3301      	adds	r3, #1
 8001630:	657b      	str	r3, [r7, #84]	; 0x54
 8001632:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	429a      	cmp	r2, r3
 8001638:	d8ee      	bhi.n	8001618 <get_frequency+0x88>
    }

    arm_cfft_f32(&instance, temp_buff, 0, 0);
 800163a:	2300      	movs	r3, #0
 800163c:	2200      	movs	r2, #0
 800163e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001640:	484d      	ldr	r0, [pc, #308]	; (8001778 <get_frequency+0x1e8>)
 8001642:	f004 fefd 	bl	8006440 <arm_cfft_f32>

    float32_t freq[size / 2];
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	0859      	lsrs	r1, r3, #1
 800164a:	460b      	mov	r3, r1
 800164c:	3b01      	subs	r3, #1
 800164e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001650:	2300      	movs	r3, #0
 8001652:	468a      	mov	sl, r1
 8001654:	469b      	mov	fp, r3
 8001656:	f04f 0200 	mov.w	r2, #0
 800165a:	f04f 0300 	mov.w	r3, #0
 800165e:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8001662:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8001666:	ea4f 124a 	mov.w	r2, sl, lsl #5
 800166a:	2300      	movs	r3, #0
 800166c:	4688      	mov	r8, r1
 800166e:	4699      	mov	r9, r3
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800167c:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8001680:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8001684:	008b      	lsls	r3, r1, #2
 8001686:	3307      	adds	r3, #7
 8001688:	08db      	lsrs	r3, r3, #3
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	ebad 0d03 	sub.w	sp, sp, r3
 8001690:	466b      	mov	r3, sp
 8001692:	3303      	adds	r3, #3
 8001694:	089b      	lsrs	r3, r3, #2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	63bb      	str	r3, [r7, #56]	; 0x38
    arm_cmplx_mag_f32(temp_buff, freq, size / 2);
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	085b      	lsrs	r3, r3, #1
 800169e:	461a      	mov	r2, r3
 80016a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80016a2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80016a4:	f004 ff64 	bl	8006570 <arm_cmplx_mag_f32>

    uint32_t max = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	653b      	str	r3, [r7, #80]	; 0x50
    uint32_t frequency = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	64fb      	str	r3, [r7, #76]	; 0x4c
    uint32_t target_bin = 0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	637b      	str	r3, [r7, #52]	; 0x34

    for (int i = 0; i < 5; i++) {
 80016b4:	2300      	movs	r3, #0
 80016b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80016b8:	e052      	b.n	8001760 <get_frequency+0x1d0>
        target_bin = (uint32_t) round(target_frequencies[i] * size / fs);
 80016ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	3348      	adds	r3, #72	; 0x48
 80016c0:	f107 0210 	add.w	r2, r7, #16
 80016c4:	4413      	add	r3, r2
 80016c6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	fb02 f303 	mul.w	r3, r2, r3
 80016d0:	ee07 3a90 	vmov	s15, r3
 80016d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80016dc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016e0:	ee16 0a90 	vmov	r0, s13
 80016e4:	f7fe ff30 	bl	8000548 <__aeabi_f2d>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	ec43 2b10 	vmov	d0, r2, r3
 80016f0:	f008 f802 	bl	80096f8 <round>
 80016f4:	ec53 2b10 	vmov	r2, r3, d0
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff fa54 	bl	8000ba8 <__aeabi_d2uiz>
 8001700:	4603      	mov	r3, r0
 8001702:	637b      	str	r3, [r7, #52]	; 0x34
        if (freq[target_bin] > max) {
 8001704:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4413      	add	r3, r2
 800170c:	ed93 7a00 	vldr	s14, [r3]
 8001710:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001712:	ee07 3a90 	vmov	s15, r3
 8001716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800171a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001722:	dd1a      	ble.n	800175a <get_frequency+0x1ca>
        	if(i < 4) {
 8001724:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001726:	2b03      	cmp	r3, #3
 8001728:	dc14      	bgt.n	8001754 <get_frequency+0x1c4>
        		frequency = target_frequencies[i];
 800172a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	3348      	adds	r3, #72	; 0x48
 8001730:	f107 0210 	add.w	r2, r7, #16
 8001734:	4413      	add	r3, r2
 8001736:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800173a:	64fb      	str	r3, [r7, #76]	; 0x4c
        		max = freq[target_bin];
 800173c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800173e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	edd3 7a00 	vldr	s15, [r3]
 8001748:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800174c:	ee17 3a90 	vmov	r3, s15
 8001750:	653b      	str	r3, [r7, #80]	; 0x50
 8001752:	e002      	b.n	800175a <get_frequency+0x1ca>
        	}
        	else {
        		frequency = -1;
 8001754:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001758:	64fb      	str	r3, [r7, #76]	; 0x4c
    for (int i = 0; i < 5; i++) {
 800175a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800175c:	3301      	adds	r3, #1
 800175e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001760:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001762:	2b04      	cmp	r3, #4
 8001764:	dda9      	ble.n	80016ba <get_frequency+0x12a>
        	}
        }
    }

    return frequency;
 8001766:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001768:	46b5      	mov	sp, r6
}
 800176a:	4618      	mov	r0, r3
 800176c:	375c      	adds	r7, #92	; 0x5c
 800176e:	46bd      	mov	sp, r7
 8001770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001774:	080097c4 	.word	0x080097c4
 8001778:	080097e8 	.word	0x080097e8

0800177c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001782:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <HAL_MspInit+0x44>)
 8001784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001786:	4a0e      	ldr	r2, [pc, #56]	; (80017c0 <HAL_MspInit+0x44>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	6613      	str	r3, [r2, #96]	; 0x60
 800178e:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <HAL_MspInit+0x44>)
 8001790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179a:	4b09      	ldr	r3, [pc, #36]	; (80017c0 <HAL_MspInit+0x44>)
 800179c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179e:	4a08      	ldr	r2, [pc, #32]	; (80017c0 <HAL_MspInit+0x44>)
 80017a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a4:	6593      	str	r3, [r2, #88]	; 0x58
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_MspInit+0x44>)
 80017a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ae:	603b      	str	r3, [r7, #0]
 80017b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	40021000 	.word	0x40021000

080017c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b0a2      	sub	sp, #136	; 0x88
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	2260      	movs	r2, #96	; 0x60
 80017e2:	2100      	movs	r1, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f006 f812 	bl	800780e <memset>
  if(hadc->Instance==ADC1)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a47      	ldr	r2, [pc, #284]	; (800190c <HAL_ADC_MspInit+0x148>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	f040 8087 	bne.w	8001904 <HAL_ADC_MspInit+0x140>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80017f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017fa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80017fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001800:	66bb      	str	r3, [r7, #104]	; 0x68
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001802:	2302      	movs	r3, #2
 8001804:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001806:	2301      	movs	r3, #1
 8001808:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800180a:	2308      	movs	r3, #8
 800180c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800180e:	2307      	movs	r3, #7
 8001810:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001812:	2302      	movs	r3, #2
 8001814:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001816:	2302      	movs	r3, #2
 8001818:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800181a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800181e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	4618      	mov	r0, r3
 8001826:	f002 fe8b 	bl	8004540 <HAL_RCCEx_PeriphCLKConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001830:	f7ff fea8 	bl	8001584 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001834:	4b36      	ldr	r3, [pc, #216]	; (8001910 <HAL_ADC_MspInit+0x14c>)
 8001836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001838:	4a35      	ldr	r2, [pc, #212]	; (8001910 <HAL_ADC_MspInit+0x14c>)
 800183a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800183e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001840:	4b33      	ldr	r3, [pc, #204]	; (8001910 <HAL_ADC_MspInit+0x14c>)
 8001842:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001844:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001848:	613b      	str	r3, [r7, #16]
 800184a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184c:	4b30      	ldr	r3, [pc, #192]	; (8001910 <HAL_ADC_MspInit+0x14c>)
 800184e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001850:	4a2f      	ldr	r2, [pc, #188]	; (8001910 <HAL_ADC_MspInit+0x14c>)
 8001852:	f043 0301 	orr.w	r3, r3, #1
 8001856:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001858:	4b2d      	ldr	r3, [pc, #180]	; (8001910 <HAL_ADC_MspInit+0x14c>)
 800185a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001864:	4b2a      	ldr	r3, [pc, #168]	; (8001910 <HAL_ADC_MspInit+0x14c>)
 8001866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001868:	4a29      	ldr	r2, [pc, #164]	; (8001910 <HAL_ADC_MspInit+0x14c>)
 800186a:	f043 0302 	orr.w	r3, r3, #2
 800186e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001870:	4b27      	ldr	r3, [pc, #156]	; (8001910 <HAL_ADC_MspInit+0x14c>)
 8001872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001874:	f003 0302 	and.w	r3, r3, #2
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    PA6     ------> ADC1_IN11
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800187c:	2350      	movs	r3, #80	; 0x50
 800187e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001880:	230b      	movs	r3, #11
 8001882:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001888:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800188c:	4619      	mov	r1, r3
 800188e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001892:	f001 fe27 	bl	80034e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001896:	2302      	movs	r3, #2
 8001898:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800189a:	230b      	movs	r3, #11
 800189c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80018a6:	4619      	mov	r1, r3
 80018a8:	481a      	ldr	r0, [pc, #104]	; (8001914 <HAL_ADC_MspInit+0x150>)
 80018aa:	f001 fe1b 	bl	80034e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018b0:	4a1a      	ldr	r2, [pc, #104]	; (800191c <HAL_ADC_MspInit+0x158>)
 80018b2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80018b4:	4b18      	ldr	r3, [pc, #96]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018ba:	4b17      	ldr	r3, [pc, #92]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c0:	4b15      	ldr	r3, [pc, #84]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80018c6:	4b14      	ldr	r3, [pc, #80]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018c8:	2280      	movs	r2, #128	; 0x80
 80018ca:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80018cc:	4b12      	ldr	r3, [pc, #72]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018d2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80018d4:	4b10      	ldr	r3, [pc, #64]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018da:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80018dc:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018de:	2200      	movs	r2, #0
 80018e0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80018e2:	4b0d      	ldr	r3, [pc, #52]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80018e8:	480b      	ldr	r0, [pc, #44]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018ea:	f001 fc03 	bl	80030f4 <HAL_DMA_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 80018f4:	f7ff fe46 	bl	8001584 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a07      	ldr	r2, [pc, #28]	; (8001918 <HAL_ADC_MspInit+0x154>)
 80018fc:	64da      	str	r2, [r3, #76]	; 0x4c
 80018fe:	4a06      	ldr	r2, [pc, #24]	; (8001918 <HAL_ADC_MspInit+0x154>)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001904:	bf00      	nop
 8001906:	3788      	adds	r7, #136	; 0x88
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	50040000 	.word	0x50040000
 8001910:	40021000 	.word	0x40021000
 8001914:	48000400 	.word	0x48000400
 8001918:	20000254 	.word	0x20000254
 800191c:	40020008 	.word	0x40020008

08001920 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001930:	d113      	bne.n	800195a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001932:	4b0c      	ldr	r3, [pc, #48]	; (8001964 <HAL_TIM_Base_MspInit+0x44>)
 8001934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001936:	4a0b      	ldr	r2, [pc, #44]	; (8001964 <HAL_TIM_Base_MspInit+0x44>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6593      	str	r3, [r2, #88]	; 0x58
 800193e:	4b09      	ldr	r3, [pc, #36]	; (8001964 <HAL_TIM_Base_MspInit+0x44>)
 8001940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800194a:	2200      	movs	r2, #0
 800194c:	2100      	movs	r1, #0
 800194e:	201c      	movs	r0, #28
 8001950:	f001 fb99 	bl	8003086 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001954:	201c      	movs	r0, #28
 8001956:	f001 fbb2 	bl	80030be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800195a:	bf00      	nop
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40021000 	.word	0x40021000

08001968 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b0a2      	sub	sp, #136	; 0x88
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	2260      	movs	r2, #96	; 0x60
 8001986:	2100      	movs	r1, #0
 8001988:	4618      	mov	r0, r3
 800198a:	f005 ff40 	bl	800780e <memset>
  if(huart->Instance==USART2)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a20      	ldr	r2, [pc, #128]	; (8001a14 <HAL_UART_MspInit+0xac>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d138      	bne.n	8001a0a <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001998:	2302      	movs	r3, #2
 800199a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800199c:	2300      	movs	r3, #0
 800199e:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019a0:	f107 0314 	add.w	r3, r7, #20
 80019a4:	4618      	mov	r0, r3
 80019a6:	f002 fdcb 	bl	8004540 <HAL_RCCEx_PeriphCLKConfig>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019b0:	f7ff fde8 	bl	8001584 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019b4:	4b18      	ldr	r3, [pc, #96]	; (8001a18 <HAL_UART_MspInit+0xb0>)
 80019b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b8:	4a17      	ldr	r2, [pc, #92]	; (8001a18 <HAL_UART_MspInit+0xb0>)
 80019ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019be:	6593      	str	r3, [r2, #88]	; 0x58
 80019c0:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <HAL_UART_MspInit+0xb0>)
 80019c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c8:	613b      	str	r3, [r7, #16]
 80019ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019cc:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <HAL_UART_MspInit+0xb0>)
 80019ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d0:	4a11      	ldr	r2, [pc, #68]	; (8001a18 <HAL_UART_MspInit+0xb0>)
 80019d2:	f043 0301 	orr.w	r3, r3, #1
 80019d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019d8:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <HAL_UART_MspInit+0xb0>)
 80019da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019dc:	f003 0301 	and.w	r3, r3, #1
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019e4:	230c      	movs	r3, #12
 80019e6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e8:	2302      	movs	r3, #2
 80019ea:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f0:	2303      	movs	r3, #3
 80019f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019f6:	2307      	movs	r3, #7
 80019f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001a00:	4619      	mov	r1, r3
 8001a02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a06:	f001 fd6d 	bl	80034e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a0a:	bf00      	nop
 8001a0c:	3788      	adds	r7, #136	; 0x88
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40004400 	.word	0x40004400
 8001a18:	40021000 	.word	0x40021000

08001a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <NMI_Handler+0x4>

08001a22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a26:	e7fe      	b.n	8001a26 <HardFault_Handler+0x4>

08001a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <MemManage_Handler+0x4>

08001a2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <BusFault_Handler+0x4>

08001a34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a38:	e7fe      	b.n	8001a38 <UsageFault_Handler+0x4>

08001a3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr

08001a56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a56:	b480      	push	{r7}
 8001a58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a68:	f000 f974 	bl	8001d54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a74:	4802      	ldr	r0, [pc, #8]	; (8001a80 <DMA1_Channel1_IRQHandler+0x10>)
 8001a76:	f001 fc55 	bl	8003324 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000254 	.word	0x20000254

08001a84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a88:	4802      	ldr	r0, [pc, #8]	; (8001a94 <TIM2_IRQHandler+0x10>)
 8001a8a:	f003 f8ec 	bl	8004c66 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	2000029c 	.word	0x2000029c

08001a98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  return 1;
 8001a9c:	2301      	movs	r3, #1
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <_kill>:

int _kill(int pid, int sig)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ab2:	f005 feff 	bl	80078b4 <__errno>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2216      	movs	r2, #22
 8001aba:	601a      	str	r2, [r3, #0]
  return -1;
 8001abc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <_exit>:

void _exit (int status)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ad0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f7ff ffe7 	bl	8001aa8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ada:	e7fe      	b.n	8001ada <_exit+0x12>

08001adc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]
 8001aec:	e00a      	b.n	8001b04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aee:	f3af 8000 	nop.w
 8001af2:	4601      	mov	r1, r0
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	1c5a      	adds	r2, r3, #1
 8001af8:	60ba      	str	r2, [r7, #8]
 8001afa:	b2ca      	uxtb	r2, r1
 8001afc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	3301      	adds	r3, #1
 8001b02:	617b      	str	r3, [r7, #20]
 8001b04:	697a      	ldr	r2, [r7, #20]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	dbf0      	blt.n	8001aee <_read+0x12>
  }

  return len;
 8001b0c:	687b      	ldr	r3, [r7, #4]
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3718      	adds	r7, #24
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b086      	sub	sp, #24
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	60f8      	str	r0, [r7, #12]
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	e009      	b.n	8001b3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	1c5a      	adds	r2, r3, #1
 8001b2c:	60ba      	str	r2, [r7, #8]
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff f9d7 	bl	8000ee4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	617b      	str	r3, [r7, #20]
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	dbf1      	blt.n	8001b28 <_write+0x12>
  }
  return len;
 8001b44:	687b      	ldr	r3, [r7, #4]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3718      	adds	r7, #24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <_close>:

int _close(int file)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
 8001b6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b76:	605a      	str	r2, [r3, #4]
  return 0;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <_isatty>:

int _isatty(int file)
{
 8001b86:	b480      	push	{r7}
 8001b88:	b083      	sub	sp, #12
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b8e:	2301      	movs	r3, #1
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3714      	adds	r7, #20
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
	...

08001bb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bc0:	4a14      	ldr	r2, [pc, #80]	; (8001c14 <_sbrk+0x5c>)
 8001bc2:	4b15      	ldr	r3, [pc, #84]	; (8001c18 <_sbrk+0x60>)
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bcc:	4b13      	ldr	r3, [pc, #76]	; (8001c1c <_sbrk+0x64>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d102      	bne.n	8001bda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bd4:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <_sbrk+0x64>)
 8001bd6:	4a12      	ldr	r2, [pc, #72]	; (8001c20 <_sbrk+0x68>)
 8001bd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bda:	4b10      	ldr	r3, [pc, #64]	; (8001c1c <_sbrk+0x64>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4413      	add	r3, r2
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d207      	bcs.n	8001bf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001be8:	f005 fe64 	bl	80078b4 <__errno>
 8001bec:	4603      	mov	r3, r0
 8001bee:	220c      	movs	r2, #12
 8001bf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bf2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bf6:	e009      	b.n	8001c0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bf8:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <_sbrk+0x64>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bfe:	4b07      	ldr	r3, [pc, #28]	; (8001c1c <_sbrk+0x64>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4413      	add	r3, r2
 8001c06:	4a05      	ldr	r2, [pc, #20]	; (8001c1c <_sbrk+0x64>)
 8001c08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20010000 	.word	0x20010000
 8001c18:	00000400 	.word	0x00000400
 8001c1c:	2000037c 	.word	0x2000037c
 8001c20:	200004d0 	.word	0x200004d0

08001c24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c28:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <SystemInit+0x20>)
 8001c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c2e:	4a05      	ldr	r2, [pc, #20]	; (8001c44 <SystemInit+0x20>)
 8001c30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c80 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c4c:	f7ff ffea 	bl	8001c24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c50:	480c      	ldr	r0, [pc, #48]	; (8001c84 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c52:	490d      	ldr	r1, [pc, #52]	; (8001c88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c54:	4a0d      	ldr	r2, [pc, #52]	; (8001c8c <LoopForever+0xe>)
  movs r3, #0
 8001c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c58:	e002      	b.n	8001c60 <LoopCopyDataInit>

08001c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c5e:	3304      	adds	r3, #4

08001c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c64:	d3f9      	bcc.n	8001c5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c66:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c68:	4c0a      	ldr	r4, [pc, #40]	; (8001c94 <LoopForever+0x16>)
  movs r3, #0
 8001c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c6c:	e001      	b.n	8001c72 <LoopFillZerobss>

08001c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c70:	3204      	adds	r2, #4

08001c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c74:	d3fb      	bcc.n	8001c6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c76:	f005 fe23 	bl	80078c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c7a:	f7ff f97f 	bl	8000f7c <main>

08001c7e <LoopForever>:

LoopForever:
    b LoopForever
 8001c7e:	e7fe      	b.n	8001c7e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c80:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c88:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c8c:	0800af44 	.word	0x0800af44
  ldr r2, =_sbss
 8001c90:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c94:	200004d0 	.word	0x200004d0

08001c98 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c98:	e7fe      	b.n	8001c98 <ADC1_IRQHandler>
	...

08001c9c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <HAL_Init+0x3c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a0b      	ldr	r2, [pc, #44]	; (8001cd8 <HAL_Init+0x3c>)
 8001cac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cb0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb2:	2003      	movs	r0, #3
 8001cb4:	f001 f9dc 	bl	8003070 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cb8:	2000      	movs	r0, #0
 8001cba:	f000 f80f 	bl	8001cdc <HAL_InitTick>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d002      	beq.n	8001cca <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	71fb      	strb	r3, [r7, #7]
 8001cc8:	e001      	b.n	8001cce <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cca:	f7ff fd57 	bl	800177c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cce:	79fb      	ldrb	r3, [r7, #7]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40022000 	.word	0x40022000

08001cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ce8:	4b17      	ldr	r3, [pc, #92]	; (8001d48 <HAL_InitTick+0x6c>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d023      	beq.n	8001d38 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001cf0:	4b16      	ldr	r3, [pc, #88]	; (8001d4c <HAL_InitTick+0x70>)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	4b14      	ldr	r3, [pc, #80]	; (8001d48 <HAL_InitTick+0x6c>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d06:	4618      	mov	r0, r3
 8001d08:	f001 f9e7 	bl	80030da <HAL_SYSTICK_Config>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d10f      	bne.n	8001d32 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b0f      	cmp	r3, #15
 8001d16:	d809      	bhi.n	8001d2c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	6879      	ldr	r1, [r7, #4]
 8001d1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d20:	f001 f9b1 	bl	8003086 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d24:	4a0a      	ldr	r2, [pc, #40]	; (8001d50 <HAL_InitTick+0x74>)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6013      	str	r3, [r2, #0]
 8001d2a:	e007      	b.n	8001d3c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	73fb      	strb	r3, [r7, #15]
 8001d30:	e004      	b.n	8001d3c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	73fb      	strb	r3, [r7, #15]
 8001d36:	e001      	b.n	8001d3c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000008 	.word	0x20000008
 8001d4c:	20000000 	.word	0x20000000
 8001d50:	20000004 	.word	0x20000004

08001d54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d58:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <HAL_IncTick+0x20>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4b06      	ldr	r3, [pc, #24]	; (8001d78 <HAL_IncTick+0x24>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4413      	add	r3, r2
 8001d64:	4a04      	ldr	r2, [pc, #16]	; (8001d78 <HAL_IncTick+0x24>)
 8001d66:	6013      	str	r3, [r2, #0]
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	20000008 	.word	0x20000008
 8001d78:	20000380 	.word	0x20000380

08001d7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d80:	4b03      	ldr	r3, [pc, #12]	; (8001d90 <HAL_GetTick+0x14>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	20000380 	.word	0x20000380

08001d94 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	431a      	orrs	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	609a      	str	r2, [r3, #8]
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
 8001dc2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b087      	sub	sp, #28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
 8001e08:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	3360      	adds	r3, #96	; 0x60
 8001e0e:	461a      	mov	r2, r3
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	4413      	add	r3, r2
 8001e16:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <LL_ADC_SetOffset+0x44>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001e26:	683a      	ldr	r2, [r7, #0]
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e34:	bf00      	nop
 8001e36:	371c      	adds	r7, #28
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	03fff000 	.word	0x03fff000

08001e44 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	3360      	adds	r3, #96	; 0x60
 8001e52:	461a      	mov	r2, r3
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	4413      	add	r3, r2
 8001e5a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3714      	adds	r7, #20
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b087      	sub	sp, #28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	3360      	adds	r3, #96	; 0x60
 8001e80:	461a      	mov	r2, r3
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	4413      	add	r3, r2
 8001e88:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	431a      	orrs	r2, r3
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e9a:	bf00      	nop
 8001e9c:	371c      	adds	r7, #28
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e000      	b.n	8001ec0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b087      	sub	sp, #28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	3330      	adds	r3, #48	; 0x30
 8001edc:	461a      	mov	r2, r3
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	0a1b      	lsrs	r3, r3, #8
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	f003 030c 	and.w	r3, r3, #12
 8001ee8:	4413      	add	r3, r2
 8001eea:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f003 031f 	and.w	r3, r3, #31
 8001ef6:	211f      	movs	r1, #31
 8001ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8001efc:	43db      	mvns	r3, r3
 8001efe:	401a      	ands	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	0e9b      	lsrs	r3, r3, #26
 8001f04:	f003 011f 	and.w	r1, r3, #31
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f003 031f 	and.w	r3, r3, #31
 8001f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f12:	431a      	orrs	r2, r3
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f18:	bf00      	nop
 8001f1a:	371c      	adds	r7, #28
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b087      	sub	sp, #28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	3314      	adds	r3, #20
 8001f34:	461a      	mov	r2, r3
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	0e5b      	lsrs	r3, r3, #25
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	4413      	add	r3, r2
 8001f42:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	0d1b      	lsrs	r3, r3, #20
 8001f4c:	f003 031f 	and.w	r3, r3, #31
 8001f50:	2107      	movs	r1, #7
 8001f52:	fa01 f303 	lsl.w	r3, r1, r3
 8001f56:	43db      	mvns	r3, r3
 8001f58:	401a      	ands	r2, r3
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	0d1b      	lsrs	r3, r3, #20
 8001f5e:	f003 031f 	and.w	r3, r3, #31
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	fa01 f303 	lsl.w	r3, r1, r3
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f6e:	bf00      	nop
 8001f70:	371c      	adds	r7, #28
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
	...

08001f7c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f94:	43db      	mvns	r3, r3
 8001f96:	401a      	ands	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f003 0318 	and.w	r3, r3, #24
 8001f9e:	4908      	ldr	r1, [pc, #32]	; (8001fc0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001fa0:	40d9      	lsrs	r1, r3
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	400b      	ands	r3, r1
 8001fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001faa:	431a      	orrs	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001fb2:	bf00      	nop
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	0007ffff 	.word	0x0007ffff

08001fc4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001fd4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	6093      	str	r3, [r2, #8]
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ff8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ffc:	d101      	bne.n	8002002 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002020:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002024:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002048:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800204c:	d101      	bne.n	8002052 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002070:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002074:	f043 0201 	orr.w	r2, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	2b01      	cmp	r3, #1
 800209a:	d101      	bne.n	80020a0 <LL_ADC_IsEnabled+0x18>
 800209c:	2301      	movs	r3, #1
 800209e:	e000      	b.n	80020a2 <LL_ADC_IsEnabled+0x1a>
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020be:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020c2:	f043 0204 	orr.w	r2, r3, #4
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	2b04      	cmp	r3, #4
 80020e8:	d101      	bne.n	80020ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f003 0308 	and.w	r3, r3, #8
 800210c:	2b08      	cmp	r3, #8
 800210e:	d101      	bne.n	8002114 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002110:	2301      	movs	r3, #1
 8002112:	e000      	b.n	8002116 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800212c:	2300      	movs	r3, #0
 800212e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e126      	b.n	800238c <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002148:	2b00      	cmp	r3, #0
 800214a:	d109      	bne.n	8002160 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff fb39 	bl	80017c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff3f 	bl	8001fe8 <LL_ADC_IsDeepPowerDownEnabled>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d004      	beq.n	800217a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff ff25 	bl	8001fc4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff ff5a 	bl	8002038 <LL_ADC_IsInternalRegulatorEnabled>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d115      	bne.n	80021b6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff ff3e 	bl	8002010 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002194:	4b7f      	ldr	r3, [pc, #508]	; (8002394 <HAL_ADC_Init+0x270>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	099b      	lsrs	r3, r3, #6
 800219a:	4a7f      	ldr	r2, [pc, #508]	; (8002398 <HAL_ADC_Init+0x274>)
 800219c:	fba2 2303 	umull	r2, r3, r2, r3
 80021a0:	099b      	lsrs	r3, r3, #6
 80021a2:	3301      	adds	r3, #1
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021a8:	e002      	b.n	80021b0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	3b01      	subs	r3, #1
 80021ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d1f9      	bne.n	80021aa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff ff3c 	bl	8002038 <LL_ADC_IsInternalRegulatorEnabled>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d10d      	bne.n	80021e2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ca:	f043 0210 	orr.w	r2, r3, #16
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d6:	f043 0201 	orr.w	r2, r3, #1
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff ff75 	bl	80020d6 <LL_ADC_REG_IsConversionOngoing>
 80021ec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021f2:	f003 0310 	and.w	r3, r3, #16
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f040 80bf 	bne.w	800237a <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f040 80bb 	bne.w	800237a <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002208:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800220c:	f043 0202 	orr.w	r2, r3, #2
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff ff35 	bl	8002088 <LL_ADC_IsEnabled>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d10b      	bne.n	800223c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002224:	485d      	ldr	r0, [pc, #372]	; (800239c <HAL_ADC_Init+0x278>)
 8002226:	f7ff ff2f 	bl	8002088 <LL_ADC_IsEnabled>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d105      	bne.n	800223c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	4619      	mov	r1, r3
 8002236:	485a      	ldr	r0, [pc, #360]	; (80023a0 <HAL_ADC_Init+0x27c>)
 8002238:	f7ff fdac 	bl	8001d94 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	7e5b      	ldrb	r3, [r3, #25]
 8002240:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002246:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800224c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002252:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f893 3020 	ldrb.w	r3, [r3, #32]
 800225a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800225c:	4313      	orrs	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d106      	bne.n	8002278 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226e:	3b01      	subs	r3, #1
 8002270:	045b      	lsls	r3, r3, #17
 8002272:	69ba      	ldr	r2, [r7, #24]
 8002274:	4313      	orrs	r3, r2
 8002276:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227c:	2b00      	cmp	r3, #0
 800227e:	d009      	beq.n	8002294 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002284:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800228c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4313      	orrs	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68da      	ldr	r2, [r3, #12]
 800229a:	4b42      	ldr	r3, [pc, #264]	; (80023a4 <HAL_ADC_Init+0x280>)
 800229c:	4013      	ands	r3, r2
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	6812      	ldr	r2, [r2, #0]
 80022a2:	69b9      	ldr	r1, [r7, #24]
 80022a4:	430b      	orrs	r3, r1
 80022a6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff ff25 	bl	80020fc <LL_ADC_INJ_IsConversionOngoing>
 80022b2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d13d      	bne.n	8002336 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d13a      	bne.n	8002336 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022c4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022cc:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022ce:	4313      	orrs	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022dc:	f023 0302 	bic.w	r3, r3, #2
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	69b9      	ldr	r1, [r7, #24]
 80022e6:	430b      	orrs	r3, r1
 80022e8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d118      	bne.n	8002326 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80022fe:	f023 0304 	bic.w	r3, r3, #4
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800230a:	4311      	orrs	r1, r2
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002310:	4311      	orrs	r1, r2
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002316:	430a      	orrs	r2, r1
 8002318:	431a      	orrs	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0201 	orr.w	r2, r2, #1
 8002322:	611a      	str	r2, [r3, #16]
 8002324:	e007      	b.n	8002336 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	691a      	ldr	r2, [r3, #16]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f022 0201 	bic.w	r2, r2, #1
 8002334:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d10c      	bne.n	8002358 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002344:	f023 010f 	bic.w	r1, r3, #15
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	69db      	ldr	r3, [r3, #28]
 800234c:	1e5a      	subs	r2, r3, #1
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	631a      	str	r2, [r3, #48]	; 0x30
 8002356:	e007      	b.n	8002368 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 020f 	bic.w	r2, r2, #15
 8002366:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800236c:	f023 0303 	bic.w	r3, r3, #3
 8002370:	f043 0201 	orr.w	r2, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	655a      	str	r2, [r3, #84]	; 0x54
 8002378:	e007      	b.n	800238a <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237e:	f043 0210 	orr.w	r2, r3, #16
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800238a:	7ffb      	ldrb	r3, [r7, #31]
}
 800238c:	4618      	mov	r0, r3
 800238e:	3720      	adds	r7, #32
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20000000 	.word	0x20000000
 8002398:	053e2d63 	.word	0x053e2d63
 800239c:	50040000 	.word	0x50040000
 80023a0:	50040300 	.word	0x50040300
 80023a4:	fff0c007 	.word	0xfff0c007

080023a8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff fe8c 	bl	80020d6 <LL_ADC_REG_IsConversionOngoing>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d167      	bne.n	8002494 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d101      	bne.n	80023d2 <HAL_ADC_Start_DMA+0x2a>
 80023ce:	2302      	movs	r3, #2
 80023d0:	e063      	b.n	800249a <HAL_ADC_Start_DMA+0xf2>
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2201      	movs	r2, #1
 80023d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80023da:	68f8      	ldr	r0, [r7, #12]
 80023dc:	f000 fc5e 	bl	8002c9c <ADC_Enable>
 80023e0:	4603      	mov	r3, r0
 80023e2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80023e4:	7dfb      	ldrb	r3, [r7, #23]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d14f      	bne.n	800248a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ee:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80023f2:	f023 0301 	bic.w	r3, r3, #1
 80023f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002402:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d006      	beq.n	8002418 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800240e:	f023 0206 	bic.w	r2, r3, #6
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	659a      	str	r2, [r3, #88]	; 0x58
 8002416:	e002      	b.n	800241e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002422:	4a20      	ldr	r2, [pc, #128]	; (80024a4 <HAL_ADC_Start_DMA+0xfc>)
 8002424:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800242a:	4a1f      	ldr	r2, [pc, #124]	; (80024a8 <HAL_ADC_Start_DMA+0x100>)
 800242c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002432:	4a1e      	ldr	r2, [pc, #120]	; (80024ac <HAL_ADC_Start_DMA+0x104>)
 8002434:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	221c      	movs	r2, #28
 800243c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f042 0210 	orr.w	r2, r2, #16
 8002454:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68da      	ldr	r2, [r3, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f042 0201 	orr.w	r2, r2, #1
 8002464:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	3340      	adds	r3, #64	; 0x40
 8002470:	4619      	mov	r1, r3
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f000 fef5 	bl	8003264 <HAL_DMA_Start_IT>
 800247a:	4603      	mov	r3, r0
 800247c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff fe13 	bl	80020ae <LL_ADC_REG_StartConversion>
 8002488:	e006      	b.n	8002498 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002492:	e001      	b.n	8002498 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002494:	2302      	movs	r3, #2
 8002496:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002498:	7dfb      	ldrb	r3, [r7, #23]
}
 800249a:	4618      	mov	r0, r3
 800249c:	3718      	adds	r7, #24
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	08002da9 	.word	0x08002da9
 80024a8:	08002e81 	.word	0x08002e81
 80024ac:	08002e9d 	.word	0x08002e9d

080024b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b0b6      	sub	sp, #216	; 0xd8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d101      	bne.n	80024fa <HAL_ADC_ConfigChannel+0x22>
 80024f6:	2302      	movs	r3, #2
 80024f8:	e3bb      	b.n	8002c72 <HAL_ADC_ConfigChannel+0x79a>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2201      	movs	r2, #1
 80024fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff fde5 	bl	80020d6 <LL_ADC_REG_IsConversionOngoing>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	f040 83a0 	bne.w	8002c54 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	2b05      	cmp	r3, #5
 8002522:	d824      	bhi.n	800256e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	3b02      	subs	r3, #2
 800252a:	2b03      	cmp	r3, #3
 800252c:	d81b      	bhi.n	8002566 <HAL_ADC_ConfigChannel+0x8e>
 800252e:	a201      	add	r2, pc, #4	; (adr r2, 8002534 <HAL_ADC_ConfigChannel+0x5c>)
 8002530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002534:	08002545 	.word	0x08002545
 8002538:	0800254d 	.word	0x0800254d
 800253c:	08002555 	.word	0x08002555
 8002540:	0800255d 	.word	0x0800255d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002544:	230c      	movs	r3, #12
 8002546:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800254a:	e010      	b.n	800256e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800254c:	2312      	movs	r3, #18
 800254e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002552:	e00c      	b.n	800256e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002554:	2318      	movs	r3, #24
 8002556:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800255a:	e008      	b.n	800256e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800255c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002560:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002564:	e003      	b.n	800256e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002566:	2306      	movs	r3, #6
 8002568:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800256c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6818      	ldr	r0, [r3, #0]
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	461a      	mov	r2, r3
 8002578:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800257c:	f7ff fca6 	bl	8001ecc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff fda6 	bl	80020d6 <LL_ADC_REG_IsConversionOngoing>
 800258a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff fdb2 	bl	80020fc <LL_ADC_INJ_IsConversionOngoing>
 8002598:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800259c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f040 81a4 	bne.w	80028ee <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f040 819f 	bne.w	80028ee <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6818      	ldr	r0, [r3, #0]
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	6819      	ldr	r1, [r3, #0]
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	461a      	mov	r2, r3
 80025be:	f7ff fcb1 	bl	8001f24 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	695a      	ldr	r2, [r3, #20]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	08db      	lsrs	r3, r3, #3
 80025ce:	f003 0303 	and.w	r3, r3, #3
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	fa02 f303 	lsl.w	r3, r2, r3
 80025d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	d00a      	beq.n	80025fa <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6818      	ldr	r0, [r3, #0]
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	6919      	ldr	r1, [r3, #16]
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025f4:	f7ff fc02 	bl	8001dfc <LL_ADC_SetOffset>
 80025f8:	e179      	b.n	80028ee <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2100      	movs	r1, #0
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff fc1f 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 8002606:	4603      	mov	r3, r0
 8002608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800260c:	2b00      	cmp	r3, #0
 800260e:	d10a      	bne.n	8002626 <HAL_ADC_ConfigChannel+0x14e>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2100      	movs	r1, #0
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff fc14 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 800261c:	4603      	mov	r3, r0
 800261e:	0e9b      	lsrs	r3, r3, #26
 8002620:	f003 021f 	and.w	r2, r3, #31
 8002624:	e01e      	b.n	8002664 <HAL_ADC_ConfigChannel+0x18c>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2100      	movs	r1, #0
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff fc09 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 8002632:	4603      	mov	r3, r0
 8002634:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002638:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800263c:	fa93 f3a3 	rbit	r3, r3
 8002640:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002644:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002648:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800264c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002650:	2b00      	cmp	r3, #0
 8002652:	d101      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002654:	2320      	movs	r3, #32
 8002656:	e004      	b.n	8002662 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002658:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800265c:	fab3 f383 	clz	r3, r3
 8002660:	b2db      	uxtb	r3, r3
 8002662:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800266c:	2b00      	cmp	r3, #0
 800266e:	d105      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1a4>
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	0e9b      	lsrs	r3, r3, #26
 8002676:	f003 031f 	and.w	r3, r3, #31
 800267a:	e018      	b.n	80026ae <HAL_ADC_ConfigChannel+0x1d6>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002684:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002688:	fa93 f3a3 	rbit	r3, r3
 800268c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002690:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002694:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002698:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d101      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80026a0:	2320      	movs	r3, #32
 80026a2:	e004      	b.n	80026ae <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80026a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80026a8:	fab3 f383 	clz	r3, r3
 80026ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d106      	bne.n	80026c0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2200      	movs	r2, #0
 80026b8:	2100      	movs	r1, #0
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff fbd8 	bl	8001e70 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2101      	movs	r1, #1
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff fbbc 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10a      	bne.n	80026ec <HAL_ADC_ConfigChannel+0x214>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2101      	movs	r1, #1
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fbb1 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 80026e2:	4603      	mov	r3, r0
 80026e4:	0e9b      	lsrs	r3, r3, #26
 80026e6:	f003 021f 	and.w	r2, r3, #31
 80026ea:	e01e      	b.n	800272a <HAL_ADC_ConfigChannel+0x252>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2101      	movs	r1, #1
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff fba6 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 80026f8:	4603      	mov	r3, r0
 80026fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002702:	fa93 f3a3 	rbit	r3, r3
 8002706:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800270a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800270e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002712:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800271a:	2320      	movs	r3, #32
 800271c:	e004      	b.n	8002728 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800271e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002722:	fab3 f383 	clz	r3, r3
 8002726:	b2db      	uxtb	r3, r3
 8002728:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002732:	2b00      	cmp	r3, #0
 8002734:	d105      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x26a>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	0e9b      	lsrs	r3, r3, #26
 800273c:	f003 031f 	and.w	r3, r3, #31
 8002740:	e018      	b.n	8002774 <HAL_ADC_ConfigChannel+0x29c>
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800274e:	fa93 f3a3 	rbit	r3, r3
 8002752:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002756:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800275a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800275e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002766:	2320      	movs	r3, #32
 8002768:	e004      	b.n	8002774 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800276a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800276e:	fab3 f383 	clz	r3, r3
 8002772:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002774:	429a      	cmp	r2, r3
 8002776:	d106      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2200      	movs	r2, #0
 800277e:	2101      	movs	r1, #1
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff fb75 	bl	8001e70 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2102      	movs	r1, #2
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff fb59 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 8002792:	4603      	mov	r3, r0
 8002794:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002798:	2b00      	cmp	r3, #0
 800279a:	d10a      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x2da>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2102      	movs	r1, #2
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff fb4e 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 80027a8:	4603      	mov	r3, r0
 80027aa:	0e9b      	lsrs	r3, r3, #26
 80027ac:	f003 021f 	and.w	r2, r3, #31
 80027b0:	e01e      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x318>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2102      	movs	r1, #2
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff fb43 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 80027be:	4603      	mov	r3, r0
 80027c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80027d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80027d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80027d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80027e0:	2320      	movs	r3, #32
 80027e2:	e004      	b.n	80027ee <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80027e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027e8:	fab3 f383 	clz	r3, r3
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d105      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x330>
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	0e9b      	lsrs	r3, r3, #26
 8002802:	f003 031f 	and.w	r3, r3, #31
 8002806:	e014      	b.n	8002832 <HAL_ADC_ConfigChannel+0x35a>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002810:	fa93 f3a3 	rbit	r3, r3
 8002814:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002816:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002818:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800281c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002820:	2b00      	cmp	r3, #0
 8002822:	d101      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002824:	2320      	movs	r3, #32
 8002826:	e004      	b.n	8002832 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002828:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800282c:	fab3 f383 	clz	r3, r3
 8002830:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002832:	429a      	cmp	r2, r3
 8002834:	d106      	bne.n	8002844 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2200      	movs	r2, #0
 800283c:	2102      	movs	r1, #2
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff fb16 	bl	8001e70 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2103      	movs	r1, #3
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff fafa 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 8002850:	4603      	mov	r3, r0
 8002852:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10a      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x398>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2103      	movs	r1, #3
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff faef 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 8002866:	4603      	mov	r3, r0
 8002868:	0e9b      	lsrs	r3, r3, #26
 800286a:	f003 021f 	and.w	r2, r3, #31
 800286e:	e017      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x3c8>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2103      	movs	r1, #3
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff fae4 	bl	8001e44 <LL_ADC_GetOffsetChannel>
 800287c:	4603      	mov	r3, r0
 800287e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002880:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002882:	fa93 f3a3 	rbit	r3, r3
 8002886:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800288a:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800288c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002892:	2320      	movs	r3, #32
 8002894:	e003      	b.n	800289e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002896:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002898:	fab3 f383 	clz	r3, r3
 800289c:	b2db      	uxtb	r3, r3
 800289e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d105      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x3e0>
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	0e9b      	lsrs	r3, r3, #26
 80028b2:	f003 031f 	and.w	r3, r3, #31
 80028b6:	e011      	b.n	80028dc <HAL_ADC_ConfigChannel+0x404>
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028c0:	fa93 f3a3 	rbit	r3, r3
 80028c4:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80028c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80028c8:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80028ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80028d0:	2320      	movs	r3, #32
 80028d2:	e003      	b.n	80028dc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80028d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80028d6:	fab3 f383 	clz	r3, r3
 80028da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028dc:	429a      	cmp	r2, r3
 80028de:	d106      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2200      	movs	r2, #0
 80028e6:	2103      	movs	r1, #3
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff fac1 	bl	8001e70 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff fbc8 	bl	8002088 <LL_ADC_IsEnabled>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f040 8140 	bne.w	8002b80 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6818      	ldr	r0, [r3, #0]
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	6819      	ldr	r1, [r3, #0]
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	461a      	mov	r2, r3
 800290e:	f7ff fb35 	bl	8001f7c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	4a8f      	ldr	r2, [pc, #572]	; (8002b54 <HAL_ADC_ConfigChannel+0x67c>)
 8002918:	4293      	cmp	r3, r2
 800291a:	f040 8131 	bne.w	8002b80 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800292a:	2b00      	cmp	r3, #0
 800292c:	d10b      	bne.n	8002946 <HAL_ADC_ConfigChannel+0x46e>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	0e9b      	lsrs	r3, r3, #26
 8002934:	3301      	adds	r3, #1
 8002936:	f003 031f 	and.w	r3, r3, #31
 800293a:	2b09      	cmp	r3, #9
 800293c:	bf94      	ite	ls
 800293e:	2301      	movls	r3, #1
 8002940:	2300      	movhi	r3, #0
 8002942:	b2db      	uxtb	r3, r3
 8002944:	e019      	b.n	800297a <HAL_ADC_ConfigChannel+0x4a2>
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800294e:	fa93 f3a3 	rbit	r3, r3
 8002952:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002954:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002956:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002958:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800295e:	2320      	movs	r3, #32
 8002960:	e003      	b.n	800296a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002962:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002964:	fab3 f383 	clz	r3, r3
 8002968:	b2db      	uxtb	r3, r3
 800296a:	3301      	adds	r3, #1
 800296c:	f003 031f 	and.w	r3, r3, #31
 8002970:	2b09      	cmp	r3, #9
 8002972:	bf94      	ite	ls
 8002974:	2301      	movls	r3, #1
 8002976:	2300      	movhi	r3, #0
 8002978:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800297a:	2b00      	cmp	r3, #0
 800297c:	d079      	beq.n	8002a72 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002986:	2b00      	cmp	r3, #0
 8002988:	d107      	bne.n	800299a <HAL_ADC_ConfigChannel+0x4c2>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	0e9b      	lsrs	r3, r3, #26
 8002990:	3301      	adds	r3, #1
 8002992:	069b      	lsls	r3, r3, #26
 8002994:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002998:	e015      	b.n	80029c6 <HAL_ADC_ConfigChannel+0x4ee>
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029a2:	fa93 f3a3 	rbit	r3, r3
 80029a6:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80029a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029aa:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80029ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80029b2:	2320      	movs	r3, #32
 80029b4:	e003      	b.n	80029be <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80029b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029b8:	fab3 f383 	clz	r3, r3
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	3301      	adds	r3, #1
 80029c0:	069b      	lsls	r3, r3, #26
 80029c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d109      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x50e>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	0e9b      	lsrs	r3, r3, #26
 80029d8:	3301      	adds	r3, #1
 80029da:	f003 031f 	and.w	r3, r3, #31
 80029de:	2101      	movs	r1, #1
 80029e0:	fa01 f303 	lsl.w	r3, r1, r3
 80029e4:	e017      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x53e>
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029ee:	fa93 f3a3 	rbit	r3, r3
 80029f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80029f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029f6:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80029f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d101      	bne.n	8002a02 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80029fe:	2320      	movs	r3, #32
 8002a00:	e003      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002a02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a04:	fab3 f383 	clz	r3, r3
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	f003 031f 	and.w	r3, r3, #31
 8002a10:	2101      	movs	r1, #1
 8002a12:	fa01 f303 	lsl.w	r3, r1, r3
 8002a16:	ea42 0103 	orr.w	r1, r2, r3
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d10a      	bne.n	8002a3c <HAL_ADC_ConfigChannel+0x564>
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	0e9b      	lsrs	r3, r3, #26
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	f003 021f 	and.w	r2, r3, #31
 8002a32:	4613      	mov	r3, r2
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	4413      	add	r3, r2
 8002a38:	051b      	lsls	r3, r3, #20
 8002a3a:	e018      	b.n	8002a6e <HAL_ADC_ConfigChannel+0x596>
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a44:	fa93 f3a3 	rbit	r3, r3
 8002a48:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a4c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002a54:	2320      	movs	r3, #32
 8002a56:	e003      	b.n	8002a60 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a5a:	fab3 f383 	clz	r3, r3
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	3301      	adds	r3, #1
 8002a62:	f003 021f 	and.w	r2, r3, #31
 8002a66:	4613      	mov	r3, r2
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	4413      	add	r3, r2
 8002a6c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a6e:	430b      	orrs	r3, r1
 8002a70:	e081      	b.n	8002b76 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d107      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x5b6>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	0e9b      	lsrs	r3, r3, #26
 8002a84:	3301      	adds	r3, #1
 8002a86:	069b      	lsls	r3, r3, #26
 8002a88:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a8c:	e015      	b.n	8002aba <HAL_ADC_ConfigChannel+0x5e2>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a96:	fa93 f3a3 	rbit	r3, r3
 8002a9a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002aa6:	2320      	movs	r3, #32
 8002aa8:	e003      	b.n	8002ab2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aac:	fab3 f383 	clz	r3, r3
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	069b      	lsls	r3, r3, #26
 8002ab6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d109      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x602>
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	0e9b      	lsrs	r3, r3, #26
 8002acc:	3301      	adds	r3, #1
 8002ace:	f003 031f 	and.w	r3, r3, #31
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad8:	e017      	b.n	8002b0a <HAL_ADC_ConfigChannel+0x632>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	fa93 f3a3 	rbit	r3, r3
 8002ae6:	61bb      	str	r3, [r7, #24]
  return result;
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002af2:	2320      	movs	r3, #32
 8002af4:	e003      	b.n	8002afe <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	fab3 f383 	clz	r3, r3
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	3301      	adds	r3, #1
 8002b00:	f003 031f 	and.w	r3, r3, #31
 8002b04:	2101      	movs	r1, #1
 8002b06:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0a:	ea42 0103 	orr.w	r1, r2, r3
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d10d      	bne.n	8002b36 <HAL_ADC_ConfigChannel+0x65e>
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	0e9b      	lsrs	r3, r3, #26
 8002b20:	3301      	adds	r3, #1
 8002b22:	f003 021f 	and.w	r2, r3, #31
 8002b26:	4613      	mov	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	4413      	add	r3, r2
 8002b2c:	3b1e      	subs	r3, #30
 8002b2e:	051b      	lsls	r3, r3, #20
 8002b30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b34:	e01e      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x69c>
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	fa93 f3a3 	rbit	r3, r3
 8002b42:	60fb      	str	r3, [r7, #12]
  return result;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d104      	bne.n	8002b58 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002b4e:	2320      	movs	r3, #32
 8002b50:	e006      	b.n	8002b60 <HAL_ADC_ConfigChannel+0x688>
 8002b52:	bf00      	nop
 8002b54:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	fab3 f383 	clz	r3, r3
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	3301      	adds	r3, #1
 8002b62:	f003 021f 	and.w	r2, r3, #31
 8002b66:	4613      	mov	r3, r2
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	4413      	add	r3, r2
 8002b6c:	3b1e      	subs	r3, #30
 8002b6e:	051b      	lsls	r3, r3, #20
 8002b70:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b74:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	f7ff f9d2 	bl	8001f24 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	4b3d      	ldr	r3, [pc, #244]	; (8002c7c <HAL_ADC_ConfigChannel+0x7a4>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d06c      	beq.n	8002c66 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b8c:	483c      	ldr	r0, [pc, #240]	; (8002c80 <HAL_ADC_ConfigChannel+0x7a8>)
 8002b8e:	f7ff f927 	bl	8001de0 <LL_ADC_GetCommonPathInternalCh>
 8002b92:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a3a      	ldr	r2, [pc, #232]	; (8002c84 <HAL_ADC_ConfigChannel+0x7ac>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d127      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ba0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ba4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d121      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a35      	ldr	r2, [pc, #212]	; (8002c88 <HAL_ADC_ConfigChannel+0x7b0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d157      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bb6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002bba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	482f      	ldr	r0, [pc, #188]	; (8002c80 <HAL_ADC_ConfigChannel+0x7a8>)
 8002bc2:	f7ff f8fa 	bl	8001dba <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bc6:	4b31      	ldr	r3, [pc, #196]	; (8002c8c <HAL_ADC_ConfigChannel+0x7b4>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	099b      	lsrs	r3, r3, #6
 8002bcc:	4a30      	ldr	r2, [pc, #192]	; (8002c90 <HAL_ADC_ConfigChannel+0x7b8>)
 8002bce:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd2:	099b      	lsrs	r3, r3, #6
 8002bd4:	1c5a      	adds	r2, r3, #1
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002be0:	e002      	b.n	8002be8 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	3b01      	subs	r3, #1
 8002be6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1f9      	bne.n	8002be2 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bee:	e03a      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a27      	ldr	r2, [pc, #156]	; (8002c94 <HAL_ADC_ConfigChannel+0x7bc>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d113      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002bfa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002bfe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10d      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a1f      	ldr	r2, [pc, #124]	; (8002c88 <HAL_ADC_ConfigChannel+0x7b0>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d12a      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4819      	ldr	r0, [pc, #100]	; (8002c80 <HAL_ADC_ConfigChannel+0x7a8>)
 8002c1c:	f7ff f8cd 	bl	8001dba <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c20:	e021      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a1c      	ldr	r2, [pc, #112]	; (8002c98 <HAL_ADC_ConfigChannel+0x7c0>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d11c      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d116      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a12      	ldr	r2, [pc, #72]	; (8002c88 <HAL_ADC_ConfigChannel+0x7b0>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d111      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c46:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	480c      	ldr	r0, [pc, #48]	; (8002c80 <HAL_ADC_ConfigChannel+0x7a8>)
 8002c4e:	f7ff f8b4 	bl	8001dba <LL_ADC_SetCommonPathInternalCh>
 8002c52:	e008      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c58:	f043 0220 	orr.w	r2, r3, #32
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002c6e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	37d8      	adds	r7, #216	; 0xd8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	80080000 	.word	0x80080000
 8002c80:	50040300 	.word	0x50040300
 8002c84:	c7520000 	.word	0xc7520000
 8002c88:	50040000 	.word	0x50040000
 8002c8c:	20000000 	.word	0x20000000
 8002c90:	053e2d63 	.word	0x053e2d63
 8002c94:	cb840000 	.word	0xcb840000
 8002c98:	80000001 	.word	0x80000001

08002c9c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7ff f9eb 	bl	8002088 <LL_ADC_IsEnabled>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d169      	bne.n	8002d8c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689a      	ldr	r2, [r3, #8]
 8002cbe:	4b36      	ldr	r3, [pc, #216]	; (8002d98 <ADC_Enable+0xfc>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00d      	beq.n	8002ce2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	f043 0210 	orr.w	r2, r3, #16
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd6:	f043 0201 	orr.w	r2, r3, #1
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e055      	b.n	8002d8e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff f9ba 	bl	8002060 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002cec:	482b      	ldr	r0, [pc, #172]	; (8002d9c <ADC_Enable+0x100>)
 8002cee:	f7ff f877 	bl	8001de0 <LL_ADC_GetCommonPathInternalCh>
 8002cf2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002cf4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d013      	beq.n	8002d24 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cfc:	4b28      	ldr	r3, [pc, #160]	; (8002da0 <ADC_Enable+0x104>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	4a28      	ldr	r2, [pc, #160]	; (8002da4 <ADC_Enable+0x108>)
 8002d04:	fba2 2303 	umull	r2, r3, r2, r3
 8002d08:	099b      	lsrs	r3, r3, #6
 8002d0a:	1c5a      	adds	r2, r3, #1
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d16:	e002      	b.n	8002d1e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1f9      	bne.n	8002d18 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d24:	f7ff f82a 	bl	8001d7c <HAL_GetTick>
 8002d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d2a:	e028      	b.n	8002d7e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff f9a9 	bl	8002088 <LL_ADC_IsEnabled>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d104      	bne.n	8002d46 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff f98d 	bl	8002060 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d46:	f7ff f819 	bl	8001d7c <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d914      	bls.n	8002d7e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d00d      	beq.n	8002d7e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d66:	f043 0210 	orr.w	r2, r3, #16
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d72:	f043 0201 	orr.w	r2, r3, #1
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e007      	b.n	8002d8e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d1cf      	bne.n	8002d2c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	8000003f 	.word	0x8000003f
 8002d9c:	50040300 	.word	0x50040300
 8002da0:	20000000 	.word	0x20000000
 8002da4:	053e2d63 	.word	0x053e2d63

08002da8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d14b      	bne.n	8002e5a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dc6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0308 	and.w	r3, r3, #8
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d021      	beq.n	8002e20 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff f860 	bl	8001ea6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d032      	beq.n	8002e52 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d12b      	bne.n	8002e52 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d11f      	bne.n	8002e52 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e16:	f043 0201 	orr.w	r2, r3, #1
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	655a      	str	r2, [r3, #84]	; 0x54
 8002e1e:	e018      	b.n	8002e52 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d111      	bne.n	8002e52 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d105      	bne.n	8002e52 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e4a:	f043 0201 	orr.w	r2, r3, #1
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f7fe fb86 	bl	8001564 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e58:	e00e      	b.n	8002e78 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e5e:	f003 0310 	and.w	r3, r3, #16
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f7ff fb2c 	bl	80024c4 <HAL_ADC_ErrorCallback>
}
 8002e6c:	e004      	b.n	8002e78 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	4798      	blx	r3
}
 8002e78:	bf00      	nop
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f7ff fb0e 	bl	80024b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e94:	bf00      	nop
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eba:	f043 0204 	orr.w	r2, r3, #4
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f7ff fafe 	bl	80024c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ec8:	bf00      	nop
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f003 0307 	and.w	r3, r3, #7
 8002ede:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ee0:	4b0c      	ldr	r3, [pc, #48]	; (8002f14 <__NVIC_SetPriorityGrouping+0x44>)
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ee6:	68ba      	ldr	r2, [r7, #8]
 8002ee8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002eec:	4013      	ands	r3, r2
 8002eee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ef8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f02:	4a04      	ldr	r2, [pc, #16]	; (8002f14 <__NVIC_SetPriorityGrouping+0x44>)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	60d3      	str	r3, [r2, #12]
}
 8002f08:	bf00      	nop
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f1c:	4b04      	ldr	r3, [pc, #16]	; (8002f30 <__NVIC_GetPriorityGrouping+0x18>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	0a1b      	lsrs	r3, r3, #8
 8002f22:	f003 0307 	and.w	r3, r3, #7
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	e000ed00 	.word	0xe000ed00

08002f34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	db0b      	blt.n	8002f5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f46:	79fb      	ldrb	r3, [r7, #7]
 8002f48:	f003 021f 	and.w	r2, r3, #31
 8002f4c:	4907      	ldr	r1, [pc, #28]	; (8002f6c <__NVIC_EnableIRQ+0x38>)
 8002f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f52:	095b      	lsrs	r3, r3, #5
 8002f54:	2001      	movs	r0, #1
 8002f56:	fa00 f202 	lsl.w	r2, r0, r2
 8002f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f5e:	bf00      	nop
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	e000e100 	.word	0xe000e100

08002f70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	6039      	str	r1, [r7, #0]
 8002f7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	db0a      	blt.n	8002f9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	b2da      	uxtb	r2, r3
 8002f88:	490c      	ldr	r1, [pc, #48]	; (8002fbc <__NVIC_SetPriority+0x4c>)
 8002f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8e:	0112      	lsls	r2, r2, #4
 8002f90:	b2d2      	uxtb	r2, r2
 8002f92:	440b      	add	r3, r1
 8002f94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f98:	e00a      	b.n	8002fb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	4908      	ldr	r1, [pc, #32]	; (8002fc0 <__NVIC_SetPriority+0x50>)
 8002fa0:	79fb      	ldrb	r3, [r7, #7]
 8002fa2:	f003 030f 	and.w	r3, r3, #15
 8002fa6:	3b04      	subs	r3, #4
 8002fa8:	0112      	lsls	r2, r2, #4
 8002faa:	b2d2      	uxtb	r2, r2
 8002fac:	440b      	add	r3, r1
 8002fae:	761a      	strb	r2, [r3, #24]
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	e000e100 	.word	0xe000e100
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b089      	sub	sp, #36	; 0x24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	f1c3 0307 	rsb	r3, r3, #7
 8002fde:	2b04      	cmp	r3, #4
 8002fe0:	bf28      	it	cs
 8002fe2:	2304      	movcs	r3, #4
 8002fe4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	3304      	adds	r3, #4
 8002fea:	2b06      	cmp	r3, #6
 8002fec:	d902      	bls.n	8002ff4 <NVIC_EncodePriority+0x30>
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	3b03      	subs	r3, #3
 8002ff2:	e000      	b.n	8002ff6 <NVIC_EncodePriority+0x32>
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	43da      	mvns	r2, r3
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	401a      	ands	r2, r3
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800300c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	fa01 f303 	lsl.w	r3, r1, r3
 8003016:	43d9      	mvns	r1, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800301c:	4313      	orrs	r3, r2
         );
}
 800301e:	4618      	mov	r0, r3
 8003020:	3724      	adds	r7, #36	; 0x24
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
	...

0800302c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	3b01      	subs	r3, #1
 8003038:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800303c:	d301      	bcc.n	8003042 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800303e:	2301      	movs	r3, #1
 8003040:	e00f      	b.n	8003062 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003042:	4a0a      	ldr	r2, [pc, #40]	; (800306c <SysTick_Config+0x40>)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	3b01      	subs	r3, #1
 8003048:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800304a:	210f      	movs	r1, #15
 800304c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003050:	f7ff ff8e 	bl	8002f70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003054:	4b05      	ldr	r3, [pc, #20]	; (800306c <SysTick_Config+0x40>)
 8003056:	2200      	movs	r2, #0
 8003058:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800305a:	4b04      	ldr	r3, [pc, #16]	; (800306c <SysTick_Config+0x40>)
 800305c:	2207      	movs	r2, #7
 800305e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	e000e010 	.word	0xe000e010

08003070 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f7ff ff29 	bl	8002ed0 <__NVIC_SetPriorityGrouping>
}
 800307e:	bf00      	nop
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b086      	sub	sp, #24
 800308a:	af00      	add	r7, sp, #0
 800308c:	4603      	mov	r3, r0
 800308e:	60b9      	str	r1, [r7, #8]
 8003090:	607a      	str	r2, [r7, #4]
 8003092:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003098:	f7ff ff3e 	bl	8002f18 <__NVIC_GetPriorityGrouping>
 800309c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	68b9      	ldr	r1, [r7, #8]
 80030a2:	6978      	ldr	r0, [r7, #20]
 80030a4:	f7ff ff8e 	bl	8002fc4 <NVIC_EncodePriority>
 80030a8:	4602      	mov	r2, r0
 80030aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ae:	4611      	mov	r1, r2
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff ff5d 	bl	8002f70 <__NVIC_SetPriority>
}
 80030b6:	bf00      	nop
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	4603      	mov	r3, r0
 80030c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff ff31 	bl	8002f34 <__NVIC_EnableIRQ>
}
 80030d2:	bf00      	nop
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b082      	sub	sp, #8
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7ff ffa2 	bl	800302c <SysTick_Config>
 80030e8:	4603      	mov	r3, r0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
	...

080030f4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e098      	b.n	8003238 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	461a      	mov	r2, r3
 800310c:	4b4d      	ldr	r3, [pc, #308]	; (8003244 <HAL_DMA_Init+0x150>)
 800310e:	429a      	cmp	r2, r3
 8003110:	d80f      	bhi.n	8003132 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	461a      	mov	r2, r3
 8003118:	4b4b      	ldr	r3, [pc, #300]	; (8003248 <HAL_DMA_Init+0x154>)
 800311a:	4413      	add	r3, r2
 800311c:	4a4b      	ldr	r2, [pc, #300]	; (800324c <HAL_DMA_Init+0x158>)
 800311e:	fba2 2303 	umull	r2, r3, r2, r3
 8003122:	091b      	lsrs	r3, r3, #4
 8003124:	009a      	lsls	r2, r3, #2
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a48      	ldr	r2, [pc, #288]	; (8003250 <HAL_DMA_Init+0x15c>)
 800312e:	641a      	str	r2, [r3, #64]	; 0x40
 8003130:	e00e      	b.n	8003150 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	461a      	mov	r2, r3
 8003138:	4b46      	ldr	r3, [pc, #280]	; (8003254 <HAL_DMA_Init+0x160>)
 800313a:	4413      	add	r3, r2
 800313c:	4a43      	ldr	r2, [pc, #268]	; (800324c <HAL_DMA_Init+0x158>)
 800313e:	fba2 2303 	umull	r2, r3, r2, r3
 8003142:	091b      	lsrs	r3, r3, #4
 8003144:	009a      	lsls	r2, r3, #2
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a42      	ldr	r2, [pc, #264]	; (8003258 <HAL_DMA_Init+0x164>)
 800314e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2202      	movs	r2, #2
 8003154:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800316a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003174:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003180:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800318c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	4313      	orrs	r3, r2
 8003198:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031aa:	d039      	beq.n	8003220 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b0:	4a27      	ldr	r2, [pc, #156]	; (8003250 <HAL_DMA_Init+0x15c>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d11a      	bne.n	80031ec <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80031b6:	4b29      	ldr	r3, [pc, #164]	; (800325c <HAL_DMA_Init+0x168>)
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031be:	f003 031c 	and.w	r3, r3, #28
 80031c2:	210f      	movs	r1, #15
 80031c4:	fa01 f303 	lsl.w	r3, r1, r3
 80031c8:	43db      	mvns	r3, r3
 80031ca:	4924      	ldr	r1, [pc, #144]	; (800325c <HAL_DMA_Init+0x168>)
 80031cc:	4013      	ands	r3, r2
 80031ce:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80031d0:	4b22      	ldr	r3, [pc, #136]	; (800325c <HAL_DMA_Init+0x168>)
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6859      	ldr	r1, [r3, #4]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031dc:	f003 031c 	and.w	r3, r3, #28
 80031e0:	fa01 f303 	lsl.w	r3, r1, r3
 80031e4:	491d      	ldr	r1, [pc, #116]	; (800325c <HAL_DMA_Init+0x168>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	600b      	str	r3, [r1, #0]
 80031ea:	e019      	b.n	8003220 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80031ec:	4b1c      	ldr	r3, [pc, #112]	; (8003260 <HAL_DMA_Init+0x16c>)
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f4:	f003 031c 	and.w	r3, r3, #28
 80031f8:	210f      	movs	r1, #15
 80031fa:	fa01 f303 	lsl.w	r3, r1, r3
 80031fe:	43db      	mvns	r3, r3
 8003200:	4917      	ldr	r1, [pc, #92]	; (8003260 <HAL_DMA_Init+0x16c>)
 8003202:	4013      	ands	r3, r2
 8003204:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003206:	4b16      	ldr	r3, [pc, #88]	; (8003260 <HAL_DMA_Init+0x16c>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6859      	ldr	r1, [r3, #4]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003212:	f003 031c 	and.w	r3, r3, #28
 8003216:	fa01 f303 	lsl.w	r3, r1, r3
 800321a:	4911      	ldr	r1, [pc, #68]	; (8003260 <HAL_DMA_Init+0x16c>)
 800321c:	4313      	orrs	r3, r2
 800321e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	3714      	adds	r7, #20
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	40020407 	.word	0x40020407
 8003248:	bffdfff8 	.word	0xbffdfff8
 800324c:	cccccccd 	.word	0xcccccccd
 8003250:	40020000 	.word	0x40020000
 8003254:	bffdfbf8 	.word	0xbffdfbf8
 8003258:	40020400 	.word	0x40020400
 800325c:	400200a8 	.word	0x400200a8
 8003260:	400204a8 	.word	0x400204a8

08003264 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
 8003270:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800327c:	2b01      	cmp	r3, #1
 800327e:	d101      	bne.n	8003284 <HAL_DMA_Start_IT+0x20>
 8003280:	2302      	movs	r3, #2
 8003282:	e04b      	b.n	800331c <HAL_DMA_Start_IT+0xb8>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b01      	cmp	r3, #1
 8003296:	d13a      	bne.n	800330e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2202      	movs	r2, #2
 800329c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0201 	bic.w	r2, r2, #1
 80032b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	68b9      	ldr	r1, [r7, #8]
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 f8e0 	bl	8003482 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d008      	beq.n	80032dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f042 020e 	orr.w	r2, r2, #14
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	e00f      	b.n	80032fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 0204 	bic.w	r2, r2, #4
 80032ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 020a 	orr.w	r2, r2, #10
 80032fa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0201 	orr.w	r2, r2, #1
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	e005      	b.n	800331a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003316:	2302      	movs	r3, #2
 8003318:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800331a:	7dfb      	ldrb	r3, [r7, #23]
}
 800331c:	4618      	mov	r0, r3
 800331e:	3718      	adds	r7, #24
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003340:	f003 031c 	and.w	r3, r3, #28
 8003344:	2204      	movs	r2, #4
 8003346:	409a      	lsls	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4013      	ands	r3, r2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d026      	beq.n	800339e <HAL_DMA_IRQHandler+0x7a>
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	f003 0304 	and.w	r3, r3, #4
 8003356:	2b00      	cmp	r3, #0
 8003358:	d021      	beq.n	800339e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0320 	and.w	r3, r3, #32
 8003364:	2b00      	cmp	r3, #0
 8003366:	d107      	bne.n	8003378 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0204 	bic.w	r2, r2, #4
 8003376:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337c:	f003 021c 	and.w	r2, r3, #28
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003384:	2104      	movs	r1, #4
 8003386:	fa01 f202 	lsl.w	r2, r1, r2
 800338a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003390:	2b00      	cmp	r3, #0
 8003392:	d071      	beq.n	8003478 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800339c:	e06c      	b.n	8003478 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a2:	f003 031c 	and.w	r3, r3, #28
 80033a6:	2202      	movs	r2, #2
 80033a8:	409a      	lsls	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d02e      	beq.n	8003410 <HAL_DMA_IRQHandler+0xec>
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d029      	beq.n	8003410 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0320 	and.w	r3, r3, #32
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10b      	bne.n	80033e2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 020a 	bic.w	r2, r2, #10
 80033d8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e6:	f003 021c 	and.w	r2, r3, #28
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	2102      	movs	r1, #2
 80033f0:	fa01 f202 	lsl.w	r2, r1, r2
 80033f4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003402:	2b00      	cmp	r3, #0
 8003404:	d038      	beq.n	8003478 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800340e:	e033      	b.n	8003478 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003414:	f003 031c 	and.w	r3, r3, #28
 8003418:	2208      	movs	r2, #8
 800341a:	409a      	lsls	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4013      	ands	r3, r2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d02a      	beq.n	800347a <HAL_DMA_IRQHandler+0x156>
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	f003 0308 	and.w	r3, r3, #8
 800342a:	2b00      	cmp	r3, #0
 800342c:	d025      	beq.n	800347a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 020e 	bic.w	r2, r2, #14
 800343c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003442:	f003 021c 	and.w	r2, r3, #28
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344a:	2101      	movs	r1, #1
 800344c:	fa01 f202 	lsl.w	r2, r1, r2
 8003450:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800346c:	2b00      	cmp	r3, #0
 800346e:	d004      	beq.n	800347a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003478:	bf00      	nop
 800347a:	bf00      	nop
}
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003482:	b480      	push	{r7}
 8003484:	b085      	sub	sp, #20
 8003486:	af00      	add	r7, sp, #0
 8003488:	60f8      	str	r0, [r7, #12]
 800348a:	60b9      	str	r1, [r7, #8]
 800348c:	607a      	str	r2, [r7, #4]
 800348e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003494:	f003 021c 	and.w	r2, r3, #28
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349c:	2101      	movs	r1, #1
 800349e:	fa01 f202 	lsl.w	r2, r1, r2
 80034a2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	2b10      	cmp	r3, #16
 80034b2:	d108      	bne.n	80034c6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80034c4:	e007      	b.n	80034d6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	68ba      	ldr	r2, [r7, #8]
 80034cc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	60da      	str	r2, [r3, #12]
}
 80034d6:	bf00      	nop
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
	...

080034e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b087      	sub	sp, #28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034ee:	2300      	movs	r3, #0
 80034f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034f2:	e154      	b.n	800379e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	2101      	movs	r1, #1
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003500:	4013      	ands	r3, r2
 8003502:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b00      	cmp	r3, #0
 8003508:	f000 8146 	beq.w	8003798 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 0303 	and.w	r3, r3, #3
 8003514:	2b01      	cmp	r3, #1
 8003516:	d005      	beq.n	8003524 <HAL_GPIO_Init+0x40>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f003 0303 	and.w	r3, r3, #3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d130      	bne.n	8003586 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	2203      	movs	r2, #3
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	43db      	mvns	r3, r3
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4013      	ands	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	68da      	ldr	r2, [r3, #12]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	4313      	orrs	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800355a:	2201      	movs	r2, #1
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	43db      	mvns	r3, r3
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	4013      	ands	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	091b      	lsrs	r3, r3, #4
 8003570:	f003 0201 	and.w	r2, r3, #1
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4313      	orrs	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f003 0303 	and.w	r3, r3, #3
 800358e:	2b03      	cmp	r3, #3
 8003590:	d017      	beq.n	80035c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	005b      	lsls	r3, r3, #1
 800359c:	2203      	movs	r2, #3
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43db      	mvns	r3, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f003 0303 	and.w	r3, r3, #3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d123      	bne.n	8003616 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	08da      	lsrs	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3208      	adds	r2, #8
 80035d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	220f      	movs	r2, #15
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43db      	mvns	r3, r3
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4013      	ands	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	691a      	ldr	r2, [r3, #16]
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	f003 0307 	and.w	r3, r3, #7
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	4313      	orrs	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	08da      	lsrs	r2, r3, #3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	3208      	adds	r2, #8
 8003610:	6939      	ldr	r1, [r7, #16]
 8003612:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	2203      	movs	r2, #3
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	43db      	mvns	r3, r3
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4013      	ands	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f003 0203 	and.w	r2, r3, #3
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	4313      	orrs	r3, r2
 8003642:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 80a0 	beq.w	8003798 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003658:	4b58      	ldr	r3, [pc, #352]	; (80037bc <HAL_GPIO_Init+0x2d8>)
 800365a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800365c:	4a57      	ldr	r2, [pc, #348]	; (80037bc <HAL_GPIO_Init+0x2d8>)
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	6613      	str	r3, [r2, #96]	; 0x60
 8003664:	4b55      	ldr	r3, [pc, #340]	; (80037bc <HAL_GPIO_Init+0x2d8>)
 8003666:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	60bb      	str	r3, [r7, #8]
 800366e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003670:	4a53      	ldr	r2, [pc, #332]	; (80037c0 <HAL_GPIO_Init+0x2dc>)
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	089b      	lsrs	r3, r3, #2
 8003676:	3302      	adds	r3, #2
 8003678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	f003 0303 	and.w	r3, r3, #3
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	220f      	movs	r2, #15
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	43db      	mvns	r3, r3
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	4013      	ands	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800369a:	d019      	beq.n	80036d0 <HAL_GPIO_Init+0x1ec>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a49      	ldr	r2, [pc, #292]	; (80037c4 <HAL_GPIO_Init+0x2e0>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d013      	beq.n	80036cc <HAL_GPIO_Init+0x1e8>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a48      	ldr	r2, [pc, #288]	; (80037c8 <HAL_GPIO_Init+0x2e4>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d00d      	beq.n	80036c8 <HAL_GPIO_Init+0x1e4>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a47      	ldr	r2, [pc, #284]	; (80037cc <HAL_GPIO_Init+0x2e8>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d007      	beq.n	80036c4 <HAL_GPIO_Init+0x1e0>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a46      	ldr	r2, [pc, #280]	; (80037d0 <HAL_GPIO_Init+0x2ec>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d101      	bne.n	80036c0 <HAL_GPIO_Init+0x1dc>
 80036bc:	2304      	movs	r3, #4
 80036be:	e008      	b.n	80036d2 <HAL_GPIO_Init+0x1ee>
 80036c0:	2307      	movs	r3, #7
 80036c2:	e006      	b.n	80036d2 <HAL_GPIO_Init+0x1ee>
 80036c4:	2303      	movs	r3, #3
 80036c6:	e004      	b.n	80036d2 <HAL_GPIO_Init+0x1ee>
 80036c8:	2302      	movs	r3, #2
 80036ca:	e002      	b.n	80036d2 <HAL_GPIO_Init+0x1ee>
 80036cc:	2301      	movs	r3, #1
 80036ce:	e000      	b.n	80036d2 <HAL_GPIO_Init+0x1ee>
 80036d0:	2300      	movs	r3, #0
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	f002 0203 	and.w	r2, r2, #3
 80036d8:	0092      	lsls	r2, r2, #2
 80036da:	4093      	lsls	r3, r2
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80036e2:	4937      	ldr	r1, [pc, #220]	; (80037c0 <HAL_GPIO_Init+0x2dc>)
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	089b      	lsrs	r3, r3, #2
 80036e8:	3302      	adds	r3, #2
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036f0:	4b38      	ldr	r3, [pc, #224]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	43db      	mvns	r3, r3
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4013      	ands	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d003      	beq.n	8003714 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	4313      	orrs	r3, r2
 8003712:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003714:	4a2f      	ldr	r2, [pc, #188]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800371a:	4b2e      	ldr	r3, [pc, #184]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	43db      	mvns	r3, r3
 8003724:	693a      	ldr	r2, [r7, #16]
 8003726:	4013      	ands	r3, r2
 8003728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d003      	beq.n	800373e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	4313      	orrs	r3, r2
 800373c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800373e:	4a25      	ldr	r2, [pc, #148]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003744:	4b23      	ldr	r3, [pc, #140]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	43db      	mvns	r3, r3
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4013      	ands	r3, r2
 8003752:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d003      	beq.n	8003768 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	4313      	orrs	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003768:	4a1a      	ldr	r2, [pc, #104]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800376e:	4b19      	ldr	r3, [pc, #100]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	43db      	mvns	r3, r3
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	4013      	ands	r3, r2
 800377c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	4313      	orrs	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003792:	4a10      	ldr	r2, [pc, #64]	; (80037d4 <HAL_GPIO_Init+0x2f0>)
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	3301      	adds	r3, #1
 800379c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	fa22 f303 	lsr.w	r3, r2, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f47f aea3 	bne.w	80034f4 <HAL_GPIO_Init+0x10>
  }
}
 80037ae:	bf00      	nop
 80037b0:	bf00      	nop
 80037b2:	371c      	adds	r7, #28
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	40021000 	.word	0x40021000
 80037c0:	40010000 	.word	0x40010000
 80037c4:	48000400 	.word	0x48000400
 80037c8:	48000800 	.word	0x48000800
 80037cc:	48000c00 	.word	0x48000c00
 80037d0:	48001000 	.word	0x48001000
 80037d4:	40010400 	.word	0x40010400

080037d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	460b      	mov	r3, r1
 80037e2:	807b      	strh	r3, [r7, #2]
 80037e4:	4613      	mov	r3, r2
 80037e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037e8:	787b      	ldrb	r3, [r7, #1]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80037ee:	887a      	ldrh	r2, [r7, #2]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037f4:	e002      	b.n	80037fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037f6:	887a      	ldrh	r2, [r7, #2]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003808:	b480      	push	{r7}
 800380a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800380c:	4b04      	ldr	r3, [pc, #16]	; (8003820 <HAL_PWREx_GetVoltageRange+0x18>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003814:	4618      	mov	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	40007000 	.word	0x40007000

08003824 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003832:	d130      	bne.n	8003896 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003834:	4b23      	ldr	r3, [pc, #140]	; (80038c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800383c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003840:	d038      	beq.n	80038b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003842:	4b20      	ldr	r3, [pc, #128]	; (80038c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800384a:	4a1e      	ldr	r2, [pc, #120]	; (80038c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800384c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003850:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003852:	4b1d      	ldr	r3, [pc, #116]	; (80038c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2232      	movs	r2, #50	; 0x32
 8003858:	fb02 f303 	mul.w	r3, r2, r3
 800385c:	4a1b      	ldr	r2, [pc, #108]	; (80038cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800385e:	fba2 2303 	umull	r2, r3, r2, r3
 8003862:	0c9b      	lsrs	r3, r3, #18
 8003864:	3301      	adds	r3, #1
 8003866:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003868:	e002      	b.n	8003870 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	3b01      	subs	r3, #1
 800386e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003870:	4b14      	ldr	r3, [pc, #80]	; (80038c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003878:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800387c:	d102      	bne.n	8003884 <HAL_PWREx_ControlVoltageScaling+0x60>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1f2      	bne.n	800386a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003884:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003886:	695b      	ldr	r3, [r3, #20]
 8003888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800388c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003890:	d110      	bne.n	80038b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e00f      	b.n	80038b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003896:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800389e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038a2:	d007      	beq.n	80038b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80038a4:	4b07      	ldr	r3, [pc, #28]	; (80038c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038ac:	4a05      	ldr	r2, [pc, #20]	; (80038c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3714      	adds	r7, #20
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40007000 	.word	0x40007000
 80038c8:	20000000 	.word	0x20000000
 80038cc:	431bde83 	.word	0x431bde83

080038d0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b088      	sub	sp, #32
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d102      	bne.n	80038e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	f000 bc02 	b.w	80040e8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038e4:	4b96      	ldr	r3, [pc, #600]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 030c 	and.w	r3, r3, #12
 80038ec:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038ee:	4b94      	ldr	r3, [pc, #592]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0310 	and.w	r3, r3, #16
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 80e4 	beq.w	8003ace <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d007      	beq.n	800391c <HAL_RCC_OscConfig+0x4c>
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	2b0c      	cmp	r3, #12
 8003910:	f040 808b 	bne.w	8003a2a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	2b01      	cmp	r3, #1
 8003918:	f040 8087 	bne.w	8003a2a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800391c:	4b88      	ldr	r3, [pc, #544]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d005      	beq.n	8003934 <HAL_RCC_OscConfig+0x64>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e3d9      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a1a      	ldr	r2, [r3, #32]
 8003938:	4b81      	ldr	r3, [pc, #516]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0308 	and.w	r3, r3, #8
 8003940:	2b00      	cmp	r3, #0
 8003942:	d004      	beq.n	800394e <HAL_RCC_OscConfig+0x7e>
 8003944:	4b7e      	ldr	r3, [pc, #504]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800394c:	e005      	b.n	800395a <HAL_RCC_OscConfig+0x8a>
 800394e:	4b7c      	ldr	r3, [pc, #496]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003950:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003954:	091b      	lsrs	r3, r3, #4
 8003956:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800395a:	4293      	cmp	r3, r2
 800395c:	d223      	bcs.n	80039a6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	4618      	mov	r0, r3
 8003964:	f000 fd8c 	bl	8004480 <RCC_SetFlashLatencyFromMSIRange>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e3ba      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003972:	4b73      	ldr	r3, [pc, #460]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a72      	ldr	r2, [pc, #456]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003978:	f043 0308 	orr.w	r3, r3, #8
 800397c:	6013      	str	r3, [r2, #0]
 800397e:	4b70      	ldr	r3, [pc, #448]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	496d      	ldr	r1, [pc, #436]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 800398c:	4313      	orrs	r3, r2
 800398e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003990:	4b6b      	ldr	r3, [pc, #428]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	021b      	lsls	r3, r3, #8
 800399e:	4968      	ldr	r1, [pc, #416]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	604b      	str	r3, [r1, #4]
 80039a4:	e025      	b.n	80039f2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039a6:	4b66      	ldr	r3, [pc, #408]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a65      	ldr	r2, [pc, #404]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80039ac:	f043 0308 	orr.w	r3, r3, #8
 80039b0:	6013      	str	r3, [r2, #0]
 80039b2:	4b63      	ldr	r3, [pc, #396]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	4960      	ldr	r1, [pc, #384]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039c4:	4b5e      	ldr	r3, [pc, #376]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	69db      	ldr	r3, [r3, #28]
 80039d0:	021b      	lsls	r3, r3, #8
 80039d2:	495b      	ldr	r1, [pc, #364]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d109      	bne.n	80039f2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a1b      	ldr	r3, [r3, #32]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 fd4c 	bl	8004480 <RCC_SetFlashLatencyFromMSIRange>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e37a      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039f2:	f000 fc81 	bl	80042f8 <HAL_RCC_GetSysClockFreq>
 80039f6:	4602      	mov	r2, r0
 80039f8:	4b51      	ldr	r3, [pc, #324]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	091b      	lsrs	r3, r3, #4
 80039fe:	f003 030f 	and.w	r3, r3, #15
 8003a02:	4950      	ldr	r1, [pc, #320]	; (8003b44 <HAL_RCC_OscConfig+0x274>)
 8003a04:	5ccb      	ldrb	r3, [r1, r3]
 8003a06:	f003 031f 	and.w	r3, r3, #31
 8003a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a0e:	4a4e      	ldr	r2, [pc, #312]	; (8003b48 <HAL_RCC_OscConfig+0x278>)
 8003a10:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a12:	4b4e      	ldr	r3, [pc, #312]	; (8003b4c <HAL_RCC_OscConfig+0x27c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7fe f960 	bl	8001cdc <HAL_InitTick>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d052      	beq.n	8003acc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
 8003a28:	e35e      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d032      	beq.n	8003a98 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a32:	4b43      	ldr	r3, [pc, #268]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a42      	ldr	r2, [pc, #264]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a38:	f043 0301 	orr.w	r3, r3, #1
 8003a3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a3e:	f7fe f99d 	bl	8001d7c <HAL_GetTick>
 8003a42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a44:	e008      	b.n	8003a58 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a46:	f7fe f999 	bl	8001d7c <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d901      	bls.n	8003a58 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e347      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a58:	4b39      	ldr	r3, [pc, #228]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0f0      	beq.n	8003a46 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a64:	4b36      	ldr	r3, [pc, #216]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a35      	ldr	r2, [pc, #212]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a6a:	f043 0308 	orr.w	r3, r3, #8
 8003a6e:	6013      	str	r3, [r2, #0]
 8003a70:	4b33      	ldr	r3, [pc, #204]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a1b      	ldr	r3, [r3, #32]
 8003a7c:	4930      	ldr	r1, [pc, #192]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a82:	4b2f      	ldr	r3, [pc, #188]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	021b      	lsls	r3, r3, #8
 8003a90:	492b      	ldr	r1, [pc, #172]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	604b      	str	r3, [r1, #4]
 8003a96:	e01a      	b.n	8003ace <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a98:	4b29      	ldr	r3, [pc, #164]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a28      	ldr	r2, [pc, #160]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003a9e:	f023 0301 	bic.w	r3, r3, #1
 8003aa2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003aa4:	f7fe f96a 	bl	8001d7c <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003aac:	f7fe f966 	bl	8001d7c <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e314      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003abe:	4b20      	ldr	r3, [pc, #128]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0x1dc>
 8003aca:	e000      	b.n	8003ace <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003acc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d073      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	2b08      	cmp	r3, #8
 8003ade:	d005      	beq.n	8003aec <HAL_RCC_OscConfig+0x21c>
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	2b0c      	cmp	r3, #12
 8003ae4:	d10e      	bne.n	8003b04 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	2b03      	cmp	r3, #3
 8003aea:	d10b      	bne.n	8003b04 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aec:	4b14      	ldr	r3, [pc, #80]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d063      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x2f0>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d15f      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e2f1      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b0c:	d106      	bne.n	8003b1c <HAL_RCC_OscConfig+0x24c>
 8003b0e:	4b0c      	ldr	r3, [pc, #48]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a0b      	ldr	r2, [pc, #44]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b18:	6013      	str	r3, [r2, #0]
 8003b1a:	e025      	b.n	8003b68 <HAL_RCC_OscConfig+0x298>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b24:	d114      	bne.n	8003b50 <HAL_RCC_OscConfig+0x280>
 8003b26:	4b06      	ldr	r3, [pc, #24]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a05      	ldr	r2, [pc, #20]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003b2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b30:	6013      	str	r3, [r2, #0]
 8003b32:	4b03      	ldr	r3, [pc, #12]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a02      	ldr	r2, [pc, #8]	; (8003b40 <HAL_RCC_OscConfig+0x270>)
 8003b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b3c:	6013      	str	r3, [r2, #0]
 8003b3e:	e013      	b.n	8003b68 <HAL_RCC_OscConfig+0x298>
 8003b40:	40021000 	.word	0x40021000
 8003b44:	080097f8 	.word	0x080097f8
 8003b48:	20000000 	.word	0x20000000
 8003b4c:	20000004 	.word	0x20000004
 8003b50:	4ba0      	ldr	r3, [pc, #640]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a9f      	ldr	r2, [pc, #636]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b5a:	6013      	str	r3, [r2, #0]
 8003b5c:	4b9d      	ldr	r3, [pc, #628]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a9c      	ldr	r2, [pc, #624]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003b62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d013      	beq.n	8003b98 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b70:	f7fe f904 	bl	8001d7c <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b78:	f7fe f900 	bl	8001d7c <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b64      	cmp	r3, #100	; 0x64
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e2ae      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b8a:	4b92      	ldr	r3, [pc, #584]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d0f0      	beq.n	8003b78 <HAL_RCC_OscConfig+0x2a8>
 8003b96:	e014      	b.n	8003bc2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b98:	f7fe f8f0 	bl	8001d7c <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ba0:	f7fe f8ec 	bl	8001d7c <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b64      	cmp	r3, #100	; 0x64
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e29a      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003bb2:	4b88      	ldr	r3, [pc, #544]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1f0      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x2d0>
 8003bbe:	e000      	b.n	8003bc2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d060      	beq.n	8003c90 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d005      	beq.n	8003be0 <HAL_RCC_OscConfig+0x310>
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	2b0c      	cmp	r3, #12
 8003bd8:	d119      	bne.n	8003c0e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d116      	bne.n	8003c0e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003be0:	4b7c      	ldr	r3, [pc, #496]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d005      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x328>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e277      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf8:	4b76      	ldr	r3, [pc, #472]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	061b      	lsls	r3, r3, #24
 8003c06:	4973      	ldr	r1, [pc, #460]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c0c:	e040      	b.n	8003c90 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d023      	beq.n	8003c5e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c16:	4b6f      	ldr	r3, [pc, #444]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a6e      	ldr	r2, [pc, #440]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c22:	f7fe f8ab 	bl	8001d7c <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c2a:	f7fe f8a7 	bl	8001d7c <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e255      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c3c:	4b65      	ldr	r3, [pc, #404]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c48:	4b62      	ldr	r3, [pc, #392]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	061b      	lsls	r3, r3, #24
 8003c56:	495f      	ldr	r1, [pc, #380]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	604b      	str	r3, [r1, #4]
 8003c5c:	e018      	b.n	8003c90 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c5e:	4b5d      	ldr	r3, [pc, #372]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a5c      	ldr	r2, [pc, #368]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003c64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6a:	f7fe f887 	bl	8001d7c <HAL_GetTick>
 8003c6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c70:	e008      	b.n	8003c84 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c72:	f7fe f883 	bl	8001d7c <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e231      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c84:	4b53      	ldr	r3, [pc, #332]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1f0      	bne.n	8003c72 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0308 	and.w	r3, r3, #8
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d03c      	beq.n	8003d16 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d01c      	beq.n	8003cde <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ca4:	4b4b      	ldr	r3, [pc, #300]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003ca6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003caa:	4a4a      	ldr	r2, [pc, #296]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003cac:	f043 0301 	orr.w	r3, r3, #1
 8003cb0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb4:	f7fe f862 	bl	8001d7c <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cbc:	f7fe f85e 	bl	8001d7c <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e20c      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cce:	4b41      	ldr	r3, [pc, #260]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003cd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cd4:	f003 0302 	and.w	r3, r3, #2
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0ef      	beq.n	8003cbc <HAL_RCC_OscConfig+0x3ec>
 8003cdc:	e01b      	b.n	8003d16 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cde:	4b3d      	ldr	r3, [pc, #244]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003ce0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ce4:	4a3b      	ldr	r2, [pc, #236]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003ce6:	f023 0301 	bic.w	r3, r3, #1
 8003cea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cee:	f7fe f845 	bl	8001d7c <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cf6:	f7fe f841 	bl	8001d7c <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e1ef      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d08:	4b32      	ldr	r3, [pc, #200]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1ef      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0304 	and.w	r3, r3, #4
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f000 80a6 	beq.w	8003e70 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d24:	2300      	movs	r3, #0
 8003d26:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d28:	4b2a      	ldr	r3, [pc, #168]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d10d      	bne.n	8003d50 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d34:	4b27      	ldr	r3, [pc, #156]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d38:	4a26      	ldr	r2, [pc, #152]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003d3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d3e:	6593      	str	r3, [r2, #88]	; 0x58
 8003d40:	4b24      	ldr	r3, [pc, #144]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d48:	60bb      	str	r3, [r7, #8]
 8003d4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d50:	4b21      	ldr	r3, [pc, #132]	; (8003dd8 <HAL_RCC_OscConfig+0x508>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d118      	bne.n	8003d8e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d5c:	4b1e      	ldr	r3, [pc, #120]	; (8003dd8 <HAL_RCC_OscConfig+0x508>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a1d      	ldr	r2, [pc, #116]	; (8003dd8 <HAL_RCC_OscConfig+0x508>)
 8003d62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d66:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d68:	f7fe f808 	bl	8001d7c <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d70:	f7fe f804 	bl	8001d7c <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e1b2      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d82:	4b15      	ldr	r3, [pc, #84]	; (8003dd8 <HAL_RCC_OscConfig+0x508>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0f0      	beq.n	8003d70 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d108      	bne.n	8003da8 <HAL_RCC_OscConfig+0x4d8>
 8003d96:	4b0f      	ldr	r3, [pc, #60]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d9c:	4a0d      	ldr	r2, [pc, #52]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003d9e:	f043 0301 	orr.w	r3, r3, #1
 8003da2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003da6:	e029      	b.n	8003dfc <HAL_RCC_OscConfig+0x52c>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	2b05      	cmp	r3, #5
 8003dae:	d115      	bne.n	8003ddc <HAL_RCC_OscConfig+0x50c>
 8003db0:	4b08      	ldr	r3, [pc, #32]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003db6:	4a07      	ldr	r2, [pc, #28]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003db8:	f043 0304 	orr.w	r3, r3, #4
 8003dbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003dc0:	4b04      	ldr	r3, [pc, #16]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dc6:	4a03      	ldr	r2, [pc, #12]	; (8003dd4 <HAL_RCC_OscConfig+0x504>)
 8003dc8:	f043 0301 	orr.w	r3, r3, #1
 8003dcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003dd0:	e014      	b.n	8003dfc <HAL_RCC_OscConfig+0x52c>
 8003dd2:	bf00      	nop
 8003dd4:	40021000 	.word	0x40021000
 8003dd8:	40007000 	.word	0x40007000
 8003ddc:	4b9a      	ldr	r3, [pc, #616]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003de2:	4a99      	ldr	r2, [pc, #612]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003de4:	f023 0301 	bic.w	r3, r3, #1
 8003de8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003dec:	4b96      	ldr	r3, [pc, #600]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003df2:	4a95      	ldr	r2, [pc, #596]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003df4:	f023 0304 	bic.w	r3, r3, #4
 8003df8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d016      	beq.n	8003e32 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e04:	f7fd ffba 	bl	8001d7c <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e0a:	e00a      	b.n	8003e22 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e0c:	f7fd ffb6 	bl	8001d7c <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e162      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e22:	4b89      	ldr	r3, [pc, #548]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e28:	f003 0302 	and.w	r3, r3, #2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d0ed      	beq.n	8003e0c <HAL_RCC_OscConfig+0x53c>
 8003e30:	e015      	b.n	8003e5e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e32:	f7fd ffa3 	bl	8001d7c <HAL_GetTick>
 8003e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e38:	e00a      	b.n	8003e50 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3a:	f7fd ff9f 	bl	8001d7c <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e14b      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e50:	4b7d      	ldr	r3, [pc, #500]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1ed      	bne.n	8003e3a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e5e:	7ffb      	ldrb	r3, [r7, #31]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d105      	bne.n	8003e70 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e64:	4b78      	ldr	r3, [pc, #480]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e68:	4a77      	ldr	r2, [pc, #476]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003e6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e6e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0320 	and.w	r3, r3, #32
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d03c      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d01c      	beq.n	8003ebe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e84:	4b70      	ldr	r3, [pc, #448]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003e86:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003e8a:	4a6f      	ldr	r2, [pc, #444]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003e8c:	f043 0301 	orr.w	r3, r3, #1
 8003e90:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e94:	f7fd ff72 	bl	8001d7c <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e9a:	e008      	b.n	8003eae <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e9c:	f7fd ff6e 	bl	8001d7c <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e11c      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003eae:	4b66      	ldr	r3, [pc, #408]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003eb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003eb4:	f003 0302 	and.w	r3, r3, #2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d0ef      	beq.n	8003e9c <HAL_RCC_OscConfig+0x5cc>
 8003ebc:	e01b      	b.n	8003ef6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ebe:	4b62      	ldr	r3, [pc, #392]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003ec0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ec4:	4a60      	ldr	r2, [pc, #384]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003ec6:	f023 0301 	bic.w	r3, r3, #1
 8003eca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ece:	f7fd ff55 	bl	8001d7c <HAL_GetTick>
 8003ed2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ed4:	e008      	b.n	8003ee8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ed6:	f7fd ff51 	bl	8001d7c <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e0ff      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ee8:	4b57      	ldr	r3, [pc, #348]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003eea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1ef      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	f000 80f3 	beq.w	80040e6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	f040 80c9 	bne.w	800409c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f0a:	4b4f      	ldr	r3, [pc, #316]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f003 0203 	and.w	r2, r3, #3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d12c      	bne.n	8003f78 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f28:	3b01      	subs	r3, #1
 8003f2a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d123      	bne.n	8003f78 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f3a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d11b      	bne.n	8003f78 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f4a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d113      	bne.n	8003f78 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f5a:	085b      	lsrs	r3, r3, #1
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d109      	bne.n	8003f78 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	085b      	lsrs	r3, r3, #1
 8003f70:	3b01      	subs	r3, #1
 8003f72:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d06b      	beq.n	8004050 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	2b0c      	cmp	r3, #12
 8003f7c:	d062      	beq.n	8004044 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003f7e:	4b32      	ldr	r3, [pc, #200]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d001      	beq.n	8003f8e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e0ac      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003f8e:	4b2e      	ldr	r3, [pc, #184]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a2d      	ldr	r2, [pc, #180]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003f94:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f98:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f9a:	f7fd feef 	bl	8001d7c <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa2:	f7fd feeb 	bl	8001d7c <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e099      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fb4:	4b24      	ldr	r3, [pc, #144]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1f0      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fc0:	4b21      	ldr	r3, [pc, #132]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8003fc2:	68da      	ldr	r2, [r3, #12]
 8003fc4:	4b21      	ldr	r3, [pc, #132]	; (800404c <HAL_RCC_OscConfig+0x77c>)
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003fd0:	3a01      	subs	r2, #1
 8003fd2:	0112      	lsls	r2, r2, #4
 8003fd4:	4311      	orrs	r1, r2
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003fda:	0212      	lsls	r2, r2, #8
 8003fdc:	4311      	orrs	r1, r2
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003fe2:	0852      	lsrs	r2, r2, #1
 8003fe4:	3a01      	subs	r2, #1
 8003fe6:	0552      	lsls	r2, r2, #21
 8003fe8:	4311      	orrs	r1, r2
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003fee:	0852      	lsrs	r2, r2, #1
 8003ff0:	3a01      	subs	r2, #1
 8003ff2:	0652      	lsls	r2, r2, #25
 8003ff4:	4311      	orrs	r1, r2
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ffa:	06d2      	lsls	r2, r2, #27
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	4912      	ldr	r1, [pc, #72]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8004000:	4313      	orrs	r3, r2
 8004002:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004004:	4b10      	ldr	r3, [pc, #64]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a0f      	ldr	r2, [pc, #60]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 800400a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800400e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004010:	4b0d      	ldr	r3, [pc, #52]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	4a0c      	ldr	r2, [pc, #48]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8004016:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800401a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800401c:	f7fd feae 	bl	8001d7c <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004024:	f7fd feaa 	bl	8001d7c <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e058      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004036:	4b04      	ldr	r3, [pc, #16]	; (8004048 <HAL_RCC_OscConfig+0x778>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0f0      	beq.n	8004024 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004042:	e050      	b.n	80040e6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e04f      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
 8004048:	40021000 	.word	0x40021000
 800404c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004050:	4b27      	ldr	r3, [pc, #156]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004058:	2b00      	cmp	r3, #0
 800405a:	d144      	bne.n	80040e6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800405c:	4b24      	ldr	r3, [pc, #144]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a23      	ldr	r2, [pc, #140]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 8004062:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004066:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004068:	4b21      	ldr	r3, [pc, #132]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	4a20      	ldr	r2, [pc, #128]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 800406e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004072:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004074:	f7fd fe82 	bl	8001d7c <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800407c:	f7fd fe7e 	bl	8001d7c <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e02c      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800408e:	4b18      	ldr	r3, [pc, #96]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0f0      	beq.n	800407c <HAL_RCC_OscConfig+0x7ac>
 800409a:	e024      	b.n	80040e6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	2b0c      	cmp	r3, #12
 80040a0:	d01f      	beq.n	80040e2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040a2:	4b13      	ldr	r3, [pc, #76]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a12      	ldr	r2, [pc, #72]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 80040a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ae:	f7fd fe65 	bl	8001d7c <HAL_GetTick>
 80040b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040b4:	e008      	b.n	80040c8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040b6:	f7fd fe61 	bl	8001d7c <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d901      	bls.n	80040c8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e00f      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040c8:	4b09      	ldr	r3, [pc, #36]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1f0      	bne.n	80040b6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80040d4:	4b06      	ldr	r3, [pc, #24]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 80040d6:	68da      	ldr	r2, [r3, #12]
 80040d8:	4905      	ldr	r1, [pc, #20]	; (80040f0 <HAL_RCC_OscConfig+0x820>)
 80040da:	4b06      	ldr	r3, [pc, #24]	; (80040f4 <HAL_RCC_OscConfig+0x824>)
 80040dc:	4013      	ands	r3, r2
 80040de:	60cb      	str	r3, [r1, #12]
 80040e0:	e001      	b.n	80040e6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e000      	b.n	80040e8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3720      	adds	r7, #32
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	40021000 	.word	0x40021000
 80040f4:	feeefffc 	.word	0xfeeefffc

080040f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e0e7      	b.n	80042dc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800410c:	4b75      	ldr	r3, [pc, #468]	; (80042e4 <HAL_RCC_ClockConfig+0x1ec>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0307 	and.w	r3, r3, #7
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	429a      	cmp	r2, r3
 8004118:	d910      	bls.n	800413c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800411a:	4b72      	ldr	r3, [pc, #456]	; (80042e4 <HAL_RCC_ClockConfig+0x1ec>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f023 0207 	bic.w	r2, r3, #7
 8004122:	4970      	ldr	r1, [pc, #448]	; (80042e4 <HAL_RCC_ClockConfig+0x1ec>)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	4313      	orrs	r3, r2
 8004128:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800412a:	4b6e      	ldr	r3, [pc, #440]	; (80042e4 <HAL_RCC_ClockConfig+0x1ec>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	429a      	cmp	r2, r3
 8004136:	d001      	beq.n	800413c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e0cf      	b.n	80042dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d010      	beq.n	800416a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	4b66      	ldr	r3, [pc, #408]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004154:	429a      	cmp	r2, r3
 8004156:	d908      	bls.n	800416a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004158:	4b63      	ldr	r3, [pc, #396]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	4960      	ldr	r1, [pc, #384]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004166:	4313      	orrs	r3, r2
 8004168:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b00      	cmp	r3, #0
 8004174:	d04c      	beq.n	8004210 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	2b03      	cmp	r3, #3
 800417c:	d107      	bne.n	800418e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800417e:	4b5a      	ldr	r3, [pc, #360]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d121      	bne.n	80041ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e0a6      	b.n	80042dc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	2b02      	cmp	r3, #2
 8004194:	d107      	bne.n	80041a6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004196:	4b54      	ldr	r3, [pc, #336]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d115      	bne.n	80041ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e09a      	b.n	80042dc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d107      	bne.n	80041be <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041ae:	4b4e      	ldr	r3, [pc, #312]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d109      	bne.n	80041ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e08e      	b.n	80042dc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041be:	4b4a      	ldr	r3, [pc, #296]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e086      	b.n	80042dc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80041ce:	4b46      	ldr	r3, [pc, #280]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f023 0203 	bic.w	r2, r3, #3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	4943      	ldr	r1, [pc, #268]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041e0:	f7fd fdcc 	bl	8001d7c <HAL_GetTick>
 80041e4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041e6:	e00a      	b.n	80041fe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e8:	f7fd fdc8 	bl	8001d7c <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e06e      	b.n	80042dc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041fe:	4b3a      	ldr	r3, [pc, #232]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f003 020c 	and.w	r2, r3, #12
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	429a      	cmp	r2, r3
 800420e:	d1eb      	bne.n	80041e8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d010      	beq.n	800423e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	4b31      	ldr	r3, [pc, #196]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004228:	429a      	cmp	r2, r3
 800422a:	d208      	bcs.n	800423e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800422c:	4b2e      	ldr	r3, [pc, #184]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	492b      	ldr	r1, [pc, #172]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800423a:	4313      	orrs	r3, r2
 800423c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800423e:	4b29      	ldr	r3, [pc, #164]	; (80042e4 <HAL_RCC_ClockConfig+0x1ec>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0307 	and.w	r3, r3, #7
 8004246:	683a      	ldr	r2, [r7, #0]
 8004248:	429a      	cmp	r2, r3
 800424a:	d210      	bcs.n	800426e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800424c:	4b25      	ldr	r3, [pc, #148]	; (80042e4 <HAL_RCC_ClockConfig+0x1ec>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f023 0207 	bic.w	r2, r3, #7
 8004254:	4923      	ldr	r1, [pc, #140]	; (80042e4 <HAL_RCC_ClockConfig+0x1ec>)
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	4313      	orrs	r3, r2
 800425a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800425c:	4b21      	ldr	r3, [pc, #132]	; (80042e4 <HAL_RCC_ClockConfig+0x1ec>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0307 	and.w	r3, r3, #7
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	429a      	cmp	r2, r3
 8004268:	d001      	beq.n	800426e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e036      	b.n	80042dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0304 	and.w	r3, r3, #4
 8004276:	2b00      	cmp	r3, #0
 8004278:	d008      	beq.n	800428c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800427a:	4b1b      	ldr	r3, [pc, #108]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	4918      	ldr	r1, [pc, #96]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 8004288:	4313      	orrs	r3, r2
 800428a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0308 	and.w	r3, r3, #8
 8004294:	2b00      	cmp	r3, #0
 8004296:	d009      	beq.n	80042ac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004298:	4b13      	ldr	r3, [pc, #76]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	00db      	lsls	r3, r3, #3
 80042a6:	4910      	ldr	r1, [pc, #64]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042ac:	f000 f824 	bl	80042f8 <HAL_RCC_GetSysClockFreq>
 80042b0:	4602      	mov	r2, r0
 80042b2:	4b0d      	ldr	r3, [pc, #52]	; (80042e8 <HAL_RCC_ClockConfig+0x1f0>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	091b      	lsrs	r3, r3, #4
 80042b8:	f003 030f 	and.w	r3, r3, #15
 80042bc:	490b      	ldr	r1, [pc, #44]	; (80042ec <HAL_RCC_ClockConfig+0x1f4>)
 80042be:	5ccb      	ldrb	r3, [r1, r3]
 80042c0:	f003 031f 	and.w	r3, r3, #31
 80042c4:	fa22 f303 	lsr.w	r3, r2, r3
 80042c8:	4a09      	ldr	r2, [pc, #36]	; (80042f0 <HAL_RCC_ClockConfig+0x1f8>)
 80042ca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80042cc:	4b09      	ldr	r3, [pc, #36]	; (80042f4 <HAL_RCC_ClockConfig+0x1fc>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fd fd03 	bl	8001cdc <HAL_InitTick>
 80042d6:	4603      	mov	r3, r0
 80042d8:	72fb      	strb	r3, [r7, #11]

  return status;
 80042da:	7afb      	ldrb	r3, [r7, #11]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	40022000 	.word	0x40022000
 80042e8:	40021000 	.word	0x40021000
 80042ec:	080097f8 	.word	0x080097f8
 80042f0:	20000000 	.word	0x20000000
 80042f4:	20000004 	.word	0x20000004

080042f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b089      	sub	sp, #36	; 0x24
 80042fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80042fe:	2300      	movs	r3, #0
 8004300:	61fb      	str	r3, [r7, #28]
 8004302:	2300      	movs	r3, #0
 8004304:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004306:	4b3e      	ldr	r3, [pc, #248]	; (8004400 <HAL_RCC_GetSysClockFreq+0x108>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 030c 	and.w	r3, r3, #12
 800430e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004310:	4b3b      	ldr	r3, [pc, #236]	; (8004400 <HAL_RCC_GetSysClockFreq+0x108>)
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	f003 0303 	and.w	r3, r3, #3
 8004318:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d005      	beq.n	800432c <HAL_RCC_GetSysClockFreq+0x34>
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	2b0c      	cmp	r3, #12
 8004324:	d121      	bne.n	800436a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d11e      	bne.n	800436a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800432c:	4b34      	ldr	r3, [pc, #208]	; (8004400 <HAL_RCC_GetSysClockFreq+0x108>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0308 	and.w	r3, r3, #8
 8004334:	2b00      	cmp	r3, #0
 8004336:	d107      	bne.n	8004348 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004338:	4b31      	ldr	r3, [pc, #196]	; (8004400 <HAL_RCC_GetSysClockFreq+0x108>)
 800433a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800433e:	0a1b      	lsrs	r3, r3, #8
 8004340:	f003 030f 	and.w	r3, r3, #15
 8004344:	61fb      	str	r3, [r7, #28]
 8004346:	e005      	b.n	8004354 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004348:	4b2d      	ldr	r3, [pc, #180]	; (8004400 <HAL_RCC_GetSysClockFreq+0x108>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	091b      	lsrs	r3, r3, #4
 800434e:	f003 030f 	and.w	r3, r3, #15
 8004352:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004354:	4a2b      	ldr	r2, [pc, #172]	; (8004404 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800435c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d10d      	bne.n	8004380 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004368:	e00a      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	2b04      	cmp	r3, #4
 800436e:	d102      	bne.n	8004376 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004370:	4b25      	ldr	r3, [pc, #148]	; (8004408 <HAL_RCC_GetSysClockFreq+0x110>)
 8004372:	61bb      	str	r3, [r7, #24]
 8004374:	e004      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	2b08      	cmp	r3, #8
 800437a:	d101      	bne.n	8004380 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800437c:	4b23      	ldr	r3, [pc, #140]	; (800440c <HAL_RCC_GetSysClockFreq+0x114>)
 800437e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	2b0c      	cmp	r3, #12
 8004384:	d134      	bne.n	80043f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004386:	4b1e      	ldr	r3, [pc, #120]	; (8004400 <HAL_RCC_GetSysClockFreq+0x108>)
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	f003 0303 	and.w	r3, r3, #3
 800438e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2b02      	cmp	r3, #2
 8004394:	d003      	beq.n	800439e <HAL_RCC_GetSysClockFreq+0xa6>
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2b03      	cmp	r3, #3
 800439a:	d003      	beq.n	80043a4 <HAL_RCC_GetSysClockFreq+0xac>
 800439c:	e005      	b.n	80043aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800439e:	4b1a      	ldr	r3, [pc, #104]	; (8004408 <HAL_RCC_GetSysClockFreq+0x110>)
 80043a0:	617b      	str	r3, [r7, #20]
      break;
 80043a2:	e005      	b.n	80043b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80043a4:	4b19      	ldr	r3, [pc, #100]	; (800440c <HAL_RCC_GetSysClockFreq+0x114>)
 80043a6:	617b      	str	r3, [r7, #20]
      break;
 80043a8:	e002      	b.n	80043b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	617b      	str	r3, [r7, #20]
      break;
 80043ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043b0:	4b13      	ldr	r3, [pc, #76]	; (8004400 <HAL_RCC_GetSysClockFreq+0x108>)
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	091b      	lsrs	r3, r3, #4
 80043b6:	f003 0307 	and.w	r3, r3, #7
 80043ba:	3301      	adds	r3, #1
 80043bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80043be:	4b10      	ldr	r3, [pc, #64]	; (8004400 <HAL_RCC_GetSysClockFreq+0x108>)
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	fb03 f202 	mul.w	r2, r3, r2
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043d6:	4b0a      	ldr	r3, [pc, #40]	; (8004400 <HAL_RCC_GetSysClockFreq+0x108>)
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	0e5b      	lsrs	r3, r3, #25
 80043dc:	f003 0303 	and.w	r3, r3, #3
 80043e0:	3301      	adds	r3, #1
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80043f0:	69bb      	ldr	r3, [r7, #24]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3724      	adds	r7, #36	; 0x24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	40021000 	.word	0x40021000
 8004404:	08009810 	.word	0x08009810
 8004408:	00f42400 	.word	0x00f42400
 800440c:	007a1200 	.word	0x007a1200

08004410 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004410:	b480      	push	{r7}
 8004412:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004414:	4b03      	ldr	r3, [pc, #12]	; (8004424 <HAL_RCC_GetHCLKFreq+0x14>)
 8004416:	681b      	ldr	r3, [r3, #0]
}
 8004418:	4618      	mov	r0, r3
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	20000000 	.word	0x20000000

08004428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800442c:	f7ff fff0 	bl	8004410 <HAL_RCC_GetHCLKFreq>
 8004430:	4602      	mov	r2, r0
 8004432:	4b06      	ldr	r3, [pc, #24]	; (800444c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	0a1b      	lsrs	r3, r3, #8
 8004438:	f003 0307 	and.w	r3, r3, #7
 800443c:	4904      	ldr	r1, [pc, #16]	; (8004450 <HAL_RCC_GetPCLK1Freq+0x28>)
 800443e:	5ccb      	ldrb	r3, [r1, r3]
 8004440:	f003 031f 	and.w	r3, r3, #31
 8004444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004448:	4618      	mov	r0, r3
 800444a:	bd80      	pop	{r7, pc}
 800444c:	40021000 	.word	0x40021000
 8004450:	08009808 	.word	0x08009808

08004454 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004458:	f7ff ffda 	bl	8004410 <HAL_RCC_GetHCLKFreq>
 800445c:	4602      	mov	r2, r0
 800445e:	4b06      	ldr	r3, [pc, #24]	; (8004478 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	0adb      	lsrs	r3, r3, #11
 8004464:	f003 0307 	and.w	r3, r3, #7
 8004468:	4904      	ldr	r1, [pc, #16]	; (800447c <HAL_RCC_GetPCLK2Freq+0x28>)
 800446a:	5ccb      	ldrb	r3, [r1, r3]
 800446c:	f003 031f 	and.w	r3, r3, #31
 8004470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004474:	4618      	mov	r0, r3
 8004476:	bd80      	pop	{r7, pc}
 8004478:	40021000 	.word	0x40021000
 800447c:	08009808 	.word	0x08009808

08004480 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004488:	2300      	movs	r3, #0
 800448a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800448c:	4b2a      	ldr	r3, [pc, #168]	; (8004538 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800448e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004490:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004498:	f7ff f9b6 	bl	8003808 <HAL_PWREx_GetVoltageRange>
 800449c:	6178      	str	r0, [r7, #20]
 800449e:	e014      	b.n	80044ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80044a0:	4b25      	ldr	r3, [pc, #148]	; (8004538 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a4:	4a24      	ldr	r2, [pc, #144]	; (8004538 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044aa:	6593      	str	r3, [r2, #88]	; 0x58
 80044ac:	4b22      	ldr	r3, [pc, #136]	; (8004538 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044b4:	60fb      	str	r3, [r7, #12]
 80044b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80044b8:	f7ff f9a6 	bl	8003808 <HAL_PWREx_GetVoltageRange>
 80044bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80044be:	4b1e      	ldr	r3, [pc, #120]	; (8004538 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044c2:	4a1d      	ldr	r2, [pc, #116]	; (8004538 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044c8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044d0:	d10b      	bne.n	80044ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b80      	cmp	r3, #128	; 0x80
 80044d6:	d919      	bls.n	800450c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2ba0      	cmp	r3, #160	; 0xa0
 80044dc:	d902      	bls.n	80044e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044de:	2302      	movs	r3, #2
 80044e0:	613b      	str	r3, [r7, #16]
 80044e2:	e013      	b.n	800450c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80044e4:	2301      	movs	r3, #1
 80044e6:	613b      	str	r3, [r7, #16]
 80044e8:	e010      	b.n	800450c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2b80      	cmp	r3, #128	; 0x80
 80044ee:	d902      	bls.n	80044f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80044f0:	2303      	movs	r3, #3
 80044f2:	613b      	str	r3, [r7, #16]
 80044f4:	e00a      	b.n	800450c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b80      	cmp	r3, #128	; 0x80
 80044fa:	d102      	bne.n	8004502 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80044fc:	2302      	movs	r3, #2
 80044fe:	613b      	str	r3, [r7, #16]
 8004500:	e004      	b.n	800450c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b70      	cmp	r3, #112	; 0x70
 8004506:	d101      	bne.n	800450c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004508:	2301      	movs	r3, #1
 800450a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800450c:	4b0b      	ldr	r3, [pc, #44]	; (800453c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f023 0207 	bic.w	r2, r3, #7
 8004514:	4909      	ldr	r1, [pc, #36]	; (800453c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	4313      	orrs	r3, r2
 800451a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800451c:	4b07      	ldr	r3, [pc, #28]	; (800453c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0307 	and.w	r3, r3, #7
 8004524:	693a      	ldr	r2, [r7, #16]
 8004526:	429a      	cmp	r2, r3
 8004528:	d001      	beq.n	800452e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e000      	b.n	8004530 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3718      	adds	r7, #24
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40021000 	.word	0x40021000
 800453c:	40022000 	.word	0x40022000

08004540 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004548:	2300      	movs	r3, #0
 800454a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800454c:	2300      	movs	r3, #0
 800454e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004558:	2b00      	cmp	r3, #0
 800455a:	d031      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004560:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004564:	d01a      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004566:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800456a:	d814      	bhi.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800456c:	2b00      	cmp	r3, #0
 800456e:	d009      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004570:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004574:	d10f      	bne.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004576:	4b5d      	ldr	r3, [pc, #372]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	4a5c      	ldr	r2, [pc, #368]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800457c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004580:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004582:	e00c      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	3304      	adds	r3, #4
 8004588:	2100      	movs	r1, #0
 800458a:	4618      	mov	r0, r3
 800458c:	f000 fa22 	bl	80049d4 <RCCEx_PLLSAI1_Config>
 8004590:	4603      	mov	r3, r0
 8004592:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004594:	e003      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	74fb      	strb	r3, [r7, #19]
      break;
 800459a:	e000      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800459c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800459e:	7cfb      	ldrb	r3, [r7, #19]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10b      	bne.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045a4:	4b51      	ldr	r3, [pc, #324]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b2:	494e      	ldr	r1, [pc, #312]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80045ba:	e001      	b.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045bc:	7cfb      	ldrb	r3, [r7, #19]
 80045be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f000 809e 	beq.w	800470a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045ce:	2300      	movs	r3, #0
 80045d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045d2:	4b46      	ldr	r3, [pc, #280]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80045de:	2301      	movs	r3, #1
 80045e0:	e000      	b.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80045e2:	2300      	movs	r3, #0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00d      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045e8:	4b40      	ldr	r3, [pc, #256]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ec:	4a3f      	ldr	r2, [pc, #252]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045f2:	6593      	str	r3, [r2, #88]	; 0x58
 80045f4:	4b3d      	ldr	r3, [pc, #244]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045fc:	60bb      	str	r3, [r7, #8]
 80045fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004600:	2301      	movs	r3, #1
 8004602:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004604:	4b3a      	ldr	r3, [pc, #232]	; (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a39      	ldr	r2, [pc, #228]	; (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800460a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800460e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004610:	f7fd fbb4 	bl	8001d7c <HAL_GetTick>
 8004614:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004616:	e009      	b.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004618:	f7fd fbb0 	bl	8001d7c <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d902      	bls.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	74fb      	strb	r3, [r7, #19]
        break;
 800462a:	e005      	b.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800462c:	4b30      	ldr	r3, [pc, #192]	; (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004634:	2b00      	cmp	r3, #0
 8004636:	d0ef      	beq.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004638:	7cfb      	ldrb	r3, [r7, #19]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d15a      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800463e:	4b2b      	ldr	r3, [pc, #172]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004644:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004648:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d01e      	beq.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	429a      	cmp	r2, r3
 8004658:	d019      	beq.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800465a:	4b24      	ldr	r3, [pc, #144]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800465c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004660:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004664:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004666:	4b21      	ldr	r3, [pc, #132]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800466c:	4a1f      	ldr	r2, [pc, #124]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800466e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004672:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004676:	4b1d      	ldr	r3, [pc, #116]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800467c:	4a1b      	ldr	r2, [pc, #108]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800467e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004682:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004686:	4a19      	ldr	r2, [pc, #100]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f003 0301 	and.w	r3, r3, #1
 8004694:	2b00      	cmp	r3, #0
 8004696:	d016      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004698:	f7fd fb70 	bl	8001d7c <HAL_GetTick>
 800469c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800469e:	e00b      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a0:	f7fd fb6c 	bl	8001d7c <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d902      	bls.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	74fb      	strb	r3, [r7, #19]
            break;
 80046b6:	e006      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046b8:	4b0c      	ldr	r3, [pc, #48]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d0ec      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80046c6:	7cfb      	ldrb	r3, [r7, #19]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d10b      	bne.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046cc:	4b07      	ldr	r3, [pc, #28]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046da:	4904      	ldr	r1, [pc, #16]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80046e2:	e009      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046e4:	7cfb      	ldrb	r3, [r7, #19]
 80046e6:	74bb      	strb	r3, [r7, #18]
 80046e8:	e006      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80046ea:	bf00      	nop
 80046ec:	40021000 	.word	0x40021000
 80046f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f4:	7cfb      	ldrb	r3, [r7, #19]
 80046f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046f8:	7c7b      	ldrb	r3, [r7, #17]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d105      	bne.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046fe:	4b8d      	ldr	r3, [pc, #564]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004702:	4a8c      	ldr	r2, [pc, #560]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004704:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004708:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00a      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004716:	4b87      	ldr	r3, [pc, #540]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800471c:	f023 0203 	bic.w	r2, r3, #3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	4983      	ldr	r1, [pc, #524]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004726:	4313      	orrs	r3, r2
 8004728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0302 	and.w	r3, r3, #2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00a      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004738:	4b7e      	ldr	r3, [pc, #504]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800473a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800473e:	f023 020c 	bic.w	r2, r3, #12
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004746:	497b      	ldr	r1, [pc, #492]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0304 	and.w	r3, r3, #4
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00a      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800475a:	4b76      	ldr	r3, [pc, #472]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800475c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004760:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004768:	4972      	ldr	r1, [pc, #456]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800476a:	4313      	orrs	r3, r2
 800476c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0320 	and.w	r3, r3, #32
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00a      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800477c:	4b6d      	ldr	r3, [pc, #436]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800477e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004782:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478a:	496a      	ldr	r1, [pc, #424]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800478c:	4313      	orrs	r3, r2
 800478e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00a      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800479e:	4b65      	ldr	r3, [pc, #404]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047a4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ac:	4961      	ldr	r1, [pc, #388]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00a      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80047c0:	4b5c      	ldr	r3, [pc, #368]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	4959      	ldr	r1, [pc, #356]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00a      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047e2:	4b54      	ldr	r3, [pc, #336]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f0:	4950      	ldr	r1, [pc, #320]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00a      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004804:	4b4b      	ldr	r3, [pc, #300]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800480a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004812:	4948      	ldr	r1, [pc, #288]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004814:	4313      	orrs	r3, r2
 8004816:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00a      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004826:	4b43      	ldr	r3, [pc, #268]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004828:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800482c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004834:	493f      	ldr	r1, [pc, #252]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004836:	4313      	orrs	r3, r2
 8004838:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d028      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004848:	4b3a      	ldr	r3, [pc, #232]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800484a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004856:	4937      	ldr	r1, [pc, #220]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004858:	4313      	orrs	r3, r2
 800485a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004862:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004866:	d106      	bne.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004868:	4b32      	ldr	r3, [pc, #200]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	4a31      	ldr	r2, [pc, #196]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800486e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004872:	60d3      	str	r3, [r2, #12]
 8004874:	e011      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800487a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800487e:	d10c      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3304      	adds	r3, #4
 8004884:	2101      	movs	r1, #1
 8004886:	4618      	mov	r0, r3
 8004888:	f000 f8a4 	bl	80049d4 <RCCEx_PLLSAI1_Config>
 800488c:	4603      	mov	r3, r0
 800488e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004890:	7cfb      	ldrb	r3, [r7, #19]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d001      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004896:	7cfb      	ldrb	r3, [r7, #19]
 8004898:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d028      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048a6:	4b23      	ldr	r3, [pc, #140]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ac:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048b4:	491f      	ldr	r1, [pc, #124]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048c4:	d106      	bne.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048c6:	4b1b      	ldr	r3, [pc, #108]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	4a1a      	ldr	r2, [pc, #104]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048d0:	60d3      	str	r3, [r2, #12]
 80048d2:	e011      	b.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048dc:	d10c      	bne.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	3304      	adds	r3, #4
 80048e2:	2101      	movs	r1, #1
 80048e4:	4618      	mov	r0, r3
 80048e6:	f000 f875 	bl	80049d4 <RCCEx_PLLSAI1_Config>
 80048ea:	4603      	mov	r3, r0
 80048ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048ee:	7cfb      	ldrb	r3, [r7, #19]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80048f4:	7cfb      	ldrb	r3, [r7, #19]
 80048f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d02b      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004904:	4b0b      	ldr	r3, [pc, #44]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800490a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004912:	4908      	ldr	r1, [pc, #32]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004914:	4313      	orrs	r3, r2
 8004916:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800491e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004922:	d109      	bne.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004924:	4b03      	ldr	r3, [pc, #12]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	4a02      	ldr	r2, [pc, #8]	; (8004934 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800492a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800492e:	60d3      	str	r3, [r2, #12]
 8004930:	e014      	b.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004932:	bf00      	nop
 8004934:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800493c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004940:	d10c      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	3304      	adds	r3, #4
 8004946:	2101      	movs	r1, #1
 8004948:	4618      	mov	r0, r3
 800494a:	f000 f843 	bl	80049d4 <RCCEx_PLLSAI1_Config>
 800494e:	4603      	mov	r3, r0
 8004950:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004952:	7cfb      	ldrb	r3, [r7, #19]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d001      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8004958:	7cfb      	ldrb	r3, [r7, #19]
 800495a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d01c      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004968:	4b19      	ldr	r3, [pc, #100]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800496a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004976:	4916      	ldr	r1, [pc, #88]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004978:	4313      	orrs	r3, r2
 800497a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004982:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004986:	d10c      	bne.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	3304      	adds	r3, #4
 800498c:	2102      	movs	r1, #2
 800498e:	4618      	mov	r0, r3
 8004990:	f000 f820 	bl	80049d4 <RCCEx_PLLSAI1_Config>
 8004994:	4603      	mov	r3, r0
 8004996:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004998:	7cfb      	ldrb	r3, [r7, #19]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800499e:	7cfb      	ldrb	r3, [r7, #19]
 80049a0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d00a      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049ae:	4b08      	ldr	r3, [pc, #32]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b4:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049bc:	4904      	ldr	r1, [pc, #16]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80049c4:	7cbb      	ldrb	r3, [r7, #18]
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3718      	adds	r7, #24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	40021000 	.word	0x40021000

080049d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049de:	2300      	movs	r3, #0
 80049e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049e2:	4b74      	ldr	r3, [pc, #464]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	f003 0303 	and.w	r3, r3, #3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d018      	beq.n	8004a20 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80049ee:	4b71      	ldr	r3, [pc, #452]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	f003 0203 	and.w	r2, r3, #3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d10d      	bne.n	8004a1a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
       ||
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d009      	beq.n	8004a1a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a06:	4b6b      	ldr	r3, [pc, #428]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	091b      	lsrs	r3, r3, #4
 8004a0c:	f003 0307 	and.w	r3, r3, #7
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
       ||
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d047      	beq.n	8004aaa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	73fb      	strb	r3, [r7, #15]
 8004a1e:	e044      	b.n	8004aaa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2b03      	cmp	r3, #3
 8004a26:	d018      	beq.n	8004a5a <RCCEx_PLLSAI1_Config+0x86>
 8004a28:	2b03      	cmp	r3, #3
 8004a2a:	d825      	bhi.n	8004a78 <RCCEx_PLLSAI1_Config+0xa4>
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d002      	beq.n	8004a36 <RCCEx_PLLSAI1_Config+0x62>
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d009      	beq.n	8004a48 <RCCEx_PLLSAI1_Config+0x74>
 8004a34:	e020      	b.n	8004a78 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a36:	4b5f      	ldr	r3, [pc, #380]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d11d      	bne.n	8004a7e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a46:	e01a      	b.n	8004a7e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a48:	4b5a      	ldr	r3, [pc, #360]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d116      	bne.n	8004a82 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a58:	e013      	b.n	8004a82 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a5a:	4b56      	ldr	r3, [pc, #344]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d10f      	bne.n	8004a86 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a66:	4b53      	ldr	r3, [pc, #332]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d109      	bne.n	8004a86 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a76:	e006      	b.n	8004a86 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a7c:	e004      	b.n	8004a88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a7e:	bf00      	nop
 8004a80:	e002      	b.n	8004a88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a82:	bf00      	nop
 8004a84:	e000      	b.n	8004a88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a86:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a88:	7bfb      	ldrb	r3, [r7, #15]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10d      	bne.n	8004aaa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a8e:	4b49      	ldr	r3, [pc, #292]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6819      	ldr	r1, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	011b      	lsls	r3, r3, #4
 8004aa2:	430b      	orrs	r3, r1
 8004aa4:	4943      	ldr	r1, [pc, #268]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004aaa:	7bfb      	ldrb	r3, [r7, #15]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d17c      	bne.n	8004baa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004ab0:	4b40      	ldr	r3, [pc, #256]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a3f      	ldr	r2, [pc, #252]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ab6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004aba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004abc:	f7fd f95e 	bl	8001d7c <HAL_GetTick>
 8004ac0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ac2:	e009      	b.n	8004ad8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ac4:	f7fd f95a 	bl	8001d7c <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d902      	bls.n	8004ad8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	73fb      	strb	r3, [r7, #15]
        break;
 8004ad6:	e005      	b.n	8004ae4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ad8:	4b36      	ldr	r3, [pc, #216]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1ef      	bne.n	8004ac4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004ae4:	7bfb      	ldrb	r3, [r7, #15]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d15f      	bne.n	8004baa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d110      	bne.n	8004b12 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004af0:	4b30      	ldr	r3, [pc, #192]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004af8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6892      	ldr	r2, [r2, #8]
 8004b00:	0211      	lsls	r1, r2, #8
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	68d2      	ldr	r2, [r2, #12]
 8004b06:	06d2      	lsls	r2, r2, #27
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	492a      	ldr	r1, [pc, #168]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	610b      	str	r3, [r1, #16]
 8004b10:	e027      	b.n	8004b62 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d112      	bne.n	8004b3e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b18:	4b26      	ldr	r3, [pc, #152]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004b20:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6892      	ldr	r2, [r2, #8]
 8004b28:	0211      	lsls	r1, r2, #8
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	6912      	ldr	r2, [r2, #16]
 8004b2e:	0852      	lsrs	r2, r2, #1
 8004b30:	3a01      	subs	r2, #1
 8004b32:	0552      	lsls	r2, r2, #21
 8004b34:	430a      	orrs	r2, r1
 8004b36:	491f      	ldr	r1, [pc, #124]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	610b      	str	r3, [r1, #16]
 8004b3c:	e011      	b.n	8004b62 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b3e:	4b1d      	ldr	r3, [pc, #116]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004b46:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	6892      	ldr	r2, [r2, #8]
 8004b4e:	0211      	lsls	r1, r2, #8
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	6952      	ldr	r2, [r2, #20]
 8004b54:	0852      	lsrs	r2, r2, #1
 8004b56:	3a01      	subs	r2, #1
 8004b58:	0652      	lsls	r2, r2, #25
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	4915      	ldr	r1, [pc, #84]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b62:	4b14      	ldr	r3, [pc, #80]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a13      	ldr	r2, [pc, #76]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b68:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b6c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b6e:	f7fd f905 	bl	8001d7c <HAL_GetTick>
 8004b72:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b74:	e009      	b.n	8004b8a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b76:	f7fd f901 	bl	8001d7c <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d902      	bls.n	8004b8a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	73fb      	strb	r3, [r7, #15]
          break;
 8004b88:	e005      	b.n	8004b96 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b8a:	4b0a      	ldr	r3, [pc, #40]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d0ef      	beq.n	8004b76 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004b96:	7bfb      	ldrb	r3, [r7, #15]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d106      	bne.n	8004baa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004b9c:	4b05      	ldr	r3, [pc, #20]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b9e:	691a      	ldr	r2, [r3, #16]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	4903      	ldr	r1, [pc, #12]	; (8004bb4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3710      	adds	r7, #16
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40021000 	.word	0x40021000

08004bb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d101      	bne.n	8004bca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e049      	b.n	8004c5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d106      	bne.n	8004be4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f7fc fe9e 	bl	8001920 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2202      	movs	r2, #2
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	3304      	adds	r3, #4
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	4610      	mov	r0, r2
 8004bf8:	f000 fa32 	bl	8005060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b084      	sub	sp, #16
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	f003 0302 	and.w	r3, r3, #2
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d020      	beq.n	8004cca <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d01b      	beq.n	8004cca <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f06f 0202 	mvn.w	r2, #2
 8004c9a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	f003 0303 	and.w	r3, r3, #3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d003      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f9b7 	bl	8005024 <HAL_TIM_IC_CaptureCallback>
 8004cb6:	e005      	b.n	8004cc4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 f9a9 	bl	8005010 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f9ba 	bl	8005038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	f003 0304 	and.w	r3, r3, #4
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d020      	beq.n	8004d16 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 0304 	and.w	r3, r3, #4
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d01b      	beq.n	8004d16 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f06f 0204 	mvn.w	r2, #4
 8004ce6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 f991 	bl	8005024 <HAL_TIM_IC_CaptureCallback>
 8004d02:	e005      	b.n	8004d10 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 f983 	bl	8005010 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f994 	bl	8005038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f003 0308 	and.w	r3, r3, #8
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d020      	beq.n	8004d62 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f003 0308 	and.w	r3, r3, #8
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d01b      	beq.n	8004d62 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f06f 0208 	mvn.w	r2, #8
 8004d32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2204      	movs	r2, #4
 8004d38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	69db      	ldr	r3, [r3, #28]
 8004d40:	f003 0303 	and.w	r3, r3, #3
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 f96b 	bl	8005024 <HAL_TIM_IC_CaptureCallback>
 8004d4e:	e005      	b.n	8004d5c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f95d 	bl	8005010 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 f96e 	bl	8005038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f003 0310 	and.w	r3, r3, #16
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d020      	beq.n	8004dae <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f003 0310 	and.w	r3, r3, #16
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d01b      	beq.n	8004dae <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f06f 0210 	mvn.w	r2, #16
 8004d7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2208      	movs	r2, #8
 8004d84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d003      	beq.n	8004d9c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f000 f945 	bl	8005024 <HAL_TIM_IC_CaptureCallback>
 8004d9a:	e005      	b.n	8004da8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 f937 	bl	8005010 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 f948 	bl	8005038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f003 0301 	and.w	r3, r3, #1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00c      	beq.n	8004dd2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d007      	beq.n	8004dd2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f06f 0201 	mvn.w	r2, #1
 8004dca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 f915 	bl	8004ffc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00c      	beq.n	8004df6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d007      	beq.n	8004df6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004dee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 faa3 	bl	800533c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00c      	beq.n	8004e1a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d007      	beq.n	8004e1a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004e12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 fa9b 	bl	8005350 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d00c      	beq.n	8004e3e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d007      	beq.n	8004e3e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 f907 	bl	800504c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	f003 0320 	and.w	r3, r3, #32
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00c      	beq.n	8004e62 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f003 0320 	and.w	r3, r3, #32
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d007      	beq.n	8004e62 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f06f 0220 	mvn.w	r2, #32
 8004e5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fa63 	bl	8005328 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	b084      	sub	sp, #16
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
 8004e72:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e74:	2300      	movs	r3, #0
 8004e76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_TIM_ConfigClockSource+0x1c>
 8004e82:	2302      	movs	r3, #2
 8004e84:	e0b6      	b.n	8004ff4 <HAL_TIM_ConfigClockSource+0x18a>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2202      	movs	r2, #2
 8004e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ea4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ea8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004eb0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ec2:	d03e      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0xd8>
 8004ec4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ec8:	f200 8087 	bhi.w	8004fda <HAL_TIM_ConfigClockSource+0x170>
 8004ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed0:	f000 8086 	beq.w	8004fe0 <HAL_TIM_ConfigClockSource+0x176>
 8004ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed8:	d87f      	bhi.n	8004fda <HAL_TIM_ConfigClockSource+0x170>
 8004eda:	2b70      	cmp	r3, #112	; 0x70
 8004edc:	d01a      	beq.n	8004f14 <HAL_TIM_ConfigClockSource+0xaa>
 8004ede:	2b70      	cmp	r3, #112	; 0x70
 8004ee0:	d87b      	bhi.n	8004fda <HAL_TIM_ConfigClockSource+0x170>
 8004ee2:	2b60      	cmp	r3, #96	; 0x60
 8004ee4:	d050      	beq.n	8004f88 <HAL_TIM_ConfigClockSource+0x11e>
 8004ee6:	2b60      	cmp	r3, #96	; 0x60
 8004ee8:	d877      	bhi.n	8004fda <HAL_TIM_ConfigClockSource+0x170>
 8004eea:	2b50      	cmp	r3, #80	; 0x50
 8004eec:	d03c      	beq.n	8004f68 <HAL_TIM_ConfigClockSource+0xfe>
 8004eee:	2b50      	cmp	r3, #80	; 0x50
 8004ef0:	d873      	bhi.n	8004fda <HAL_TIM_ConfigClockSource+0x170>
 8004ef2:	2b40      	cmp	r3, #64	; 0x40
 8004ef4:	d058      	beq.n	8004fa8 <HAL_TIM_ConfigClockSource+0x13e>
 8004ef6:	2b40      	cmp	r3, #64	; 0x40
 8004ef8:	d86f      	bhi.n	8004fda <HAL_TIM_ConfigClockSource+0x170>
 8004efa:	2b30      	cmp	r3, #48	; 0x30
 8004efc:	d064      	beq.n	8004fc8 <HAL_TIM_ConfigClockSource+0x15e>
 8004efe:	2b30      	cmp	r3, #48	; 0x30
 8004f00:	d86b      	bhi.n	8004fda <HAL_TIM_ConfigClockSource+0x170>
 8004f02:	2b20      	cmp	r3, #32
 8004f04:	d060      	beq.n	8004fc8 <HAL_TIM_ConfigClockSource+0x15e>
 8004f06:	2b20      	cmp	r3, #32
 8004f08:	d867      	bhi.n	8004fda <HAL_TIM_ConfigClockSource+0x170>
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d05c      	beq.n	8004fc8 <HAL_TIM_ConfigClockSource+0x15e>
 8004f0e:	2b10      	cmp	r3, #16
 8004f10:	d05a      	beq.n	8004fc8 <HAL_TIM_ConfigClockSource+0x15e>
 8004f12:	e062      	b.n	8004fda <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f24:	f000 f97a 	bl	800521c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f36:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68ba      	ldr	r2, [r7, #8]
 8004f3e:	609a      	str	r2, [r3, #8]
      break;
 8004f40:	e04f      	b.n	8004fe2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f52:	f000 f963 	bl	800521c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689a      	ldr	r2, [r3, #8]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f64:	609a      	str	r2, [r3, #8]
      break;
 8004f66:	e03c      	b.n	8004fe2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f74:	461a      	mov	r2, r3
 8004f76:	f000 f8d7 	bl	8005128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2150      	movs	r1, #80	; 0x50
 8004f80:	4618      	mov	r0, r3
 8004f82:	f000 f930 	bl	80051e6 <TIM_ITRx_SetConfig>
      break;
 8004f86:	e02c      	b.n	8004fe2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f94:	461a      	mov	r2, r3
 8004f96:	f000 f8f6 	bl	8005186 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2160      	movs	r1, #96	; 0x60
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 f920 	bl	80051e6 <TIM_ITRx_SetConfig>
      break;
 8004fa6:	e01c      	b.n	8004fe2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	f000 f8b7 	bl	8005128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2140      	movs	r1, #64	; 0x40
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 f910 	bl	80051e6 <TIM_ITRx_SetConfig>
      break;
 8004fc6:	e00c      	b.n	8004fe2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	f000 f907 	bl	80051e6 <TIM_ITRx_SetConfig>
      break;
 8004fd8:	e003      	b.n	8004fe2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	73fb      	strb	r3, [r7, #15]
      break;
 8004fde:	e000      	b.n	8004fe2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004fe0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005040:	bf00      	nop
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800504c:	b480      	push	{r7}
 800504e:	b083      	sub	sp, #12
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr

08005060 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a2a      	ldr	r2, [pc, #168]	; (800511c <TIM_Base_SetConfig+0xbc>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d003      	beq.n	8005080 <TIM_Base_SetConfig+0x20>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800507e:	d108      	bne.n	8005092 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005086:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	68fa      	ldr	r2, [r7, #12]
 800508e:	4313      	orrs	r3, r2
 8005090:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a21      	ldr	r2, [pc, #132]	; (800511c <TIM_Base_SetConfig+0xbc>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d00b      	beq.n	80050b2 <TIM_Base_SetConfig+0x52>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050a0:	d007      	beq.n	80050b2 <TIM_Base_SetConfig+0x52>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a1e      	ldr	r2, [pc, #120]	; (8005120 <TIM_Base_SetConfig+0xc0>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d003      	beq.n	80050b2 <TIM_Base_SetConfig+0x52>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a1d      	ldr	r2, [pc, #116]	; (8005124 <TIM_Base_SetConfig+0xc4>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d108      	bne.n	80050c4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	689a      	ldr	r2, [r3, #8]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a0c      	ldr	r2, [pc, #48]	; (800511c <TIM_Base_SetConfig+0xbc>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d007      	beq.n	8005100 <TIM_Base_SetConfig+0xa0>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a0b      	ldr	r2, [pc, #44]	; (8005120 <TIM_Base_SetConfig+0xc0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d003      	beq.n	8005100 <TIM_Base_SetConfig+0xa0>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a0a      	ldr	r2, [pc, #40]	; (8005124 <TIM_Base_SetConfig+0xc4>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d103      	bne.n	8005108 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	691a      	ldr	r2, [r3, #16]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	615a      	str	r2, [r3, #20]
}
 800510e:	bf00      	nop
 8005110:	3714      	adds	r7, #20
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	40012c00 	.word	0x40012c00
 8005120:	40014000 	.word	0x40014000
 8005124:	40014400 	.word	0x40014400

08005128 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6a1b      	ldr	r3, [r3, #32]
 8005138:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	f023 0201 	bic.w	r2, r3, #1
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005152:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	4313      	orrs	r3, r2
 800515c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f023 030a 	bic.w	r3, r3, #10
 8005164:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	621a      	str	r2, [r3, #32]
}
 800517a:	bf00      	nop
 800517c:	371c      	adds	r7, #28
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005186:	b480      	push	{r7}
 8005188:	b087      	sub	sp, #28
 800518a:	af00      	add	r7, sp, #0
 800518c:	60f8      	str	r0, [r7, #12]
 800518e:	60b9      	str	r1, [r7, #8]
 8005190:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	f023 0210 	bic.w	r2, r3, #16
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	031b      	lsls	r3, r3, #12
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	011b      	lsls	r3, r3, #4
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	621a      	str	r2, [r3, #32]
}
 80051da:	bf00      	nop
 80051dc:	371c      	adds	r7, #28
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b085      	sub	sp, #20
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
 80051ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051fe:	683a      	ldr	r2, [r7, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	4313      	orrs	r3, r2
 8005204:	f043 0307 	orr.w	r3, r3, #7
 8005208:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	609a      	str	r2, [r3, #8]
}
 8005210:	bf00      	nop
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800521c:	b480      	push	{r7}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
 8005228:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005236:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	021a      	lsls	r2, r3, #8
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	431a      	orrs	r2, r3
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	4313      	orrs	r3, r2
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	4313      	orrs	r3, r2
 8005248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	609a      	str	r2, [r3, #8]
}
 8005250:	bf00      	nop
 8005252:	371c      	adds	r7, #28
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800526c:	2b01      	cmp	r3, #1
 800526e:	d101      	bne.n	8005274 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005270:	2302      	movs	r3, #2
 8005272:	e04f      	b.n	8005314 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2202      	movs	r2, #2
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a21      	ldr	r2, [pc, #132]	; (8005320 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d108      	bne.n	80052b0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80052a4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a14      	ldr	r2, [pc, #80]	; (8005320 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d009      	beq.n	80052e8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052dc:	d004      	beq.n	80052e8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a10      	ldr	r2, [pc, #64]	; (8005324 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d10c      	bne.n	8005302 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	68ba      	ldr	r2, [r7, #8]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3714      	adds	r7, #20
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr
 8005320:	40012c00 	.word	0x40012c00
 8005324:	40014000 	.word	0x40014000

08005328 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e040      	b.n	80053f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800537a:	2b00      	cmp	r3, #0
 800537c:	d106      	bne.n	800538c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f7fc faee 	bl	8001968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2224      	movs	r2, #36	; 0x24
 8005390:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 0201 	bic.w	r2, r2, #1
 80053a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d002      	beq.n	80053b0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 fb0c 	bl	80059c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 f8af 	bl	8005514 <UART_SetConfig>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d101      	bne.n	80053c0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e01b      	b.n	80053f8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689a      	ldr	r2, [r3, #8]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0201 	orr.w	r2, r2, #1
 80053ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 fb8b 	bl	8005b0c <UART_CheckIdleState>
 80053f6:	4603      	mov	r3, r0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3708      	adds	r7, #8
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b08a      	sub	sp, #40	; 0x28
 8005404:	af02      	add	r7, sp, #8
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	603b      	str	r3, [r7, #0]
 800540c:	4613      	mov	r3, r2
 800540e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005414:	2b20      	cmp	r3, #32
 8005416:	d178      	bne.n	800550a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d002      	beq.n	8005424 <HAL_UART_Transmit+0x24>
 800541e:	88fb      	ldrh	r3, [r7, #6]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d101      	bne.n	8005428 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e071      	b.n	800550c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2221      	movs	r2, #33	; 0x21
 8005434:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005436:	f7fc fca1 	bl	8001d7c <HAL_GetTick>
 800543a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	88fa      	ldrh	r2, [r7, #6]
 8005440:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	88fa      	ldrh	r2, [r7, #6]
 8005448:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005454:	d108      	bne.n	8005468 <HAL_UART_Transmit+0x68>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d104      	bne.n	8005468 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800545e:	2300      	movs	r3, #0
 8005460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	61bb      	str	r3, [r7, #24]
 8005466:	e003      	b.n	8005470 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800546c:	2300      	movs	r3, #0
 800546e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005470:	e030      	b.n	80054d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	2200      	movs	r2, #0
 800547a:	2180      	movs	r1, #128	; 0x80
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 fbed 	bl	8005c5c <UART_WaitOnFlagUntilTimeout>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d004      	beq.n	8005492 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2220      	movs	r2, #32
 800548c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e03c      	b.n	800550c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d10b      	bne.n	80054b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	881a      	ldrh	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054a4:	b292      	uxth	r2, r2
 80054a6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	3302      	adds	r3, #2
 80054ac:	61bb      	str	r3, [r7, #24]
 80054ae:	e008      	b.n	80054c2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	781a      	ldrb	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	b292      	uxth	r2, r2
 80054ba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	3301      	adds	r3, #1
 80054c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	3b01      	subs	r3, #1
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80054da:	b29b      	uxth	r3, r3
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1c8      	bne.n	8005472 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	9300      	str	r3, [sp, #0]
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	2200      	movs	r2, #0
 80054e8:	2140      	movs	r1, #64	; 0x40
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f000 fbb6 	bl	8005c5c <UART_WaitOnFlagUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d004      	beq.n	8005500 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2220      	movs	r2, #32
 80054fa:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e005      	b.n	800550c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2220      	movs	r2, #32
 8005504:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005506:	2300      	movs	r3, #0
 8005508:	e000      	b.n	800550c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800550a:	2302      	movs	r3, #2
  }
}
 800550c:	4618      	mov	r0, r3
 800550e:	3720      	adds	r7, #32
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005518:	b08a      	sub	sp, #40	; 0x28
 800551a:	af00      	add	r7, sp, #0
 800551c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800551e:	2300      	movs	r3, #0
 8005520:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	689a      	ldr	r2, [r3, #8]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	431a      	orrs	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	431a      	orrs	r2, r3
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	69db      	ldr	r3, [r3, #28]
 8005538:	4313      	orrs	r3, r2
 800553a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	4b9e      	ldr	r3, [pc, #632]	; (80057bc <UART_SetConfig+0x2a8>)
 8005544:	4013      	ands	r3, r2
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	6812      	ldr	r2, [r2, #0]
 800554a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800554c:	430b      	orrs	r3, r1
 800554e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	68da      	ldr	r2, [r3, #12]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a93      	ldr	r2, [pc, #588]	; (80057c0 <UART_SetConfig+0x2ac>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d004      	beq.n	8005580 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800557c:	4313      	orrs	r3, r2
 800557e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005590:	430a      	orrs	r2, r1
 8005592:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a8a      	ldr	r2, [pc, #552]	; (80057c4 <UART_SetConfig+0x2b0>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d126      	bne.n	80055ec <UART_SetConfig+0xd8>
 800559e:	4b8a      	ldr	r3, [pc, #552]	; (80057c8 <UART_SetConfig+0x2b4>)
 80055a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055a4:	f003 0303 	and.w	r3, r3, #3
 80055a8:	2b03      	cmp	r3, #3
 80055aa:	d81b      	bhi.n	80055e4 <UART_SetConfig+0xd0>
 80055ac:	a201      	add	r2, pc, #4	; (adr r2, 80055b4 <UART_SetConfig+0xa0>)
 80055ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b2:	bf00      	nop
 80055b4:	080055c5 	.word	0x080055c5
 80055b8:	080055d5 	.word	0x080055d5
 80055bc:	080055cd 	.word	0x080055cd
 80055c0:	080055dd 	.word	0x080055dd
 80055c4:	2301      	movs	r3, #1
 80055c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055ca:	e0ab      	b.n	8005724 <UART_SetConfig+0x210>
 80055cc:	2302      	movs	r3, #2
 80055ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055d2:	e0a7      	b.n	8005724 <UART_SetConfig+0x210>
 80055d4:	2304      	movs	r3, #4
 80055d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055da:	e0a3      	b.n	8005724 <UART_SetConfig+0x210>
 80055dc:	2308      	movs	r3, #8
 80055de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055e2:	e09f      	b.n	8005724 <UART_SetConfig+0x210>
 80055e4:	2310      	movs	r3, #16
 80055e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055ea:	e09b      	b.n	8005724 <UART_SetConfig+0x210>
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a76      	ldr	r2, [pc, #472]	; (80057cc <UART_SetConfig+0x2b8>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d138      	bne.n	8005668 <UART_SetConfig+0x154>
 80055f6:	4b74      	ldr	r3, [pc, #464]	; (80057c8 <UART_SetConfig+0x2b4>)
 80055f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055fc:	f003 030c 	and.w	r3, r3, #12
 8005600:	2b0c      	cmp	r3, #12
 8005602:	d82d      	bhi.n	8005660 <UART_SetConfig+0x14c>
 8005604:	a201      	add	r2, pc, #4	; (adr r2, 800560c <UART_SetConfig+0xf8>)
 8005606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800560a:	bf00      	nop
 800560c:	08005641 	.word	0x08005641
 8005610:	08005661 	.word	0x08005661
 8005614:	08005661 	.word	0x08005661
 8005618:	08005661 	.word	0x08005661
 800561c:	08005651 	.word	0x08005651
 8005620:	08005661 	.word	0x08005661
 8005624:	08005661 	.word	0x08005661
 8005628:	08005661 	.word	0x08005661
 800562c:	08005649 	.word	0x08005649
 8005630:	08005661 	.word	0x08005661
 8005634:	08005661 	.word	0x08005661
 8005638:	08005661 	.word	0x08005661
 800563c:	08005659 	.word	0x08005659
 8005640:	2300      	movs	r3, #0
 8005642:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005646:	e06d      	b.n	8005724 <UART_SetConfig+0x210>
 8005648:	2302      	movs	r3, #2
 800564a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800564e:	e069      	b.n	8005724 <UART_SetConfig+0x210>
 8005650:	2304      	movs	r3, #4
 8005652:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005656:	e065      	b.n	8005724 <UART_SetConfig+0x210>
 8005658:	2308      	movs	r3, #8
 800565a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800565e:	e061      	b.n	8005724 <UART_SetConfig+0x210>
 8005660:	2310      	movs	r3, #16
 8005662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005666:	e05d      	b.n	8005724 <UART_SetConfig+0x210>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a58      	ldr	r2, [pc, #352]	; (80057d0 <UART_SetConfig+0x2bc>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d125      	bne.n	80056be <UART_SetConfig+0x1aa>
 8005672:	4b55      	ldr	r3, [pc, #340]	; (80057c8 <UART_SetConfig+0x2b4>)
 8005674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005678:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800567c:	2b30      	cmp	r3, #48	; 0x30
 800567e:	d016      	beq.n	80056ae <UART_SetConfig+0x19a>
 8005680:	2b30      	cmp	r3, #48	; 0x30
 8005682:	d818      	bhi.n	80056b6 <UART_SetConfig+0x1a2>
 8005684:	2b20      	cmp	r3, #32
 8005686:	d00a      	beq.n	800569e <UART_SetConfig+0x18a>
 8005688:	2b20      	cmp	r3, #32
 800568a:	d814      	bhi.n	80056b6 <UART_SetConfig+0x1a2>
 800568c:	2b00      	cmp	r3, #0
 800568e:	d002      	beq.n	8005696 <UART_SetConfig+0x182>
 8005690:	2b10      	cmp	r3, #16
 8005692:	d008      	beq.n	80056a6 <UART_SetConfig+0x192>
 8005694:	e00f      	b.n	80056b6 <UART_SetConfig+0x1a2>
 8005696:	2300      	movs	r3, #0
 8005698:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800569c:	e042      	b.n	8005724 <UART_SetConfig+0x210>
 800569e:	2302      	movs	r3, #2
 80056a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056a4:	e03e      	b.n	8005724 <UART_SetConfig+0x210>
 80056a6:	2304      	movs	r3, #4
 80056a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056ac:	e03a      	b.n	8005724 <UART_SetConfig+0x210>
 80056ae:	2308      	movs	r3, #8
 80056b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056b4:	e036      	b.n	8005724 <UART_SetConfig+0x210>
 80056b6:	2310      	movs	r3, #16
 80056b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056bc:	e032      	b.n	8005724 <UART_SetConfig+0x210>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a3f      	ldr	r2, [pc, #252]	; (80057c0 <UART_SetConfig+0x2ac>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d12a      	bne.n	800571e <UART_SetConfig+0x20a>
 80056c8:	4b3f      	ldr	r3, [pc, #252]	; (80057c8 <UART_SetConfig+0x2b4>)
 80056ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80056d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80056d6:	d01a      	beq.n	800570e <UART_SetConfig+0x1fa>
 80056d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80056dc:	d81b      	bhi.n	8005716 <UART_SetConfig+0x202>
 80056de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056e2:	d00c      	beq.n	80056fe <UART_SetConfig+0x1ea>
 80056e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056e8:	d815      	bhi.n	8005716 <UART_SetConfig+0x202>
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <UART_SetConfig+0x1e2>
 80056ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056f2:	d008      	beq.n	8005706 <UART_SetConfig+0x1f2>
 80056f4:	e00f      	b.n	8005716 <UART_SetConfig+0x202>
 80056f6:	2300      	movs	r3, #0
 80056f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056fc:	e012      	b.n	8005724 <UART_SetConfig+0x210>
 80056fe:	2302      	movs	r3, #2
 8005700:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005704:	e00e      	b.n	8005724 <UART_SetConfig+0x210>
 8005706:	2304      	movs	r3, #4
 8005708:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800570c:	e00a      	b.n	8005724 <UART_SetConfig+0x210>
 800570e:	2308      	movs	r3, #8
 8005710:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005714:	e006      	b.n	8005724 <UART_SetConfig+0x210>
 8005716:	2310      	movs	r3, #16
 8005718:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800571c:	e002      	b.n	8005724 <UART_SetConfig+0x210>
 800571e:	2310      	movs	r3, #16
 8005720:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a25      	ldr	r2, [pc, #148]	; (80057c0 <UART_SetConfig+0x2ac>)
 800572a:	4293      	cmp	r3, r2
 800572c:	f040 808a 	bne.w	8005844 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005730:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005734:	2b08      	cmp	r3, #8
 8005736:	d824      	bhi.n	8005782 <UART_SetConfig+0x26e>
 8005738:	a201      	add	r2, pc, #4	; (adr r2, 8005740 <UART_SetConfig+0x22c>)
 800573a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800573e:	bf00      	nop
 8005740:	08005765 	.word	0x08005765
 8005744:	08005783 	.word	0x08005783
 8005748:	0800576d 	.word	0x0800576d
 800574c:	08005783 	.word	0x08005783
 8005750:	08005773 	.word	0x08005773
 8005754:	08005783 	.word	0x08005783
 8005758:	08005783 	.word	0x08005783
 800575c:	08005783 	.word	0x08005783
 8005760:	0800577b 	.word	0x0800577b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005764:	f7fe fe60 	bl	8004428 <HAL_RCC_GetPCLK1Freq>
 8005768:	61f8      	str	r0, [r7, #28]
        break;
 800576a:	e010      	b.n	800578e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800576c:	4b19      	ldr	r3, [pc, #100]	; (80057d4 <UART_SetConfig+0x2c0>)
 800576e:	61fb      	str	r3, [r7, #28]
        break;
 8005770:	e00d      	b.n	800578e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005772:	f7fe fdc1 	bl	80042f8 <HAL_RCC_GetSysClockFreq>
 8005776:	61f8      	str	r0, [r7, #28]
        break;
 8005778:	e009      	b.n	800578e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800577a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800577e:	61fb      	str	r3, [r7, #28]
        break;
 8005780:	e005      	b.n	800578e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8005782:	2300      	movs	r3, #0
 8005784:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800578c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	2b00      	cmp	r3, #0
 8005792:	f000 8109 	beq.w	80059a8 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	4613      	mov	r3, r2
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	4413      	add	r3, r2
 80057a0:	69fa      	ldr	r2, [r7, #28]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d305      	bcc.n	80057b2 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80057ac:	69fa      	ldr	r2, [r7, #28]
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d912      	bls.n	80057d8 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80057b8:	e0f6      	b.n	80059a8 <UART_SetConfig+0x494>
 80057ba:	bf00      	nop
 80057bc:	efff69f3 	.word	0xefff69f3
 80057c0:	40008000 	.word	0x40008000
 80057c4:	40013800 	.word	0x40013800
 80057c8:	40021000 	.word	0x40021000
 80057cc:	40004400 	.word	0x40004400
 80057d0:	40004800 	.word	0x40004800
 80057d4:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	2200      	movs	r2, #0
 80057dc:	461c      	mov	r4, r3
 80057de:	4615      	mov	r5, r2
 80057e0:	f04f 0200 	mov.w	r2, #0
 80057e4:	f04f 0300 	mov.w	r3, #0
 80057e8:	022b      	lsls	r3, r5, #8
 80057ea:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80057ee:	0222      	lsls	r2, r4, #8
 80057f0:	68f9      	ldr	r1, [r7, #12]
 80057f2:	6849      	ldr	r1, [r1, #4]
 80057f4:	0849      	lsrs	r1, r1, #1
 80057f6:	2000      	movs	r0, #0
 80057f8:	4688      	mov	r8, r1
 80057fa:	4681      	mov	r9, r0
 80057fc:	eb12 0a08 	adds.w	sl, r2, r8
 8005800:	eb43 0b09 	adc.w	fp, r3, r9
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	603b      	str	r3, [r7, #0]
 800580c:	607a      	str	r2, [r7, #4]
 800580e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005812:	4650      	mov	r0, sl
 8005814:	4659      	mov	r1, fp
 8005816:	f7fb f9e7 	bl	8000be8 <__aeabi_uldivmod>
 800581a:	4602      	mov	r2, r0
 800581c:	460b      	mov	r3, r1
 800581e:	4613      	mov	r3, r2
 8005820:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005828:	d308      	bcc.n	800583c <UART_SetConfig+0x328>
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005830:	d204      	bcs.n	800583c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	69ba      	ldr	r2, [r7, #24]
 8005838:	60da      	str	r2, [r3, #12]
 800583a:	e0b5      	b.n	80059a8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005842:	e0b1      	b.n	80059a8 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	69db      	ldr	r3, [r3, #28]
 8005848:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800584c:	d15d      	bne.n	800590a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800584e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005852:	2b08      	cmp	r3, #8
 8005854:	d827      	bhi.n	80058a6 <UART_SetConfig+0x392>
 8005856:	a201      	add	r2, pc, #4	; (adr r2, 800585c <UART_SetConfig+0x348>)
 8005858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585c:	08005881 	.word	0x08005881
 8005860:	08005889 	.word	0x08005889
 8005864:	08005891 	.word	0x08005891
 8005868:	080058a7 	.word	0x080058a7
 800586c:	08005897 	.word	0x08005897
 8005870:	080058a7 	.word	0x080058a7
 8005874:	080058a7 	.word	0x080058a7
 8005878:	080058a7 	.word	0x080058a7
 800587c:	0800589f 	.word	0x0800589f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005880:	f7fe fdd2 	bl	8004428 <HAL_RCC_GetPCLK1Freq>
 8005884:	61f8      	str	r0, [r7, #28]
        break;
 8005886:	e014      	b.n	80058b2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005888:	f7fe fde4 	bl	8004454 <HAL_RCC_GetPCLK2Freq>
 800588c:	61f8      	str	r0, [r7, #28]
        break;
 800588e:	e010      	b.n	80058b2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005890:	4b4c      	ldr	r3, [pc, #304]	; (80059c4 <UART_SetConfig+0x4b0>)
 8005892:	61fb      	str	r3, [r7, #28]
        break;
 8005894:	e00d      	b.n	80058b2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005896:	f7fe fd2f 	bl	80042f8 <HAL_RCC_GetSysClockFreq>
 800589a:	61f8      	str	r0, [r7, #28]
        break;
 800589c:	e009      	b.n	80058b2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800589e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058a2:	61fb      	str	r3, [r7, #28]
        break;
 80058a4:	e005      	b.n	80058b2 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 80058a6:	2300      	movs	r3, #0
 80058a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80058b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d077      	beq.n	80059a8 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	005a      	lsls	r2, r3, #1
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	085b      	lsrs	r3, r3, #1
 80058c2:	441a      	add	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058cc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	2b0f      	cmp	r3, #15
 80058d2:	d916      	bls.n	8005902 <UART_SetConfig+0x3ee>
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058da:	d212      	bcs.n	8005902 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	b29b      	uxth	r3, r3
 80058e0:	f023 030f 	bic.w	r3, r3, #15
 80058e4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	085b      	lsrs	r3, r3, #1
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	f003 0307 	and.w	r3, r3, #7
 80058f0:	b29a      	uxth	r2, r3
 80058f2:	8afb      	ldrh	r3, [r7, #22]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	8afa      	ldrh	r2, [r7, #22]
 80058fe:	60da      	str	r2, [r3, #12]
 8005900:	e052      	b.n	80059a8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005908:	e04e      	b.n	80059a8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800590a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800590e:	2b08      	cmp	r3, #8
 8005910:	d827      	bhi.n	8005962 <UART_SetConfig+0x44e>
 8005912:	a201      	add	r2, pc, #4	; (adr r2, 8005918 <UART_SetConfig+0x404>)
 8005914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005918:	0800593d 	.word	0x0800593d
 800591c:	08005945 	.word	0x08005945
 8005920:	0800594d 	.word	0x0800594d
 8005924:	08005963 	.word	0x08005963
 8005928:	08005953 	.word	0x08005953
 800592c:	08005963 	.word	0x08005963
 8005930:	08005963 	.word	0x08005963
 8005934:	08005963 	.word	0x08005963
 8005938:	0800595b 	.word	0x0800595b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800593c:	f7fe fd74 	bl	8004428 <HAL_RCC_GetPCLK1Freq>
 8005940:	61f8      	str	r0, [r7, #28]
        break;
 8005942:	e014      	b.n	800596e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005944:	f7fe fd86 	bl	8004454 <HAL_RCC_GetPCLK2Freq>
 8005948:	61f8      	str	r0, [r7, #28]
        break;
 800594a:	e010      	b.n	800596e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800594c:	4b1d      	ldr	r3, [pc, #116]	; (80059c4 <UART_SetConfig+0x4b0>)
 800594e:	61fb      	str	r3, [r7, #28]
        break;
 8005950:	e00d      	b.n	800596e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005952:	f7fe fcd1 	bl	80042f8 <HAL_RCC_GetSysClockFreq>
 8005956:	61f8      	str	r0, [r7, #28]
        break;
 8005958:	e009      	b.n	800596e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800595a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800595e:	61fb      	str	r3, [r7, #28]
        break;
 8005960:	e005      	b.n	800596e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8005962:	2300      	movs	r3, #0
 8005964:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800596c:	bf00      	nop
    }

    if (pclk != 0U)
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d019      	beq.n	80059a8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	085a      	lsrs	r2, r3, #1
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	441a      	add	r2, r3
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	fbb2 f3f3 	udiv	r3, r2, r3
 8005986:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	2b0f      	cmp	r3, #15
 800598c:	d909      	bls.n	80059a2 <UART_SetConfig+0x48e>
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005994:	d205      	bcs.n	80059a2 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005996:	69bb      	ldr	r3, [r7, #24]
 8005998:	b29a      	uxth	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	60da      	str	r2, [r3, #12]
 80059a0:	e002      	b.n	80059a8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80059b4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3728      	adds	r7, #40	; 0x28
 80059bc:	46bd      	mov	sp, r7
 80059be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059c2:	bf00      	nop
 80059c4:	00f42400 	.word	0x00f42400

080059c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d4:	f003 0308 	and.w	r3, r3, #8
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00a      	beq.n	80059f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	430a      	orrs	r2, r1
 80059f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	430a      	orrs	r2, r1
 8005a12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00a      	beq.n	8005a36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	f003 0304 	and.w	r3, r3, #4
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	430a      	orrs	r2, r1
 8005a56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5c:	f003 0310 	and.w	r3, r3, #16
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00a      	beq.n	8005a7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7e:	f003 0320 	and.w	r3, r3, #32
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d00a      	beq.n	8005a9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01a      	beq.n	8005ade <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ac6:	d10a      	bne.n	8005ade <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00a      	beq.n	8005b00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	430a      	orrs	r2, r1
 8005afe:	605a      	str	r2, [r3, #4]
  }
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b098      	sub	sp, #96	; 0x60
 8005b10:	af02      	add	r7, sp, #8
 8005b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b1c:	f7fc f92e 	bl	8001d7c <HAL_GetTick>
 8005b20:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0308 	and.w	r3, r3, #8
 8005b2c:	2b08      	cmp	r3, #8
 8005b2e:	d12e      	bne.n	8005b8e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f88c 	bl	8005c5c <UART_WaitOnFlagUntilTimeout>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d021      	beq.n	8005b8e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b52:	e853 3f00 	ldrex	r3, [r3]
 8005b56:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b5e:	653b      	str	r3, [r7, #80]	; 0x50
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	461a      	mov	r2, r3
 8005b66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b68:	647b      	str	r3, [r7, #68]	; 0x44
 8005b6a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b70:	e841 2300 	strex	r3, r2, [r1]
 8005b74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1e6      	bne.n	8005b4a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2220      	movs	r2, #32
 8005b80:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	e062      	b.n	8005c54 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0304 	and.w	r3, r3, #4
 8005b98:	2b04      	cmp	r3, #4
 8005b9a:	d149      	bne.n	8005c30 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ba0:	9300      	str	r3, [sp, #0]
 8005ba2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f856 	bl	8005c5c <UART_WaitOnFlagUntilTimeout>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d03c      	beq.n	8005c30 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bbe:	e853 3f00 	ldrex	r3, [r3]
 8005bc2:	623b      	str	r3, [r7, #32]
   return(result);
 8005bc4:	6a3b      	ldr	r3, [r7, #32]
 8005bc6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005bca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bd4:	633b      	str	r3, [r7, #48]	; 0x30
 8005bd6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bdc:	e841 2300 	strex	r3, r2, [r1]
 8005be0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1e6      	bne.n	8005bb6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	3308      	adds	r3, #8
 8005bee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	e853 3f00 	ldrex	r3, [r3]
 8005bf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f023 0301 	bic.w	r3, r3, #1
 8005bfe:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3308      	adds	r3, #8
 8005c06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c08:	61fa      	str	r2, [r7, #28]
 8005c0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0c:	69b9      	ldr	r1, [r7, #24]
 8005c0e:	69fa      	ldr	r2, [r7, #28]
 8005c10:	e841 2300 	strex	r3, r2, [r1]
 8005c14:	617b      	str	r3, [r7, #20]
   return(result);
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1e5      	bne.n	8005be8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2220      	movs	r2, #32
 8005c20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e011      	b.n	8005c54 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2220      	movs	r2, #32
 8005c34:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005c52:	2300      	movs	r3, #0
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3758      	adds	r7, #88	; 0x58
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	603b      	str	r3, [r7, #0]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c6c:	e049      	b.n	8005d02 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c74:	d045      	beq.n	8005d02 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c76:	f7fc f881 	bl	8001d7c <HAL_GetTick>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	69ba      	ldr	r2, [r7, #24]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d302      	bcc.n	8005c8c <UART_WaitOnFlagUntilTimeout+0x30>
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d101      	bne.n	8005c90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e048      	b.n	8005d22 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0304 	and.w	r3, r3, #4
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d031      	beq.n	8005d02 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	f003 0308 	and.w	r3, r3, #8
 8005ca8:	2b08      	cmp	r3, #8
 8005caa:	d110      	bne.n	8005cce <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2208      	movs	r2, #8
 8005cb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	f000 f838 	bl	8005d2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2208      	movs	r2, #8
 8005cbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e029      	b.n	8005d22 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	69db      	ldr	r3, [r3, #28]
 8005cd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cdc:	d111      	bne.n	8005d02 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ce6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f000 f81e 	bl	8005d2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2220      	movs	r2, #32
 8005cf2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e00f      	b.n	8005d22 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	69da      	ldr	r2, [r3, #28]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	bf0c      	ite	eq
 8005d12:	2301      	moveq	r3, #1
 8005d14:	2300      	movne	r3, #0
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	461a      	mov	r2, r3
 8005d1a:	79fb      	ldrb	r3, [r7, #7]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d0a6      	beq.n	8005c6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3710      	adds	r7, #16
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d2a:	b480      	push	{r7}
 8005d2c:	b095      	sub	sp, #84	; 0x54
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d3a:	e853 3f00 	ldrex	r3, [r3]
 8005d3e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d50:	643b      	str	r3, [r7, #64]	; 0x40
 8005d52:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005d56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005d58:	e841 2300 	strex	r3, r2, [r1]
 8005d5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1e6      	bne.n	8005d32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	3308      	adds	r3, #8
 8005d6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	e853 3f00 	ldrex	r3, [r3]
 8005d72:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	f023 0301 	bic.w	r3, r3, #1
 8005d7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3308      	adds	r3, #8
 8005d82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d84:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d8c:	e841 2300 	strex	r3, r2, [r1]
 8005d90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d1e5      	bne.n	8005d64 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d118      	bne.n	8005dd2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	e853 3f00 	ldrex	r3, [r3]
 8005dac:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	f023 0310 	bic.w	r3, r3, #16
 8005db4:	647b      	str	r3, [r7, #68]	; 0x44
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	461a      	mov	r2, r3
 8005dbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005dbe:	61bb      	str	r3, [r7, #24]
 8005dc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc2:	6979      	ldr	r1, [r7, #20]
 8005dc4:	69ba      	ldr	r2, [r7, #24]
 8005dc6:	e841 2300 	strex	r3, r2, [r1]
 8005dca:	613b      	str	r3, [r7, #16]
   return(result);
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1e6      	bne.n	8005da0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005de6:	bf00      	nop
 8005de8:	3754      	adds	r7, #84	; 0x54
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr
	...

08005df4 <arm_cfft_radix8by2_f32>:
 8005df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005df8:	ed2d 8b08 	vpush	{d8-d11}
 8005dfc:	4607      	mov	r7, r0
 8005dfe:	4608      	mov	r0, r1
 8005e00:	f8b7 c000 	ldrh.w	ip, [r7]
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8005e0a:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8005e0e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005e12:	f000 80b0 	beq.w	8005f76 <arm_cfft_radix8by2_f32+0x182>
 8005e16:	008c      	lsls	r4, r1, #2
 8005e18:	3410      	adds	r4, #16
 8005e1a:	f100 0310 	add.w	r3, r0, #16
 8005e1e:	1906      	adds	r6, r0, r4
 8005e20:	3210      	adds	r2, #16
 8005e22:	4444      	add	r4, r8
 8005e24:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8005e28:	f108 0510 	add.w	r5, r8, #16
 8005e2c:	ed15 2a04 	vldr	s4, [r5, #-16]
 8005e30:	ed55 2a03 	vldr	s5, [r5, #-12]
 8005e34:	ed54 4a04 	vldr	s9, [r4, #-16]
 8005e38:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005e3c:	ed14 6a02 	vldr	s12, [r4, #-8]
 8005e40:	ed54 5a01 	vldr	s11, [r4, #-4]
 8005e44:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005e48:	ed15 0a02 	vldr	s0, [r5, #-8]
 8005e4c:	ed55 0a01 	vldr	s1, [r5, #-4]
 8005e50:	ed56 6a04 	vldr	s13, [r6, #-16]
 8005e54:	ed16 3a03 	vldr	s6, [r6, #-12]
 8005e58:	ed13 7a03 	vldr	s14, [r3, #-12]
 8005e5c:	ed13 5a02 	vldr	s10, [r3, #-8]
 8005e60:	ed53 7a01 	vldr	s15, [r3, #-4]
 8005e64:	ed16 1a02 	vldr	s2, [r6, #-8]
 8005e68:	ed56 1a01 	vldr	s3, [r6, #-4]
 8005e6c:	ee73 ba82 	vadd.f32	s23, s7, s4
 8005e70:	ee37 ba22 	vadd.f32	s22, s14, s5
 8005e74:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8005e78:	ee33 9a04 	vadd.f32	s18, s6, s8
 8005e7c:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8005e80:	ee75 aa00 	vadd.f32	s21, s10, s0
 8005e84:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8005e88:	ee71 8a06 	vadd.f32	s17, s2, s12
 8005e8c:	ed43 ba04 	vstr	s23, [r3, #-16]
 8005e90:	ed03 ba03 	vstr	s22, [r3, #-12]
 8005e94:	ed43 aa02 	vstr	s21, [r3, #-8]
 8005e98:	ed03 aa01 	vstr	s20, [r3, #-4]
 8005e9c:	ed06 8a01 	vstr	s16, [r6, #-4]
 8005ea0:	ed46 9a04 	vstr	s19, [r6, #-16]
 8005ea4:	ed06 9a03 	vstr	s18, [r6, #-12]
 8005ea8:	ed46 8a02 	vstr	s17, [r6, #-8]
 8005eac:	ee37 7a62 	vsub.f32	s14, s14, s5
 8005eb0:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8005eb4:	ee34 4a43 	vsub.f32	s8, s8, s6
 8005eb8:	ed52 6a03 	vldr	s13, [r2, #-12]
 8005ebc:	ed12 3a04 	vldr	s6, [r2, #-16]
 8005ec0:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8005ec4:	ee27 8a26 	vmul.f32	s16, s14, s13
 8005ec8:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8005ecc:	ee23 2a83 	vmul.f32	s4, s7, s6
 8005ed0:	ee64 4a83 	vmul.f32	s9, s9, s6
 8005ed4:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8005ed8:	ee27 7a03 	vmul.f32	s14, s14, s6
 8005edc:	ee64 6a26 	vmul.f32	s13, s8, s13
 8005ee0:	ee24 4a03 	vmul.f32	s8, s8, s6
 8005ee4:	ee37 7a63 	vsub.f32	s14, s14, s7
 8005ee8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005eec:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8005ef0:	ee32 3a08 	vadd.f32	s6, s4, s16
 8005ef4:	ed05 7a03 	vstr	s14, [r5, #-12]
 8005ef8:	ed05 3a04 	vstr	s6, [r5, #-16]
 8005efc:	ed04 4a04 	vstr	s8, [r4, #-16]
 8005f00:	ed44 6a03 	vstr	s13, [r4, #-12]
 8005f04:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005f08:	ee76 6a41 	vsub.f32	s13, s12, s2
 8005f0c:	ee35 5a40 	vsub.f32	s10, s10, s0
 8005f10:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8005f14:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005f18:	ed52 5a02 	vldr	s11, [r2, #-8]
 8005f1c:	ee67 3a87 	vmul.f32	s7, s15, s14
 8005f20:	ee66 4a87 	vmul.f32	s9, s13, s14
 8005f24:	ee25 4a25 	vmul.f32	s8, s10, s11
 8005f28:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005f2c:	ee25 5a07 	vmul.f32	s10, s10, s14
 8005f30:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8005f34:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005f38:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005f3c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8005f40:	ee74 5a23 	vadd.f32	s11, s8, s7
 8005f44:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8005f48:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005f4c:	3310      	adds	r3, #16
 8005f4e:	4563      	cmp	r3, ip
 8005f50:	ed45 5a02 	vstr	s11, [r5, #-8]
 8005f54:	f106 0610 	add.w	r6, r6, #16
 8005f58:	ed45 7a01 	vstr	s15, [r5, #-4]
 8005f5c:	f102 0210 	add.w	r2, r2, #16
 8005f60:	ed04 6a02 	vstr	s12, [r4, #-8]
 8005f64:	ed04 7a01 	vstr	s14, [r4, #-4]
 8005f68:	f105 0510 	add.w	r5, r5, #16
 8005f6c:	f104 0410 	add.w	r4, r4, #16
 8005f70:	f47f af5c 	bne.w	8005e2c <arm_cfft_radix8by2_f32+0x38>
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	b28c      	uxth	r4, r1
 8005f78:	4621      	mov	r1, r4
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	f000 fc1c 	bl	80067b8 <arm_radix8_butterfly_f32>
 8005f80:	ecbd 8b08 	vpop	{d8-d11}
 8005f84:	4621      	mov	r1, r4
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	4640      	mov	r0, r8
 8005f8a:	2302      	movs	r3, #2
 8005f8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f90:	f000 bc12 	b.w	80067b8 <arm_radix8_butterfly_f32>

08005f94 <arm_cfft_radix8by4_f32>:
 8005f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f98:	ed2d 8b0a 	vpush	{d8-d12}
 8005f9c:	b08d      	sub	sp, #52	; 0x34
 8005f9e:	460d      	mov	r5, r1
 8005fa0:	910b      	str	r1, [sp, #44]	; 0x2c
 8005fa2:	8801      	ldrh	r1, [r0, #0]
 8005fa4:	6842      	ldr	r2, [r0, #4]
 8005fa6:	900a      	str	r0, [sp, #40]	; 0x28
 8005fa8:	0849      	lsrs	r1, r1, #1
 8005faa:	008b      	lsls	r3, r1, #2
 8005fac:	18ee      	adds	r6, r5, r3
 8005fae:	18f0      	adds	r0, r6, r3
 8005fb0:	edd0 5a00 	vldr	s11, [r0]
 8005fb4:	edd5 7a00 	vldr	s15, [r5]
 8005fb8:	ed96 7a00 	vldr	s14, [r6]
 8005fbc:	edd0 3a01 	vldr	s7, [r0, #4]
 8005fc0:	ed96 4a01 	vldr	s8, [r6, #4]
 8005fc4:	ed95 5a01 	vldr	s10, [r5, #4]
 8005fc8:	9008      	str	r0, [sp, #32]
 8005fca:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8005fce:	18c7      	adds	r7, r0, r3
 8005fd0:	edd7 4a00 	vldr	s9, [r7]
 8005fd4:	ed97 3a01 	vldr	s6, [r7, #4]
 8005fd8:	9701      	str	r7, [sp, #4]
 8005fda:	ee77 6a06 	vadd.f32	s13, s14, s12
 8005fde:	462c      	mov	r4, r5
 8005fe0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005fe4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005fe8:	ee16 ca90 	vmov	ip, s13
 8005fec:	f844 cb08 	str.w	ip, [r4], #8
 8005ff0:	ee75 6a23 	vadd.f32	s13, s10, s7
 8005ff4:	edd6 5a01 	vldr	s11, [r6, #4]
 8005ff8:	edd7 2a01 	vldr	s5, [r7, #4]
 8005ffc:	9404      	str	r4, [sp, #16]
 8005ffe:	ee35 5a63 	vsub.f32	s10, s10, s7
 8006002:	ee74 3a27 	vadd.f32	s7, s8, s15
 8006006:	ee36 6a47 	vsub.f32	s12, s12, s14
 800600a:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800600e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8006012:	0849      	lsrs	r1, r1, #1
 8006014:	f102 0e08 	add.w	lr, r2, #8
 8006018:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800601c:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8006020:	9109      	str	r1, [sp, #36]	; 0x24
 8006022:	ee35 4a47 	vsub.f32	s8, s10, s14
 8006026:	f1a1 0902 	sub.w	r9, r1, #2
 800602a:	f8cd e00c 	str.w	lr, [sp, #12]
 800602e:	4631      	mov	r1, r6
 8006030:	ee13 ea90 	vmov	lr, s7
 8006034:	ee36 6a64 	vsub.f32	s12, s12, s9
 8006038:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800603c:	4604      	mov	r4, r0
 800603e:	edc5 5a01 	vstr	s11, [r5, #4]
 8006042:	ee37 7a05 	vadd.f32	s14, s14, s10
 8006046:	f841 eb08 	str.w	lr, [r1], #8
 800604a:	ee34 5a24 	vadd.f32	s10, s8, s9
 800604e:	ee16 ea10 	vmov	lr, s12
 8006052:	ed86 5a01 	vstr	s10, [r6, #4]
 8006056:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800605a:	f844 eb08 	str.w	lr, [r4], #8
 800605e:	ee77 7a83 	vadd.f32	s15, s15, s6
 8006062:	edc0 6a01 	vstr	s13, [r0, #4]
 8006066:	9405      	str	r4, [sp, #20]
 8006068:	4604      	mov	r4, r0
 800606a:	ee17 0a90 	vmov	r0, s15
 800606e:	9106      	str	r1, [sp, #24]
 8006070:	ee37 7a64 	vsub.f32	s14, s14, s9
 8006074:	f102 0110 	add.w	r1, r2, #16
 8006078:	46bc      	mov	ip, r7
 800607a:	9100      	str	r1, [sp, #0]
 800607c:	f847 0b08 	str.w	r0, [r7], #8
 8006080:	f102 0118 	add.w	r1, r2, #24
 8006084:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8006088:	9102      	str	r1, [sp, #8]
 800608a:	ed8c 7a01 	vstr	s14, [ip, #4]
 800608e:	9007      	str	r0, [sp, #28]
 8006090:	f000 8134 	beq.w	80062fc <arm_cfft_radix8by4_f32+0x368>
 8006094:	f102 0920 	add.w	r9, r2, #32
 8006098:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800609c:	9a01      	ldr	r2, [sp, #4]
 800609e:	f8dd a000 	ldr.w	sl, [sp]
 80060a2:	3b0c      	subs	r3, #12
 80060a4:	4683      	mov	fp, r0
 80060a6:	4463      	add	r3, ip
 80060a8:	f105 0e10 	add.w	lr, r5, #16
 80060ac:	f1a4 010c 	sub.w	r1, r4, #12
 80060b0:	f104 0510 	add.w	r5, r4, #16
 80060b4:	f1a6 0c0c 	sub.w	ip, r6, #12
 80060b8:	f1a2 040c 	sub.w	r4, r2, #12
 80060bc:	f106 0010 	add.w	r0, r6, #16
 80060c0:	3210      	adds	r2, #16
 80060c2:	ed1e 5a02 	vldr	s10, [lr, #-8]
 80060c6:	ed55 5a02 	vldr	s11, [r5, #-8]
 80060ca:	ed50 7a02 	vldr	s15, [r0, #-8]
 80060ce:	ed52 1a02 	vldr	s3, [r2, #-8]
 80060d2:	ed55 6a01 	vldr	s13, [r5, #-4]
 80060d6:	ed1e 0a01 	vldr	s0, [lr, #-4]
 80060da:	ed12 1a01 	vldr	s2, [r2, #-4]
 80060de:	ed10 8a01 	vldr	s16, [r0, #-4]
 80060e2:	ee35 4a25 	vadd.f32	s8, s10, s11
 80060e6:	ee30 6a26 	vadd.f32	s12, s0, s13
 80060ea:	ee37 7a84 	vadd.f32	s14, s15, s8
 80060ee:	ee30 0a66 	vsub.f32	s0, s0, s13
 80060f2:	ee37 7a21 	vadd.f32	s14, s14, s3
 80060f6:	ee75 5a65 	vsub.f32	s11, s10, s11
 80060fa:	ed0e 7a02 	vstr	s14, [lr, #-8]
 80060fe:	ed10 7a01 	vldr	s14, [r0, #-4]
 8006102:	ed52 6a01 	vldr	s13, [r2, #-4]
 8006106:	ee36 7a07 	vadd.f32	s14, s12, s14
 800610a:	ee78 aa25 	vadd.f32	s21, s16, s11
 800610e:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006112:	ee70 3a67 	vsub.f32	s7, s0, s15
 8006116:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800611a:	ed94 7a02 	vldr	s14, [r4, #8]
 800611e:	ed9c 2a02 	vldr	s4, [ip, #8]
 8006122:	ed91 ba02 	vldr	s22, [r1, #8]
 8006126:	edd3 9a02 	vldr	s19, [r3, #8]
 800612a:	edd4 2a01 	vldr	s5, [r4, #4]
 800612e:	ed9c 9a01 	vldr	s18, [ip, #4]
 8006132:	ed93 5a01 	vldr	s10, [r3, #4]
 8006136:	edd1 0a01 	vldr	s1, [r1, #4]
 800613a:	ee72 6a07 	vadd.f32	s13, s4, s14
 800613e:	ee32 2a47 	vsub.f32	s4, s4, s14
 8006142:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8006146:	ee79 4a22 	vadd.f32	s9, s18, s5
 800614a:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800614e:	ee79 2a62 	vsub.f32	s5, s18, s5
 8006152:	ed8c 7a02 	vstr	s14, [ip, #8]
 8006156:	ed91 7a01 	vldr	s14, [r1, #4]
 800615a:	edd3 8a01 	vldr	s17, [r3, #4]
 800615e:	ee34 7a87 	vadd.f32	s14, s9, s14
 8006162:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8006166:	ee37 7a28 	vadd.f32	s14, s14, s17
 800616a:	ee32 9a60 	vsub.f32	s18, s4, s1
 800616e:	ed8c 7a01 	vstr	s14, [ip, #4]
 8006172:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8006176:	ed1a aa02 	vldr	s20, [sl, #-8]
 800617a:	ee73 8a22 	vadd.f32	s17, s6, s5
 800617e:	ee39 9a05 	vadd.f32	s18, s18, s10
 8006182:	ee7a aac1 	vsub.f32	s21, s21, s2
 8006186:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800618a:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800618e:	ee69 ba07 	vmul.f32	s23, s18, s14
 8006192:	ee6a aa87 	vmul.f32	s21, s21, s14
 8006196:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800619a:	ee63 ca87 	vmul.f32	s25, s7, s14
 800619e:	ee63 3a8a 	vmul.f32	s7, s7, s20
 80061a2:	ee28 aa8a 	vmul.f32	s20, s17, s20
 80061a6:	ee68 8a87 	vmul.f32	s17, s17, s14
 80061aa:	ee73 3aea 	vsub.f32	s7, s7, s21
 80061ae:	ee78 8a89 	vadd.f32	s17, s17, s18
 80061b2:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 80061b6:	ee3b aaca 	vsub.f32	s20, s23, s20
 80061ba:	ee34 4a67 	vsub.f32	s8, s8, s15
 80061be:	ee76 6acb 	vsub.f32	s13, s13, s22
 80061c2:	ee36 6a48 	vsub.f32	s12, s12, s16
 80061c6:	ee74 4ae0 	vsub.f32	s9, s9, s1
 80061ca:	ed00 7a02 	vstr	s14, [r0, #-8]
 80061ce:	ed40 3a01 	vstr	s7, [r0, #-4]
 80061d2:	edc1 8a01 	vstr	s17, [r1, #4]
 80061d6:	ed81 aa02 	vstr	s20, [r1, #8]
 80061da:	ed59 3a04 	vldr	s7, [r9, #-16]
 80061de:	ee36 7ae9 	vsub.f32	s14, s13, s19
 80061e2:	ee74 4ac5 	vsub.f32	s9, s9, s10
 80061e6:	ed59 6a03 	vldr	s13, [r9, #-12]
 80061ea:	ee34 4a61 	vsub.f32	s8, s8, s3
 80061ee:	ee36 6a41 	vsub.f32	s12, s12, s2
 80061f2:	ee67 8a63 	vnmul.f32	s17, s14, s7
 80061f6:	ee66 9a26 	vmul.f32	s19, s12, s13
 80061fa:	ee24 9a23 	vmul.f32	s18, s8, s7
 80061fe:	ee26 6a23 	vmul.f32	s12, s12, s7
 8006202:	ee24 4a26 	vmul.f32	s8, s8, s13
 8006206:	ee27 7a26 	vmul.f32	s14, s14, s13
 800620a:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800620e:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8006212:	ee36 6a44 	vsub.f32	s12, s12, s8
 8006216:	ee37 7a64 	vsub.f32	s14, s14, s9
 800621a:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800621e:	ee79 3a29 	vadd.f32	s7, s18, s19
 8006222:	ee75 6a60 	vsub.f32	s13, s10, s1
 8006226:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800622a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800622e:	ed45 3a02 	vstr	s7, [r5, #-8]
 8006232:	ed05 6a01 	vstr	s12, [r5, #-4]
 8006236:	ed84 7a01 	vstr	s14, [r4, #4]
 800623a:	ed84 4a02 	vstr	s8, [r4, #8]
 800623e:	ee35 6a81 	vadd.f32	s12, s11, s2
 8006242:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8006246:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800624a:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800624e:	ee33 3a62 	vsub.f32	s6, s6, s5
 8006252:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8006256:	ee67 2a26 	vmul.f32	s5, s14, s13
 800625a:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800625e:	ee26 5a25 	vmul.f32	s10, s12, s11
 8006262:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006266:	ee26 6a26 	vmul.f32	s12, s12, s13
 800626a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800626e:	ee63 6a26 	vmul.f32	s13, s6, s13
 8006272:	ee23 3a25 	vmul.f32	s6, s6, s11
 8006276:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800627a:	ee75 5a24 	vadd.f32	s11, s10, s9
 800627e:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8006282:	ee36 7a87 	vadd.f32	s14, s13, s14
 8006286:	f1bb 0b01 	subs.w	fp, fp, #1
 800628a:	ed42 5a02 	vstr	s11, [r2, #-8]
 800628e:	ed42 7a01 	vstr	s15, [r2, #-4]
 8006292:	f10e 0e08 	add.w	lr, lr, #8
 8006296:	ed83 3a02 	vstr	s6, [r3, #8]
 800629a:	ed83 7a01 	vstr	s14, [r3, #4]
 800629e:	f1ac 0c08 	sub.w	ip, ip, #8
 80062a2:	f10a 0a08 	add.w	sl, sl, #8
 80062a6:	f100 0008 	add.w	r0, r0, #8
 80062aa:	f1a1 0108 	sub.w	r1, r1, #8
 80062ae:	f109 0910 	add.w	r9, r9, #16
 80062b2:	f105 0508 	add.w	r5, r5, #8
 80062b6:	f1a4 0408 	sub.w	r4, r4, #8
 80062ba:	f108 0818 	add.w	r8, r8, #24
 80062be:	f102 0208 	add.w	r2, r2, #8
 80062c2:	f1a3 0308 	sub.w	r3, r3, #8
 80062c6:	f47f aefc 	bne.w	80060c2 <arm_cfft_radix8by4_f32+0x12e>
 80062ca:	9907      	ldr	r1, [sp, #28]
 80062cc:	9800      	ldr	r0, [sp, #0]
 80062ce:	00cb      	lsls	r3, r1, #3
 80062d0:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80062d4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80062d8:	9100      	str	r1, [sp, #0]
 80062da:	9904      	ldr	r1, [sp, #16]
 80062dc:	4419      	add	r1, r3
 80062de:	9104      	str	r1, [sp, #16]
 80062e0:	9903      	ldr	r1, [sp, #12]
 80062e2:	4419      	add	r1, r3
 80062e4:	9103      	str	r1, [sp, #12]
 80062e6:	9906      	ldr	r1, [sp, #24]
 80062e8:	4419      	add	r1, r3
 80062ea:	9106      	str	r1, [sp, #24]
 80062ec:	9905      	ldr	r1, [sp, #20]
 80062ee:	441f      	add	r7, r3
 80062f0:	4419      	add	r1, r3
 80062f2:	9b02      	ldr	r3, [sp, #8]
 80062f4:	9105      	str	r1, [sp, #20]
 80062f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062fa:	9302      	str	r3, [sp, #8]
 80062fc:	9904      	ldr	r1, [sp, #16]
 80062fe:	9805      	ldr	r0, [sp, #20]
 8006300:	ed91 4a00 	vldr	s8, [r1]
 8006304:	edd0 6a00 	vldr	s13, [r0]
 8006308:	9b06      	ldr	r3, [sp, #24]
 800630a:	ed97 3a00 	vldr	s6, [r7]
 800630e:	edd3 7a00 	vldr	s15, [r3]
 8006312:	edd0 4a01 	vldr	s9, [r0, #4]
 8006316:	edd1 3a01 	vldr	s7, [r1, #4]
 800631a:	ed97 2a01 	vldr	s4, [r7, #4]
 800631e:	ed93 7a01 	vldr	s14, [r3, #4]
 8006322:	9a03      	ldr	r2, [sp, #12]
 8006324:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 8006328:	ee34 6a26 	vadd.f32	s12, s8, s13
 800632c:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8006330:	ee37 5a86 	vadd.f32	s10, s15, s12
 8006334:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8006338:	ee35 5a03 	vadd.f32	s10, s10, s6
 800633c:	ee74 6a66 	vsub.f32	s13, s8, s13
 8006340:	ed81 5a00 	vstr	s10, [r1]
 8006344:	ed93 5a01 	vldr	s10, [r3, #4]
 8006348:	edd7 4a01 	vldr	s9, [r7, #4]
 800634c:	ee35 5a85 	vadd.f32	s10, s11, s10
 8006350:	ee37 4a26 	vadd.f32	s8, s14, s13
 8006354:	ee35 5a24 	vadd.f32	s10, s10, s9
 8006358:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800635c:	ed81 5a01 	vstr	s10, [r1, #4]
 8006360:	edd2 1a00 	vldr	s3, [r2]
 8006364:	edd2 2a01 	vldr	s5, [r2, #4]
 8006368:	ee34 5a83 	vadd.f32	s10, s9, s6
 800636c:	ee34 4a42 	vsub.f32	s8, s8, s4
 8006370:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006374:	ee64 4a21 	vmul.f32	s9, s8, s3
 8006378:	ee24 4a22 	vmul.f32	s8, s8, s5
 800637c:	ee65 2a22 	vmul.f32	s5, s10, s5
 8006380:	ee25 5a21 	vmul.f32	s10, s10, s3
 8006384:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8006388:	ee35 5a44 	vsub.f32	s10, s10, s8
 800638c:	edc3 2a00 	vstr	s5, [r3]
 8006390:	ed83 5a01 	vstr	s10, [r3, #4]
 8006394:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8006398:	9b00      	ldr	r3, [sp, #0]
 800639a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800639e:	ed93 4a01 	vldr	s8, [r3, #4]
 80063a2:	ed93 5a00 	vldr	s10, [r3]
 80063a6:	9b02      	ldr	r3, [sp, #8]
 80063a8:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80063ac:	ee66 4a05 	vmul.f32	s9, s12, s10
 80063b0:	ee25 5a85 	vmul.f32	s10, s11, s10
 80063b4:	ee26 6a04 	vmul.f32	s12, s12, s8
 80063b8:	ee65 5a84 	vmul.f32	s11, s11, s8
 80063bc:	ee35 6a46 	vsub.f32	s12, s10, s12
 80063c0:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80063c4:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80063c8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80063cc:	ed80 6a01 	vstr	s12, [r0, #4]
 80063d0:	edc0 5a00 	vstr	s11, [r0]
 80063d4:	edd3 5a01 	vldr	s11, [r3, #4]
 80063d8:	edd3 6a00 	vldr	s13, [r3]
 80063dc:	ee37 7a02 	vadd.f32	s14, s14, s4
 80063e0:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80063e4:	ee27 6a26 	vmul.f32	s12, s14, s13
 80063e8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80063ec:	ee27 7a25 	vmul.f32	s14, s14, s11
 80063f0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80063f4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80063f8:	ee76 7a27 	vadd.f32	s15, s12, s15
 80063fc:	ed87 7a01 	vstr	s14, [r7, #4]
 8006400:	edc7 7a00 	vstr	s15, [r7]
 8006404:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 8006408:	4621      	mov	r1, r4
 800640a:	686a      	ldr	r2, [r5, #4]
 800640c:	2304      	movs	r3, #4
 800640e:	f000 f9d3 	bl	80067b8 <arm_radix8_butterfly_f32>
 8006412:	4630      	mov	r0, r6
 8006414:	4621      	mov	r1, r4
 8006416:	686a      	ldr	r2, [r5, #4]
 8006418:	2304      	movs	r3, #4
 800641a:	f000 f9cd 	bl	80067b8 <arm_radix8_butterfly_f32>
 800641e:	9808      	ldr	r0, [sp, #32]
 8006420:	686a      	ldr	r2, [r5, #4]
 8006422:	4621      	mov	r1, r4
 8006424:	2304      	movs	r3, #4
 8006426:	f000 f9c7 	bl	80067b8 <arm_radix8_butterfly_f32>
 800642a:	686a      	ldr	r2, [r5, #4]
 800642c:	9801      	ldr	r0, [sp, #4]
 800642e:	4621      	mov	r1, r4
 8006430:	2304      	movs	r3, #4
 8006432:	b00d      	add	sp, #52	; 0x34
 8006434:	ecbd 8b0a 	vpop	{d8-d12}
 8006438:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800643c:	f000 b9bc 	b.w	80067b8 <arm_radix8_butterfly_f32>

08006440 <arm_cfft_f32>:
 8006440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006444:	2a01      	cmp	r2, #1
 8006446:	4606      	mov	r6, r0
 8006448:	4617      	mov	r7, r2
 800644a:	460c      	mov	r4, r1
 800644c:	4698      	mov	r8, r3
 800644e:	8805      	ldrh	r5, [r0, #0]
 8006450:	d056      	beq.n	8006500 <arm_cfft_f32+0xc0>
 8006452:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8006456:	d063      	beq.n	8006520 <arm_cfft_f32+0xe0>
 8006458:	d916      	bls.n	8006488 <arm_cfft_f32+0x48>
 800645a:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800645e:	d01a      	beq.n	8006496 <arm_cfft_f32+0x56>
 8006460:	d947      	bls.n	80064f2 <arm_cfft_f32+0xb2>
 8006462:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8006466:	d05b      	beq.n	8006520 <arm_cfft_f32+0xe0>
 8006468:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800646c:	d105      	bne.n	800647a <arm_cfft_f32+0x3a>
 800646e:	2301      	movs	r3, #1
 8006470:	6872      	ldr	r2, [r6, #4]
 8006472:	4629      	mov	r1, r5
 8006474:	4620      	mov	r0, r4
 8006476:	f000 f99f 	bl	80067b8 <arm_radix8_butterfly_f32>
 800647a:	f1b8 0f00 	cmp.w	r8, #0
 800647e:	d111      	bne.n	80064a4 <arm_cfft_f32+0x64>
 8006480:	2f01      	cmp	r7, #1
 8006482:	d016      	beq.n	80064b2 <arm_cfft_f32+0x72>
 8006484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006488:	2d20      	cmp	r5, #32
 800648a:	d049      	beq.n	8006520 <arm_cfft_f32+0xe0>
 800648c:	d935      	bls.n	80064fa <arm_cfft_f32+0xba>
 800648e:	2d40      	cmp	r5, #64	; 0x40
 8006490:	d0ed      	beq.n	800646e <arm_cfft_f32+0x2e>
 8006492:	2d80      	cmp	r5, #128	; 0x80
 8006494:	d1f1      	bne.n	800647a <arm_cfft_f32+0x3a>
 8006496:	4621      	mov	r1, r4
 8006498:	4630      	mov	r0, r6
 800649a:	f7ff fcab 	bl	8005df4 <arm_cfft_radix8by2_f32>
 800649e:	f1b8 0f00 	cmp.w	r8, #0
 80064a2:	d0ed      	beq.n	8006480 <arm_cfft_f32+0x40>
 80064a4:	68b2      	ldr	r2, [r6, #8]
 80064a6:	89b1      	ldrh	r1, [r6, #12]
 80064a8:	4620      	mov	r0, r4
 80064aa:	f000 f841 	bl	8006530 <arm_bitreversal_32>
 80064ae:	2f01      	cmp	r7, #1
 80064b0:	d1e8      	bne.n	8006484 <arm_cfft_f32+0x44>
 80064b2:	ee07 5a90 	vmov	s15, r5
 80064b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80064be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80064c2:	2d00      	cmp	r5, #0
 80064c4:	d0de      	beq.n	8006484 <arm_cfft_f32+0x44>
 80064c6:	f104 0108 	add.w	r1, r4, #8
 80064ca:	2300      	movs	r3, #0
 80064cc:	3301      	adds	r3, #1
 80064ce:	429d      	cmp	r5, r3
 80064d0:	f101 0108 	add.w	r1, r1, #8
 80064d4:	ed11 7a04 	vldr	s14, [r1, #-16]
 80064d8:	ed51 7a03 	vldr	s15, [r1, #-12]
 80064dc:	ee27 7a26 	vmul.f32	s14, s14, s13
 80064e0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80064e4:	ed01 7a04 	vstr	s14, [r1, #-16]
 80064e8:	ed41 7a03 	vstr	s15, [r1, #-12]
 80064ec:	d1ee      	bne.n	80064cc <arm_cfft_f32+0x8c>
 80064ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064f2:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 80064f6:	d0ba      	beq.n	800646e <arm_cfft_f32+0x2e>
 80064f8:	e7bf      	b.n	800647a <arm_cfft_f32+0x3a>
 80064fa:	2d10      	cmp	r5, #16
 80064fc:	d0cb      	beq.n	8006496 <arm_cfft_f32+0x56>
 80064fe:	e7bc      	b.n	800647a <arm_cfft_f32+0x3a>
 8006500:	b19d      	cbz	r5, 800652a <arm_cfft_f32+0xea>
 8006502:	f101 030c 	add.w	r3, r1, #12
 8006506:	2200      	movs	r2, #0
 8006508:	ed53 7a02 	vldr	s15, [r3, #-8]
 800650c:	3201      	adds	r2, #1
 800650e:	eef1 7a67 	vneg.f32	s15, s15
 8006512:	4295      	cmp	r5, r2
 8006514:	ed43 7a02 	vstr	s15, [r3, #-8]
 8006518:	f103 0308 	add.w	r3, r3, #8
 800651c:	d1f4      	bne.n	8006508 <arm_cfft_f32+0xc8>
 800651e:	e798      	b.n	8006452 <arm_cfft_f32+0x12>
 8006520:	4621      	mov	r1, r4
 8006522:	4630      	mov	r0, r6
 8006524:	f7ff fd36 	bl	8005f94 <arm_cfft_radix8by4_f32>
 8006528:	e7a7      	b.n	800647a <arm_cfft_f32+0x3a>
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0aa      	beq.n	8006484 <arm_cfft_f32+0x44>
 800652e:	e7b9      	b.n	80064a4 <arm_cfft_f32+0x64>

08006530 <arm_bitreversal_32>:
 8006530:	b1e9      	cbz	r1, 800656e <arm_bitreversal_32+0x3e>
 8006532:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006534:	2500      	movs	r5, #0
 8006536:	f102 0e02 	add.w	lr, r2, #2
 800653a:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800653e:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8006542:	08a4      	lsrs	r4, r4, #2
 8006544:	089b      	lsrs	r3, r3, #2
 8006546:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800654a:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800654e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8006552:	00a6      	lsls	r6, r4, #2
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800655a:	3304      	adds	r3, #4
 800655c:	1d34      	adds	r4, r6, #4
 800655e:	3502      	adds	r5, #2
 8006560:	58c6      	ldr	r6, [r0, r3]
 8006562:	5907      	ldr	r7, [r0, r4]
 8006564:	50c7      	str	r7, [r0, r3]
 8006566:	428d      	cmp	r5, r1
 8006568:	5106      	str	r6, [r0, r4]
 800656a:	d3e6      	bcc.n	800653a <arm_bitreversal_32+0xa>
 800656c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800656e:	4770      	bx	lr

08006570 <arm_cmplx_mag_f32>:
 8006570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006574:	ed2d 8b02 	vpush	{d8}
 8006578:	0897      	lsrs	r7, r2, #2
 800657a:	b084      	sub	sp, #16
 800657c:	d077      	beq.n	800666e <arm_cmplx_mag_f32+0xfe>
 800657e:	f04f 0800 	mov.w	r8, #0
 8006582:	f100 0420 	add.w	r4, r0, #32
 8006586:	f101 0510 	add.w	r5, r1, #16
 800658a:	463e      	mov	r6, r7
 800658c:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 8006590:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 8006594:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006598:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800659c:	ee30 0a27 	vadd.f32	s0, s0, s15
 80065a0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80065a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065a8:	f2c0 80c5 	blt.w	8006736 <arm_cmplx_mag_f32+0x1c6>
 80065ac:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80065b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065b4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80065b8:	f100 80cb 	bmi.w	8006752 <arm_cmplx_mag_f32+0x1e2>
 80065bc:	ed05 8a04 	vstr	s16, [r5, #-16]
 80065c0:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 80065c4:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 80065c8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80065cc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80065d0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80065d4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80065d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065dc:	f2c0 80a8 	blt.w	8006730 <arm_cmplx_mag_f32+0x1c0>
 80065e0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80065e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065e8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80065ec:	f100 80a8 	bmi.w	8006740 <arm_cmplx_mag_f32+0x1d0>
 80065f0:	ed05 8a03 	vstr	s16, [r5, #-12]
 80065f4:	ed14 0a04 	vldr	s0, [r4, #-16]
 80065f8:	ed54 7a03 	vldr	s15, [r4, #-12]
 80065fc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006600:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006604:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006608:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800660c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006610:	f2c0 808b 	blt.w	800672a <arm_cmplx_mag_f32+0x1ba>
 8006614:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800661c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006620:	f100 80a9 	bmi.w	8006776 <arm_cmplx_mag_f32+0x206>
 8006624:	ed05 8a02 	vstr	s16, [r5, #-8]
 8006628:	ed14 0a02 	vldr	s0, [r4, #-8]
 800662c:	ed54 7a01 	vldr	s15, [r4, #-4]
 8006630:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006634:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006638:	ee30 0a27 	vadd.f32	s0, s0, s15
 800663c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006644:	db6e      	blt.n	8006724 <arm_cmplx_mag_f32+0x1b4>
 8006646:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800664a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800664e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006652:	f100 8087 	bmi.w	8006764 <arm_cmplx_mag_f32+0x1f4>
 8006656:	ed05 8a01 	vstr	s16, [r5, #-4]
 800665a:	3e01      	subs	r6, #1
 800665c:	f104 0420 	add.w	r4, r4, #32
 8006660:	f105 0510 	add.w	r5, r5, #16
 8006664:	d192      	bne.n	800658c <arm_cmplx_mag_f32+0x1c>
 8006666:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800666a:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800666e:	f012 0203 	ands.w	r2, r2, #3
 8006672:	d052      	beq.n	800671a <arm_cmplx_mag_f32+0x1aa>
 8006674:	ed90 0a00 	vldr	s0, [r0]
 8006678:	edd0 7a01 	vldr	s15, [r0, #4]
 800667c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006680:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006684:	2300      	movs	r3, #0
 8006686:	ee37 0a80 	vadd.f32	s0, s15, s0
 800668a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800668e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006692:	bfb8      	it	lt
 8006694:	600b      	strlt	r3, [r1, #0]
 8006696:	db08      	blt.n	80066aa <arm_cmplx_mag_f32+0x13a>
 8006698:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800669c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066a0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80066a4:	d479      	bmi.n	800679a <arm_cmplx_mag_f32+0x22a>
 80066a6:	ed81 8a00 	vstr	s16, [r1]
 80066aa:	3a01      	subs	r2, #1
 80066ac:	d035      	beq.n	800671a <arm_cmplx_mag_f32+0x1aa>
 80066ae:	ed90 0a02 	vldr	s0, [r0, #8]
 80066b2:	edd0 7a03 	vldr	s15, [r0, #12]
 80066b6:	ee20 0a00 	vmul.f32	s0, s0, s0
 80066ba:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80066be:	2300      	movs	r3, #0
 80066c0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80066c4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80066c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066cc:	bfb8      	it	lt
 80066ce:	604b      	strlt	r3, [r1, #4]
 80066d0:	db08      	blt.n	80066e4 <arm_cmplx_mag_f32+0x174>
 80066d2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80066d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066da:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80066de:	d453      	bmi.n	8006788 <arm_cmplx_mag_f32+0x218>
 80066e0:	ed81 8a01 	vstr	s16, [r1, #4]
 80066e4:	2a01      	cmp	r2, #1
 80066e6:	d018      	beq.n	800671a <arm_cmplx_mag_f32+0x1aa>
 80066e8:	ed90 0a04 	vldr	s0, [r0, #16]
 80066ec:	edd0 7a05 	vldr	s15, [r0, #20]
 80066f0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80066f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80066f8:	2300      	movs	r3, #0
 80066fa:	ee30 0a27 	vadd.f32	s0, s0, s15
 80066fe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006706:	db19      	blt.n	800673c <arm_cmplx_mag_f32+0x1cc>
 8006708:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800670c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006710:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006714:	d44a      	bmi.n	80067ac <arm_cmplx_mag_f32+0x23c>
 8006716:	ed81 8a02 	vstr	s16, [r1, #8]
 800671a:	b004      	add	sp, #16
 800671c:	ecbd 8b02 	vpop	{d8}
 8006720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006724:	f845 8c04 	str.w	r8, [r5, #-4]
 8006728:	e797      	b.n	800665a <arm_cmplx_mag_f32+0xea>
 800672a:	f845 8c08 	str.w	r8, [r5, #-8]
 800672e:	e77b      	b.n	8006628 <arm_cmplx_mag_f32+0xb8>
 8006730:	f845 8c0c 	str.w	r8, [r5, #-12]
 8006734:	e75e      	b.n	80065f4 <arm_cmplx_mag_f32+0x84>
 8006736:	f845 8c10 	str.w	r8, [r5, #-16]
 800673a:	e741      	b.n	80065c0 <arm_cmplx_mag_f32+0x50>
 800673c:	608b      	str	r3, [r1, #8]
 800673e:	e7ec      	b.n	800671a <arm_cmplx_mag_f32+0x1aa>
 8006740:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006744:	9001      	str	r0, [sp, #4]
 8006746:	f002 ffb5 	bl	80096b4 <sqrtf>
 800674a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800674e:	9801      	ldr	r0, [sp, #4]
 8006750:	e74e      	b.n	80065f0 <arm_cmplx_mag_f32+0x80>
 8006752:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006756:	9001      	str	r0, [sp, #4]
 8006758:	f002 ffac 	bl	80096b4 <sqrtf>
 800675c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006760:	9801      	ldr	r0, [sp, #4]
 8006762:	e72b      	b.n	80065bc <arm_cmplx_mag_f32+0x4c>
 8006764:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006768:	9001      	str	r0, [sp, #4]
 800676a:	f002 ffa3 	bl	80096b4 <sqrtf>
 800676e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006772:	9801      	ldr	r0, [sp, #4]
 8006774:	e76f      	b.n	8006656 <arm_cmplx_mag_f32+0xe6>
 8006776:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800677a:	9001      	str	r0, [sp, #4]
 800677c:	f002 ff9a 	bl	80096b4 <sqrtf>
 8006780:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006784:	9801      	ldr	r0, [sp, #4]
 8006786:	e74d      	b.n	8006624 <arm_cmplx_mag_f32+0xb4>
 8006788:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800678c:	9201      	str	r2, [sp, #4]
 800678e:	f002 ff91 	bl	80096b4 <sqrtf>
 8006792:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8006796:	9903      	ldr	r1, [sp, #12]
 8006798:	e7a2      	b.n	80066e0 <arm_cmplx_mag_f32+0x170>
 800679a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800679e:	9201      	str	r2, [sp, #4]
 80067a0:	f002 ff88 	bl	80096b4 <sqrtf>
 80067a4:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80067a8:	9903      	ldr	r1, [sp, #12]
 80067aa:	e77c      	b.n	80066a6 <arm_cmplx_mag_f32+0x136>
 80067ac:	9101      	str	r1, [sp, #4]
 80067ae:	f002 ff81 	bl	80096b4 <sqrtf>
 80067b2:	9901      	ldr	r1, [sp, #4]
 80067b4:	e7af      	b.n	8006716 <arm_cmplx_mag_f32+0x1a6>
 80067b6:	bf00      	nop

080067b8 <arm_radix8_butterfly_f32>:
 80067b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067bc:	ed2d 8b10 	vpush	{d8-d15}
 80067c0:	b095      	sub	sp, #84	; 0x54
 80067c2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 80067c6:	4603      	mov	r3, r0
 80067c8:	3304      	adds	r3, #4
 80067ca:	ed9f bab9 	vldr	s22, [pc, #740]	; 8006ab0 <arm_radix8_butterfly_f32+0x2f8>
 80067ce:	9012      	str	r0, [sp, #72]	; 0x48
 80067d0:	468b      	mov	fp, r1
 80067d2:	9313      	str	r3, [sp, #76]	; 0x4c
 80067d4:	4689      	mov	r9, r1
 80067d6:	ea4f 06db 	mov.w	r6, fp, lsr #3
 80067da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067dc:	960f      	str	r6, [sp, #60]	; 0x3c
 80067de:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80067e2:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 80067e6:	eb03 0508 	add.w	r5, r3, r8
 80067ea:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 80067ee:	eb05 040e 	add.w	r4, r5, lr
 80067f2:	0137      	lsls	r7, r6, #4
 80067f4:	eba6 030a 	sub.w	r3, r6, sl
 80067f8:	eb04 000e 	add.w	r0, r4, lr
 80067fc:	44b2      	add	sl, r6
 80067fe:	1d3a      	adds	r2, r7, #4
 8006800:	9702      	str	r7, [sp, #8]
 8006802:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8006806:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800680a:	ebae 0c06 	sub.w	ip, lr, r6
 800680e:	9703      	str	r7, [sp, #12]
 8006810:	eb03 0708 	add.w	r7, r3, r8
 8006814:	9701      	str	r7, [sp, #4]
 8006816:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800681a:	9706      	str	r7, [sp, #24]
 800681c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800681e:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8006822:	f10e 0104 	add.w	r1, lr, #4
 8006826:	4439      	add	r1, r7
 8006828:	443a      	add	r2, r7
 800682a:	0137      	lsls	r7, r6, #4
 800682c:	00f6      	lsls	r6, r6, #3
 800682e:	9704      	str	r7, [sp, #16]
 8006830:	9605      	str	r6, [sp, #20]
 8006832:	9f01      	ldr	r7, [sp, #4]
 8006834:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8006836:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800683a:	f04f 0c00 	mov.w	ip, #0
 800683e:	edd4 6a00 	vldr	s13, [r4]
 8006842:	edd7 1a00 	vldr	s3, [r7]
 8006846:	ed16 aa01 	vldr	s20, [r6, #-4]
 800684a:	edd5 5a00 	vldr	s11, [r5]
 800684e:	ed52 9a01 	vldr	s19, [r2, #-4]
 8006852:	ed90 6a00 	vldr	s12, [r0]
 8006856:	ed51 7a01 	vldr	s15, [r1, #-4]
 800685a:	ed93 3a00 	vldr	s6, [r3]
 800685e:	ee39 0a86 	vadd.f32	s0, s19, s12
 8006862:	ee33 2a21 	vadd.f32	s4, s6, s3
 8006866:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800686a:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800686e:	ee35 7a02 	vadd.f32	s14, s10, s4
 8006872:	ee34 4a80 	vadd.f32	s8, s9, s0
 8006876:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800687a:	ee74 6a07 	vadd.f32	s13, s8, s14
 800687e:	ee34 4a47 	vsub.f32	s8, s8, s14
 8006882:	ed46 6a01 	vstr	s13, [r6, #-4]
 8006886:	ed85 4a00 	vstr	s8, [r5]
 800688a:	edd1 6a00 	vldr	s13, [r1]
 800688e:	ed94 9a01 	vldr	s18, [r4, #4]
 8006892:	edd3 2a01 	vldr	s5, [r3, #4]
 8006896:	edd7 8a01 	vldr	s17, [r7, #4]
 800689a:	edd6 0a00 	vldr	s1, [r6]
 800689e:	edd5 3a01 	vldr	s7, [r5, #4]
 80068a2:	ed90 8a01 	vldr	s16, [r0, #4]
 80068a6:	ed92 7a00 	vldr	s14, [r2]
 80068aa:	ee33 3a61 	vsub.f32	s6, s6, s3
 80068ae:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80068b2:	ee72 aae8 	vsub.f32	s21, s5, s17
 80068b6:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80068ba:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80068be:	ee77 7a83 	vadd.f32	s15, s15, s6
 80068c2:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80068c6:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80068ca:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80068ce:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80068d2:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80068d6:	ee77 0a08 	vadd.f32	s1, s14, s16
 80068da:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80068de:	ee37 7a48 	vsub.f32	s14, s14, s16
 80068e2:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80068e6:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80068ea:	ee76 6a89 	vadd.f32	s13, s13, s18
 80068ee:	ee24 4a0b 	vmul.f32	s8, s8, s22
 80068f2:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80068f6:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80068fa:	ee35 5a42 	vsub.f32	s10, s10, s4
 80068fe:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8006902:	ee33 2a20 	vadd.f32	s4, s6, s1
 8006906:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800690a:	ee33 3a60 	vsub.f32	s6, s6, s1
 800690e:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8006912:	ee77 0a01 	vadd.f32	s1, s14, s2
 8006916:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800691a:	ee37 7a41 	vsub.f32	s14, s14, s2
 800691e:	ee73 1a84 	vadd.f32	s3, s7, s8
 8006922:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8006926:	ee76 3a27 	vadd.f32	s7, s12, s15
 800692a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800692e:	ee32 8a00 	vadd.f32	s16, s4, s0
 8006932:	ee33 1a45 	vsub.f32	s2, s6, s10
 8006936:	ee32 2a40 	vsub.f32	s4, s4, s0
 800693a:	ee35 5a03 	vadd.f32	s10, s10, s6
 800693e:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8006942:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8006946:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800694a:	ee34 6a67 	vsub.f32	s12, s8, s15
 800694e:	ee75 4a87 	vadd.f32	s9, s11, s14
 8006952:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8006956:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800695a:	ee77 7a84 	vadd.f32	s15, s15, s8
 800695e:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8006962:	44dc      	add	ip, fp
 8006964:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8006968:	45e1      	cmp	r9, ip
 800696a:	ed86 8a00 	vstr	s16, [r6]
 800696e:	ed85 2a01 	vstr	s4, [r5, #4]
 8006972:	4456      	add	r6, sl
 8006974:	ed02 0a01 	vstr	s0, [r2, #-4]
 8006978:	4455      	add	r5, sl
 800697a:	edc0 6a00 	vstr	s13, [r0]
 800697e:	ed82 1a00 	vstr	s2, [r2]
 8006982:	ed80 5a01 	vstr	s10, [r0, #4]
 8006986:	4452      	add	r2, sl
 8006988:	ed01 3a01 	vstr	s6, [r1, #-4]
 800698c:	4450      	add	r0, sl
 800698e:	edc7 2a00 	vstr	s5, [r7]
 8006992:	edc4 4a00 	vstr	s9, [r4]
 8006996:	ed83 7a00 	vstr	s14, [r3]
 800699a:	edc1 5a00 	vstr	s11, [r1]
 800699e:	edc7 3a01 	vstr	s7, [r7, #4]
 80069a2:	4451      	add	r1, sl
 80069a4:	ed84 6a01 	vstr	s12, [r4, #4]
 80069a8:	4457      	add	r7, sl
 80069aa:	edc3 7a01 	vstr	s15, [r3, #4]
 80069ae:	4454      	add	r4, sl
 80069b0:	4453      	add	r3, sl
 80069b2:	f63f af44 	bhi.w	800683e <arm_radix8_butterfly_f32+0x86>
 80069b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069b8:	2b07      	cmp	r3, #7
 80069ba:	f240 81b7 	bls.w	8006d2c <arm_radix8_butterfly_f32+0x574>
 80069be:	9b06      	ldr	r3, [sp, #24]
 80069c0:	9903      	ldr	r1, [sp, #12]
 80069c2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80069c4:	9e05      	ldr	r6, [sp, #20]
 80069c6:	9a04      	ldr	r2, [sp, #16]
 80069c8:	f103 0c08 	add.w	ip, r3, #8
 80069cc:	9b02      	ldr	r3, [sp, #8]
 80069ce:	3108      	adds	r1, #8
 80069d0:	f108 0808 	add.w	r8, r8, #8
 80069d4:	1841      	adds	r1, r0, r1
 80069d6:	3608      	adds	r6, #8
 80069d8:	330c      	adds	r3, #12
 80069da:	4604      	mov	r4, r0
 80069dc:	4444      	add	r4, r8
 80069de:	18c3      	adds	r3, r0, r3
 80069e0:	9109      	str	r1, [sp, #36]	; 0x24
 80069e2:	1981      	adds	r1, r0, r6
 80069e4:	f10e 0e08 	add.w	lr, lr, #8
 80069e8:	3208      	adds	r2, #8
 80069ea:	940b      	str	r4, [sp, #44]	; 0x2c
 80069ec:	9107      	str	r1, [sp, #28]
 80069ee:	4604      	mov	r4, r0
 80069f0:	4601      	mov	r1, r0
 80069f2:	9304      	str	r3, [sp, #16]
 80069f4:	f100 030c 	add.w	r3, r0, #12
 80069f8:	4474      	add	r4, lr
 80069fa:	f04f 0801 	mov.w	r8, #1
 80069fe:	1882      	adds	r2, r0, r2
 8006a00:	4461      	add	r1, ip
 8006a02:	9305      	str	r3, [sp, #20]
 8006a04:	464b      	mov	r3, r9
 8006a06:	940a      	str	r4, [sp, #40]	; 0x28
 8006a08:	46c1      	mov	r9, r8
 8006a0a:	9208      	str	r2, [sp, #32]
 8006a0c:	46d8      	mov	r8, fp
 8006a0e:	9106      	str	r1, [sp, #24]
 8006a10:	f04f 0e00 	mov.w	lr, #0
 8006a14:	469b      	mov	fp, r3
 8006a16:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a18:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006a1a:	449e      	add	lr, r3
 8006a1c:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8006a20:	441a      	add	r2, r3
 8006a22:	920e      	str	r2, [sp, #56]	; 0x38
 8006a24:	441a      	add	r2, r3
 8006a26:	18d4      	adds	r4, r2, r3
 8006a28:	18e5      	adds	r5, r4, r3
 8006a2a:	18ee      	adds	r6, r5, r3
 8006a2c:	18f7      	adds	r7, r6, r3
 8006a2e:	eb07 0c03 	add.w	ip, r7, r3
 8006a32:	920d      	str	r2, [sp, #52]	; 0x34
 8006a34:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8006a38:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8006a3c:	910c      	str	r1, [sp, #48]	; 0x30
 8006a3e:	4419      	add	r1, r3
 8006a40:	9103      	str	r1, [sp, #12]
 8006a42:	4419      	add	r1, r3
 8006a44:	18ca      	adds	r2, r1, r3
 8006a46:	9202      	str	r2, [sp, #8]
 8006a48:	441a      	add	r2, r3
 8006a4a:	18d0      	adds	r0, r2, r3
 8006a4c:	ed92 ea01 	vldr	s28, [r2, #4]
 8006a50:	9a02      	ldr	r2, [sp, #8]
 8006a52:	edd4 7a00 	vldr	s15, [r4]
 8006a56:	edd2 da01 	vldr	s27, [r2, #4]
 8006a5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a5c:	ed91 da01 	vldr	s26, [r1, #4]
 8006a60:	ed92 ca01 	vldr	s24, [r2, #4]
 8006a64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a66:	9903      	ldr	r1, [sp, #12]
 8006a68:	edcd 7a03 	vstr	s15, [sp, #12]
 8006a6c:	edd2 7a00 	vldr	s15, [r2]
 8006a70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a72:	edcd 7a02 	vstr	s15, [sp, #8]
 8006a76:	edd2 7a00 	vldr	s15, [r2]
 8006a7a:	edd0 ea01 	vldr	s29, [r0, #4]
 8006a7e:	edd1 ca01 	vldr	s25, [r1, #4]
 8006a82:	eddc ba00 	vldr	s23, [ip]
 8006a86:	edd7 aa00 	vldr	s21, [r7]
 8006a8a:	ed96 aa00 	vldr	s20, [r6]
 8006a8e:	edd5 9a00 	vldr	s19, [r5]
 8006a92:	edcd 7a01 	vstr	s15, [sp, #4]
 8006a96:	4403      	add	r3, r0
 8006a98:	ed93 fa01 	vldr	s30, [r3, #4]
 8006a9c:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8006aa0:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8006aa4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006aa8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006aac:	46cc      	mov	ip, r9
 8006aae:	e001      	b.n	8006ab4 <arm_radix8_butterfly_f32+0x2fc>
 8006ab0:	3f3504f3 	.word	0x3f3504f3
 8006ab4:	ed91 6a00 	vldr	s12, [r1]
 8006ab8:	ed93 5a00 	vldr	s10, [r3]
 8006abc:	edd0 fa00 	vldr	s31, [r0]
 8006ac0:	edd4 7a00 	vldr	s15, [r4]
 8006ac4:	ed95 7a00 	vldr	s14, [r5]
 8006ac8:	ed56 3a01 	vldr	s7, [r6, #-4]
 8006acc:	ed17 3a01 	vldr	s6, [r7, #-4]
 8006ad0:	ed92 2a00 	vldr	s4, [r2]
 8006ad4:	ed96 0a00 	vldr	s0, [r6]
 8006ad8:	ee33 8a85 	vadd.f32	s16, s7, s10
 8006adc:	ee32 1a06 	vadd.f32	s2, s4, s12
 8006ae0:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8006ae4:	ee77 4a87 	vadd.f32	s9, s15, s14
 8006ae8:	ee78 1a04 	vadd.f32	s3, s16, s8
 8006aec:	ee71 6a24 	vadd.f32	s13, s2, s9
 8006af0:	ee32 2a46 	vsub.f32	s4, s4, s12
 8006af4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8006af8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006afc:	ed06 6a01 	vstr	s12, [r6, #-4]
 8006b00:	edd4 8a01 	vldr	s17, [r4, #4]
 8006b04:	ed92 9a01 	vldr	s18, [r2, #4]
 8006b08:	edd7 0a00 	vldr	s1, [r7]
 8006b0c:	edd1 2a01 	vldr	s5, [r1, #4]
 8006b10:	ed95 7a01 	vldr	s14, [r5, #4]
 8006b14:	ed93 6a01 	vldr	s12, [r3, #4]
 8006b18:	edd0 5a01 	vldr	s11, [r0, #4]
 8006b1c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8006b20:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8006b24:	ee39 5a62 	vsub.f32	s10, s18, s5
 8006b28:	ee78 fac7 	vsub.f32	s31, s17, s14
 8006b2c:	ee38 4a44 	vsub.f32	s8, s16, s8
 8006b30:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006b34:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8006b38:	ee79 2a22 	vadd.f32	s5, s18, s5
 8006b3c:	ee32 9a27 	vadd.f32	s18, s4, s15
 8006b40:	ee72 7a67 	vsub.f32	s15, s4, s15
 8006b44:	ee30 2a06 	vadd.f32	s4, s0, s12
 8006b48:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8006b4c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8006b50:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8006b54:	ee32 1a08 	vadd.f32	s2, s4, s16
 8006b58:	ee72 fa87 	vadd.f32	s31, s5, s14
 8006b5c:	ee32 2a48 	vsub.f32	s4, s4, s16
 8006b60:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8006b64:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8006b68:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8006b6c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8006b70:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8006b74:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8006b78:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8006b7c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8006b80:	ee30 6a46 	vsub.f32	s12, s0, s12
 8006b84:	ee74 0a22 	vadd.f32	s1, s8, s5
 8006b88:	ee36 0a28 	vadd.f32	s0, s12, s17
 8006b8c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8006b90:	ee36 6a68 	vsub.f32	s12, s12, s17
 8006b94:	ee32 4a64 	vsub.f32	s8, s4, s9
 8006b98:	ee73 8a09 	vadd.f32	s17, s6, s18
 8006b9c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8006ba0:	ee33 9a49 	vsub.f32	s18, s6, s18
 8006ba4:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8006ba8:	ee35 3a85 	vadd.f32	s6, s11, s10
 8006bac:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8006bb0:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8006bb4:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8006bb8:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8006bbc:	ee30 7a68 	vsub.f32	s14, s0, s17
 8006bc0:	ee35 8a03 	vadd.f32	s16, s10, s6
 8006bc4:	ee38 0a80 	vadd.f32	s0, s17, s0
 8006bc8:	ee73 3a82 	vadd.f32	s7, s7, s4
 8006bcc:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8006bd0:	ed9d 2a01 	vldr	s4, [sp, #4]
 8006bd4:	eddd 1a02 	vldr	s3, [sp, #8]
 8006bd8:	ee35 5a43 	vsub.f32	s10, s10, s6
 8006bdc:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8006be0:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8006be4:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8006be8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006bec:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8006bf0:	ee76 5a49 	vsub.f32	s11, s12, s18
 8006bf4:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8006bf8:	ee39 6a06 	vadd.f32	s12, s18, s12
 8006bfc:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8006c00:	ee21 4a84 	vmul.f32	s8, s3, s8
 8006c04:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8006c08:	ee22 7a07 	vmul.f32	s14, s4, s14
 8006c0c:	ee22 2a08 	vmul.f32	s4, s4, s16
 8006c10:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8006c14:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8006c18:	ee31 1a09 	vadd.f32	s2, s2, s18
 8006c1c:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8006c20:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8006c24:	ee74 0a60 	vsub.f32	s1, s8, s1
 8006c28:	ee37 7a48 	vsub.f32	s14, s14, s16
 8006c2c:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8006c30:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8006c34:	ee72 1a21 	vadd.f32	s3, s4, s3
 8006c38:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8006c3c:	ee38 2a89 	vadd.f32	s4, s17, s18
 8006c40:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8006c44:	ee38 8a04 	vadd.f32	s16, s16, s8
 8006c48:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8006c4c:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8006c50:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8006c54:	eddd 5a03 	vldr	s11, [sp, #12]
 8006c58:	edc6 fa00 	vstr	s31, [r6]
 8006c5c:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8006c60:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8006c64:	ee30 0a45 	vsub.f32	s0, s0, s10
 8006c68:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8006c6c:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8006c70:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8006c74:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8006c78:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8006c7c:	ee25 6a86 	vmul.f32	s12, s11, s12
 8006c80:	ee74 4a89 	vadd.f32	s9, s9, s18
 8006c84:	ee34 3a43 	vsub.f32	s6, s8, s6
 8006c88:	ee78 8a85 	vadd.f32	s17, s17, s10
 8006c8c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006c90:	44c4      	add	ip, r8
 8006c92:	45e3      	cmp	fp, ip
 8006c94:	edc3 3a00 	vstr	s7, [r3]
 8006c98:	edc3 6a01 	vstr	s13, [r3, #4]
 8006c9c:	4456      	add	r6, sl
 8006c9e:	ed07 1a01 	vstr	s2, [r7, #-4]
 8006ca2:	edc7 0a00 	vstr	s1, [r7]
 8006ca6:	4453      	add	r3, sl
 8006ca8:	ed80 2a00 	vstr	s4, [r0]
 8006cac:	edc0 2a01 	vstr	s5, [r0, #4]
 8006cb0:	4457      	add	r7, sl
 8006cb2:	edc2 1a00 	vstr	s3, [r2]
 8006cb6:	ed82 7a01 	vstr	s14, [r2, #4]
 8006cba:	4450      	add	r0, sl
 8006cbc:	ed85 8a00 	vstr	s16, [r5]
 8006cc0:	ed85 0a01 	vstr	s0, [r5, #4]
 8006cc4:	4452      	add	r2, sl
 8006cc6:	edc1 4a00 	vstr	s9, [r1]
 8006cca:	4455      	add	r5, sl
 8006ccc:	ed81 3a01 	vstr	s6, [r1, #4]
 8006cd0:	edc4 8a00 	vstr	s17, [r4]
 8006cd4:	ed84 6a01 	vstr	s12, [r4, #4]
 8006cd8:	4451      	add	r1, sl
 8006cda:	4454      	add	r4, sl
 8006cdc:	f63f aeea 	bhi.w	8006ab4 <arm_radix8_butterfly_f32+0x2fc>
 8006ce0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ce2:	3308      	adds	r3, #8
 8006ce4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ce8:	3308      	adds	r3, #8
 8006cea:	930a      	str	r3, [sp, #40]	; 0x28
 8006cec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cee:	3308      	adds	r3, #8
 8006cf0:	9309      	str	r3, [sp, #36]	; 0x24
 8006cf2:	9b08      	ldr	r3, [sp, #32]
 8006cf4:	3308      	adds	r3, #8
 8006cf6:	9308      	str	r3, [sp, #32]
 8006cf8:	9b07      	ldr	r3, [sp, #28]
 8006cfa:	3308      	adds	r3, #8
 8006cfc:	9307      	str	r3, [sp, #28]
 8006cfe:	9b06      	ldr	r3, [sp, #24]
 8006d00:	3308      	adds	r3, #8
 8006d02:	9306      	str	r3, [sp, #24]
 8006d04:	9b05      	ldr	r3, [sp, #20]
 8006d06:	3308      	adds	r3, #8
 8006d08:	9305      	str	r3, [sp, #20]
 8006d0a:	9b04      	ldr	r3, [sp, #16]
 8006d0c:	3308      	adds	r3, #8
 8006d0e:	9304      	str	r3, [sp, #16]
 8006d10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d12:	f109 0901 	add.w	r9, r9, #1
 8006d16:	454b      	cmp	r3, r9
 8006d18:	f47f ae7d 	bne.w	8006a16 <arm_radix8_butterfly_f32+0x25e>
 8006d1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d1e:	00db      	lsls	r3, r3, #3
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	46d9      	mov	r9, fp
 8006d24:	9310      	str	r3, [sp, #64]	; 0x40
 8006d26:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 8006d2a:	e554      	b.n	80067d6 <arm_radix8_butterfly_f32+0x1e>
 8006d2c:	b015      	add	sp, #84	; 0x54
 8006d2e:	ecbd 8b10 	vpop	{d8-d15}
 8006d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d36:	bf00      	nop

08006d38 <__cvt>:
 8006d38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d3c:	ec55 4b10 	vmov	r4, r5, d0
 8006d40:	2d00      	cmp	r5, #0
 8006d42:	460e      	mov	r6, r1
 8006d44:	4619      	mov	r1, r3
 8006d46:	462b      	mov	r3, r5
 8006d48:	bfbb      	ittet	lt
 8006d4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006d4e:	461d      	movlt	r5, r3
 8006d50:	2300      	movge	r3, #0
 8006d52:	232d      	movlt	r3, #45	; 0x2d
 8006d54:	700b      	strb	r3, [r1, #0]
 8006d56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d58:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006d5c:	4691      	mov	r9, r2
 8006d5e:	f023 0820 	bic.w	r8, r3, #32
 8006d62:	bfbc      	itt	lt
 8006d64:	4622      	movlt	r2, r4
 8006d66:	4614      	movlt	r4, r2
 8006d68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006d6c:	d005      	beq.n	8006d7a <__cvt+0x42>
 8006d6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006d72:	d100      	bne.n	8006d76 <__cvt+0x3e>
 8006d74:	3601      	adds	r6, #1
 8006d76:	2102      	movs	r1, #2
 8006d78:	e000      	b.n	8006d7c <__cvt+0x44>
 8006d7a:	2103      	movs	r1, #3
 8006d7c:	ab03      	add	r3, sp, #12
 8006d7e:	9301      	str	r3, [sp, #4]
 8006d80:	ab02      	add	r3, sp, #8
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	ec45 4b10 	vmov	d0, r4, r5
 8006d88:	4653      	mov	r3, sl
 8006d8a:	4632      	mov	r2, r6
 8006d8c:	f000 fe48 	bl	8007a20 <_dtoa_r>
 8006d90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006d94:	4607      	mov	r7, r0
 8006d96:	d102      	bne.n	8006d9e <__cvt+0x66>
 8006d98:	f019 0f01 	tst.w	r9, #1
 8006d9c:	d022      	beq.n	8006de4 <__cvt+0xac>
 8006d9e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006da2:	eb07 0906 	add.w	r9, r7, r6
 8006da6:	d110      	bne.n	8006dca <__cvt+0x92>
 8006da8:	783b      	ldrb	r3, [r7, #0]
 8006daa:	2b30      	cmp	r3, #48	; 0x30
 8006dac:	d10a      	bne.n	8006dc4 <__cvt+0x8c>
 8006dae:	2200      	movs	r2, #0
 8006db0:	2300      	movs	r3, #0
 8006db2:	4620      	mov	r0, r4
 8006db4:	4629      	mov	r1, r5
 8006db6:	f7f9 fe87 	bl	8000ac8 <__aeabi_dcmpeq>
 8006dba:	b918      	cbnz	r0, 8006dc4 <__cvt+0x8c>
 8006dbc:	f1c6 0601 	rsb	r6, r6, #1
 8006dc0:	f8ca 6000 	str.w	r6, [sl]
 8006dc4:	f8da 3000 	ldr.w	r3, [sl]
 8006dc8:	4499      	add	r9, r3
 8006dca:	2200      	movs	r2, #0
 8006dcc:	2300      	movs	r3, #0
 8006dce:	4620      	mov	r0, r4
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	f7f9 fe79 	bl	8000ac8 <__aeabi_dcmpeq>
 8006dd6:	b108      	cbz	r0, 8006ddc <__cvt+0xa4>
 8006dd8:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ddc:	2230      	movs	r2, #48	; 0x30
 8006dde:	9b03      	ldr	r3, [sp, #12]
 8006de0:	454b      	cmp	r3, r9
 8006de2:	d307      	bcc.n	8006df4 <__cvt+0xbc>
 8006de4:	9b03      	ldr	r3, [sp, #12]
 8006de6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006de8:	1bdb      	subs	r3, r3, r7
 8006dea:	4638      	mov	r0, r7
 8006dec:	6013      	str	r3, [r2, #0]
 8006dee:	b004      	add	sp, #16
 8006df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006df4:	1c59      	adds	r1, r3, #1
 8006df6:	9103      	str	r1, [sp, #12]
 8006df8:	701a      	strb	r2, [r3, #0]
 8006dfa:	e7f0      	b.n	8006dde <__cvt+0xa6>

08006dfc <__exponent>:
 8006dfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2900      	cmp	r1, #0
 8006e02:	bfb8      	it	lt
 8006e04:	4249      	neglt	r1, r1
 8006e06:	f803 2b02 	strb.w	r2, [r3], #2
 8006e0a:	bfb4      	ite	lt
 8006e0c:	222d      	movlt	r2, #45	; 0x2d
 8006e0e:	222b      	movge	r2, #43	; 0x2b
 8006e10:	2909      	cmp	r1, #9
 8006e12:	7042      	strb	r2, [r0, #1]
 8006e14:	dd2a      	ble.n	8006e6c <__exponent+0x70>
 8006e16:	f10d 0207 	add.w	r2, sp, #7
 8006e1a:	4617      	mov	r7, r2
 8006e1c:	260a      	movs	r6, #10
 8006e1e:	4694      	mov	ip, r2
 8006e20:	fb91 f5f6 	sdiv	r5, r1, r6
 8006e24:	fb06 1415 	mls	r4, r6, r5, r1
 8006e28:	3430      	adds	r4, #48	; 0x30
 8006e2a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006e2e:	460c      	mov	r4, r1
 8006e30:	2c63      	cmp	r4, #99	; 0x63
 8006e32:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8006e36:	4629      	mov	r1, r5
 8006e38:	dcf1      	bgt.n	8006e1e <__exponent+0x22>
 8006e3a:	3130      	adds	r1, #48	; 0x30
 8006e3c:	f1ac 0402 	sub.w	r4, ip, #2
 8006e40:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006e44:	1c41      	adds	r1, r0, #1
 8006e46:	4622      	mov	r2, r4
 8006e48:	42ba      	cmp	r2, r7
 8006e4a:	d30a      	bcc.n	8006e62 <__exponent+0x66>
 8006e4c:	f10d 0209 	add.w	r2, sp, #9
 8006e50:	eba2 020c 	sub.w	r2, r2, ip
 8006e54:	42bc      	cmp	r4, r7
 8006e56:	bf88      	it	hi
 8006e58:	2200      	movhi	r2, #0
 8006e5a:	4413      	add	r3, r2
 8006e5c:	1a18      	subs	r0, r3, r0
 8006e5e:	b003      	add	sp, #12
 8006e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e62:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006e66:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006e6a:	e7ed      	b.n	8006e48 <__exponent+0x4c>
 8006e6c:	2330      	movs	r3, #48	; 0x30
 8006e6e:	3130      	adds	r1, #48	; 0x30
 8006e70:	7083      	strb	r3, [r0, #2]
 8006e72:	70c1      	strb	r1, [r0, #3]
 8006e74:	1d03      	adds	r3, r0, #4
 8006e76:	e7f1      	b.n	8006e5c <__exponent+0x60>

08006e78 <_printf_float>:
 8006e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e7c:	ed2d 8b02 	vpush	{d8}
 8006e80:	b08d      	sub	sp, #52	; 0x34
 8006e82:	460c      	mov	r4, r1
 8006e84:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006e88:	4616      	mov	r6, r2
 8006e8a:	461f      	mov	r7, r3
 8006e8c:	4605      	mov	r5, r0
 8006e8e:	f000 fcc7 	bl	8007820 <_localeconv_r>
 8006e92:	f8d0 a000 	ldr.w	sl, [r0]
 8006e96:	4650      	mov	r0, sl
 8006e98:	f7f9 f9ea 	bl	8000270 <strlen>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	930a      	str	r3, [sp, #40]	; 0x28
 8006ea0:	6823      	ldr	r3, [r4, #0]
 8006ea2:	9305      	str	r3, [sp, #20]
 8006ea4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ea8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006eac:	3307      	adds	r3, #7
 8006eae:	f023 0307 	bic.w	r3, r3, #7
 8006eb2:	f103 0208 	add.w	r2, r3, #8
 8006eb6:	f8c8 2000 	str.w	r2, [r8]
 8006eba:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ebe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006ec2:	9307      	str	r3, [sp, #28]
 8006ec4:	f8cd 8018 	str.w	r8, [sp, #24]
 8006ec8:	ee08 0a10 	vmov	s16, r0
 8006ecc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006ed0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ed4:	4b9e      	ldr	r3, [pc, #632]	; (8007150 <_printf_float+0x2d8>)
 8006ed6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006eda:	f7f9 fe27 	bl	8000b2c <__aeabi_dcmpun>
 8006ede:	bb88      	cbnz	r0, 8006f44 <_printf_float+0xcc>
 8006ee0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ee4:	4b9a      	ldr	r3, [pc, #616]	; (8007150 <_printf_float+0x2d8>)
 8006ee6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006eea:	f7f9 fe01 	bl	8000af0 <__aeabi_dcmple>
 8006eee:	bb48      	cbnz	r0, 8006f44 <_printf_float+0xcc>
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	4640      	mov	r0, r8
 8006ef6:	4649      	mov	r1, r9
 8006ef8:	f7f9 fdf0 	bl	8000adc <__aeabi_dcmplt>
 8006efc:	b110      	cbz	r0, 8006f04 <_printf_float+0x8c>
 8006efe:	232d      	movs	r3, #45	; 0x2d
 8006f00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f04:	4a93      	ldr	r2, [pc, #588]	; (8007154 <_printf_float+0x2dc>)
 8006f06:	4b94      	ldr	r3, [pc, #592]	; (8007158 <_printf_float+0x2e0>)
 8006f08:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006f0c:	bf94      	ite	ls
 8006f0e:	4690      	movls	r8, r2
 8006f10:	4698      	movhi	r8, r3
 8006f12:	2303      	movs	r3, #3
 8006f14:	6123      	str	r3, [r4, #16]
 8006f16:	9b05      	ldr	r3, [sp, #20]
 8006f18:	f023 0304 	bic.w	r3, r3, #4
 8006f1c:	6023      	str	r3, [r4, #0]
 8006f1e:	f04f 0900 	mov.w	r9, #0
 8006f22:	9700      	str	r7, [sp, #0]
 8006f24:	4633      	mov	r3, r6
 8006f26:	aa0b      	add	r2, sp, #44	; 0x2c
 8006f28:	4621      	mov	r1, r4
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	f000 f9da 	bl	80072e4 <_printf_common>
 8006f30:	3001      	adds	r0, #1
 8006f32:	f040 8090 	bne.w	8007056 <_printf_float+0x1de>
 8006f36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f3a:	b00d      	add	sp, #52	; 0x34
 8006f3c:	ecbd 8b02 	vpop	{d8}
 8006f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f44:	4642      	mov	r2, r8
 8006f46:	464b      	mov	r3, r9
 8006f48:	4640      	mov	r0, r8
 8006f4a:	4649      	mov	r1, r9
 8006f4c:	f7f9 fdee 	bl	8000b2c <__aeabi_dcmpun>
 8006f50:	b140      	cbz	r0, 8006f64 <_printf_float+0xec>
 8006f52:	464b      	mov	r3, r9
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	bfbc      	itt	lt
 8006f58:	232d      	movlt	r3, #45	; 0x2d
 8006f5a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006f5e:	4a7f      	ldr	r2, [pc, #508]	; (800715c <_printf_float+0x2e4>)
 8006f60:	4b7f      	ldr	r3, [pc, #508]	; (8007160 <_printf_float+0x2e8>)
 8006f62:	e7d1      	b.n	8006f08 <_printf_float+0x90>
 8006f64:	6863      	ldr	r3, [r4, #4]
 8006f66:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006f6a:	9206      	str	r2, [sp, #24]
 8006f6c:	1c5a      	adds	r2, r3, #1
 8006f6e:	d13f      	bne.n	8006ff0 <_printf_float+0x178>
 8006f70:	2306      	movs	r3, #6
 8006f72:	6063      	str	r3, [r4, #4]
 8006f74:	9b05      	ldr	r3, [sp, #20]
 8006f76:	6861      	ldr	r1, [r4, #4]
 8006f78:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	9303      	str	r3, [sp, #12]
 8006f80:	ab0a      	add	r3, sp, #40	; 0x28
 8006f82:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006f86:	ab09      	add	r3, sp, #36	; 0x24
 8006f88:	ec49 8b10 	vmov	d0, r8, r9
 8006f8c:	9300      	str	r3, [sp, #0]
 8006f8e:	6022      	str	r2, [r4, #0]
 8006f90:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006f94:	4628      	mov	r0, r5
 8006f96:	f7ff fecf 	bl	8006d38 <__cvt>
 8006f9a:	9b06      	ldr	r3, [sp, #24]
 8006f9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f9e:	2b47      	cmp	r3, #71	; 0x47
 8006fa0:	4680      	mov	r8, r0
 8006fa2:	d108      	bne.n	8006fb6 <_printf_float+0x13e>
 8006fa4:	1cc8      	adds	r0, r1, #3
 8006fa6:	db02      	blt.n	8006fae <_printf_float+0x136>
 8006fa8:	6863      	ldr	r3, [r4, #4]
 8006faa:	4299      	cmp	r1, r3
 8006fac:	dd41      	ble.n	8007032 <_printf_float+0x1ba>
 8006fae:	f1ab 0302 	sub.w	r3, fp, #2
 8006fb2:	fa5f fb83 	uxtb.w	fp, r3
 8006fb6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006fba:	d820      	bhi.n	8006ffe <_printf_float+0x186>
 8006fbc:	3901      	subs	r1, #1
 8006fbe:	465a      	mov	r2, fp
 8006fc0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006fc4:	9109      	str	r1, [sp, #36]	; 0x24
 8006fc6:	f7ff ff19 	bl	8006dfc <__exponent>
 8006fca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fcc:	1813      	adds	r3, r2, r0
 8006fce:	2a01      	cmp	r2, #1
 8006fd0:	4681      	mov	r9, r0
 8006fd2:	6123      	str	r3, [r4, #16]
 8006fd4:	dc02      	bgt.n	8006fdc <_printf_float+0x164>
 8006fd6:	6822      	ldr	r2, [r4, #0]
 8006fd8:	07d2      	lsls	r2, r2, #31
 8006fda:	d501      	bpl.n	8006fe0 <_printf_float+0x168>
 8006fdc:	3301      	adds	r3, #1
 8006fde:	6123      	str	r3, [r4, #16]
 8006fe0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d09c      	beq.n	8006f22 <_printf_float+0xaa>
 8006fe8:	232d      	movs	r3, #45	; 0x2d
 8006fea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fee:	e798      	b.n	8006f22 <_printf_float+0xaa>
 8006ff0:	9a06      	ldr	r2, [sp, #24]
 8006ff2:	2a47      	cmp	r2, #71	; 0x47
 8006ff4:	d1be      	bne.n	8006f74 <_printf_float+0xfc>
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1bc      	bne.n	8006f74 <_printf_float+0xfc>
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e7b9      	b.n	8006f72 <_printf_float+0xfa>
 8006ffe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007002:	d118      	bne.n	8007036 <_printf_float+0x1be>
 8007004:	2900      	cmp	r1, #0
 8007006:	6863      	ldr	r3, [r4, #4]
 8007008:	dd0b      	ble.n	8007022 <_printf_float+0x1aa>
 800700a:	6121      	str	r1, [r4, #16]
 800700c:	b913      	cbnz	r3, 8007014 <_printf_float+0x19c>
 800700e:	6822      	ldr	r2, [r4, #0]
 8007010:	07d0      	lsls	r0, r2, #31
 8007012:	d502      	bpl.n	800701a <_printf_float+0x1a2>
 8007014:	3301      	adds	r3, #1
 8007016:	440b      	add	r3, r1
 8007018:	6123      	str	r3, [r4, #16]
 800701a:	65a1      	str	r1, [r4, #88]	; 0x58
 800701c:	f04f 0900 	mov.w	r9, #0
 8007020:	e7de      	b.n	8006fe0 <_printf_float+0x168>
 8007022:	b913      	cbnz	r3, 800702a <_printf_float+0x1b2>
 8007024:	6822      	ldr	r2, [r4, #0]
 8007026:	07d2      	lsls	r2, r2, #31
 8007028:	d501      	bpl.n	800702e <_printf_float+0x1b6>
 800702a:	3302      	adds	r3, #2
 800702c:	e7f4      	b.n	8007018 <_printf_float+0x1a0>
 800702e:	2301      	movs	r3, #1
 8007030:	e7f2      	b.n	8007018 <_printf_float+0x1a0>
 8007032:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007038:	4299      	cmp	r1, r3
 800703a:	db05      	blt.n	8007048 <_printf_float+0x1d0>
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	6121      	str	r1, [r4, #16]
 8007040:	07d8      	lsls	r0, r3, #31
 8007042:	d5ea      	bpl.n	800701a <_printf_float+0x1a2>
 8007044:	1c4b      	adds	r3, r1, #1
 8007046:	e7e7      	b.n	8007018 <_printf_float+0x1a0>
 8007048:	2900      	cmp	r1, #0
 800704a:	bfd4      	ite	le
 800704c:	f1c1 0202 	rsble	r2, r1, #2
 8007050:	2201      	movgt	r2, #1
 8007052:	4413      	add	r3, r2
 8007054:	e7e0      	b.n	8007018 <_printf_float+0x1a0>
 8007056:	6823      	ldr	r3, [r4, #0]
 8007058:	055a      	lsls	r2, r3, #21
 800705a:	d407      	bmi.n	800706c <_printf_float+0x1f4>
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	4642      	mov	r2, r8
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	d12c      	bne.n	80070c4 <_printf_float+0x24c>
 800706a:	e764      	b.n	8006f36 <_printf_float+0xbe>
 800706c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007070:	f240 80e0 	bls.w	8007234 <_printf_float+0x3bc>
 8007074:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007078:	2200      	movs	r2, #0
 800707a:	2300      	movs	r3, #0
 800707c:	f7f9 fd24 	bl	8000ac8 <__aeabi_dcmpeq>
 8007080:	2800      	cmp	r0, #0
 8007082:	d034      	beq.n	80070ee <_printf_float+0x276>
 8007084:	4a37      	ldr	r2, [pc, #220]	; (8007164 <_printf_float+0x2ec>)
 8007086:	2301      	movs	r3, #1
 8007088:	4631      	mov	r1, r6
 800708a:	4628      	mov	r0, r5
 800708c:	47b8      	blx	r7
 800708e:	3001      	adds	r0, #1
 8007090:	f43f af51 	beq.w	8006f36 <_printf_float+0xbe>
 8007094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007098:	429a      	cmp	r2, r3
 800709a:	db02      	blt.n	80070a2 <_printf_float+0x22a>
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	07d8      	lsls	r0, r3, #31
 80070a0:	d510      	bpl.n	80070c4 <_printf_float+0x24c>
 80070a2:	ee18 3a10 	vmov	r3, s16
 80070a6:	4652      	mov	r2, sl
 80070a8:	4631      	mov	r1, r6
 80070aa:	4628      	mov	r0, r5
 80070ac:	47b8      	blx	r7
 80070ae:	3001      	adds	r0, #1
 80070b0:	f43f af41 	beq.w	8006f36 <_printf_float+0xbe>
 80070b4:	f04f 0800 	mov.w	r8, #0
 80070b8:	f104 091a 	add.w	r9, r4, #26
 80070bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070be:	3b01      	subs	r3, #1
 80070c0:	4543      	cmp	r3, r8
 80070c2:	dc09      	bgt.n	80070d8 <_printf_float+0x260>
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	079b      	lsls	r3, r3, #30
 80070c8:	f100 8107 	bmi.w	80072da <_printf_float+0x462>
 80070cc:	68e0      	ldr	r0, [r4, #12]
 80070ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070d0:	4298      	cmp	r0, r3
 80070d2:	bfb8      	it	lt
 80070d4:	4618      	movlt	r0, r3
 80070d6:	e730      	b.n	8006f3a <_printf_float+0xc2>
 80070d8:	2301      	movs	r3, #1
 80070da:	464a      	mov	r2, r9
 80070dc:	4631      	mov	r1, r6
 80070de:	4628      	mov	r0, r5
 80070e0:	47b8      	blx	r7
 80070e2:	3001      	adds	r0, #1
 80070e4:	f43f af27 	beq.w	8006f36 <_printf_float+0xbe>
 80070e8:	f108 0801 	add.w	r8, r8, #1
 80070ec:	e7e6      	b.n	80070bc <_printf_float+0x244>
 80070ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	dc39      	bgt.n	8007168 <_printf_float+0x2f0>
 80070f4:	4a1b      	ldr	r2, [pc, #108]	; (8007164 <_printf_float+0x2ec>)
 80070f6:	2301      	movs	r3, #1
 80070f8:	4631      	mov	r1, r6
 80070fa:	4628      	mov	r0, r5
 80070fc:	47b8      	blx	r7
 80070fe:	3001      	adds	r0, #1
 8007100:	f43f af19 	beq.w	8006f36 <_printf_float+0xbe>
 8007104:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007108:	4313      	orrs	r3, r2
 800710a:	d102      	bne.n	8007112 <_printf_float+0x29a>
 800710c:	6823      	ldr	r3, [r4, #0]
 800710e:	07d9      	lsls	r1, r3, #31
 8007110:	d5d8      	bpl.n	80070c4 <_printf_float+0x24c>
 8007112:	ee18 3a10 	vmov	r3, s16
 8007116:	4652      	mov	r2, sl
 8007118:	4631      	mov	r1, r6
 800711a:	4628      	mov	r0, r5
 800711c:	47b8      	blx	r7
 800711e:	3001      	adds	r0, #1
 8007120:	f43f af09 	beq.w	8006f36 <_printf_float+0xbe>
 8007124:	f04f 0900 	mov.w	r9, #0
 8007128:	f104 0a1a 	add.w	sl, r4, #26
 800712c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800712e:	425b      	negs	r3, r3
 8007130:	454b      	cmp	r3, r9
 8007132:	dc01      	bgt.n	8007138 <_printf_float+0x2c0>
 8007134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007136:	e792      	b.n	800705e <_printf_float+0x1e6>
 8007138:	2301      	movs	r3, #1
 800713a:	4652      	mov	r2, sl
 800713c:	4631      	mov	r1, r6
 800713e:	4628      	mov	r0, r5
 8007140:	47b8      	blx	r7
 8007142:	3001      	adds	r0, #1
 8007144:	f43f aef7 	beq.w	8006f36 <_printf_float+0xbe>
 8007148:	f109 0901 	add.w	r9, r9, #1
 800714c:	e7ee      	b.n	800712c <_printf_float+0x2b4>
 800714e:	bf00      	nop
 8007150:	7fefffff 	.word	0x7fefffff
 8007154:	0800abc0 	.word	0x0800abc0
 8007158:	0800abc4 	.word	0x0800abc4
 800715c:	0800abc8 	.word	0x0800abc8
 8007160:	0800abcc 	.word	0x0800abcc
 8007164:	0800abd0 	.word	0x0800abd0
 8007168:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800716a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800716c:	429a      	cmp	r2, r3
 800716e:	bfa8      	it	ge
 8007170:	461a      	movge	r2, r3
 8007172:	2a00      	cmp	r2, #0
 8007174:	4691      	mov	r9, r2
 8007176:	dc37      	bgt.n	80071e8 <_printf_float+0x370>
 8007178:	f04f 0b00 	mov.w	fp, #0
 800717c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007180:	f104 021a 	add.w	r2, r4, #26
 8007184:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007186:	9305      	str	r3, [sp, #20]
 8007188:	eba3 0309 	sub.w	r3, r3, r9
 800718c:	455b      	cmp	r3, fp
 800718e:	dc33      	bgt.n	80071f8 <_printf_float+0x380>
 8007190:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007194:	429a      	cmp	r2, r3
 8007196:	db3b      	blt.n	8007210 <_printf_float+0x398>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	07da      	lsls	r2, r3, #31
 800719c:	d438      	bmi.n	8007210 <_printf_float+0x398>
 800719e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80071a2:	eba2 0903 	sub.w	r9, r2, r3
 80071a6:	9b05      	ldr	r3, [sp, #20]
 80071a8:	1ad2      	subs	r2, r2, r3
 80071aa:	4591      	cmp	r9, r2
 80071ac:	bfa8      	it	ge
 80071ae:	4691      	movge	r9, r2
 80071b0:	f1b9 0f00 	cmp.w	r9, #0
 80071b4:	dc35      	bgt.n	8007222 <_printf_float+0x3aa>
 80071b6:	f04f 0800 	mov.w	r8, #0
 80071ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071be:	f104 0a1a 	add.w	sl, r4, #26
 80071c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071c6:	1a9b      	subs	r3, r3, r2
 80071c8:	eba3 0309 	sub.w	r3, r3, r9
 80071cc:	4543      	cmp	r3, r8
 80071ce:	f77f af79 	ble.w	80070c4 <_printf_float+0x24c>
 80071d2:	2301      	movs	r3, #1
 80071d4:	4652      	mov	r2, sl
 80071d6:	4631      	mov	r1, r6
 80071d8:	4628      	mov	r0, r5
 80071da:	47b8      	blx	r7
 80071dc:	3001      	adds	r0, #1
 80071de:	f43f aeaa 	beq.w	8006f36 <_printf_float+0xbe>
 80071e2:	f108 0801 	add.w	r8, r8, #1
 80071e6:	e7ec      	b.n	80071c2 <_printf_float+0x34a>
 80071e8:	4613      	mov	r3, r2
 80071ea:	4631      	mov	r1, r6
 80071ec:	4642      	mov	r2, r8
 80071ee:	4628      	mov	r0, r5
 80071f0:	47b8      	blx	r7
 80071f2:	3001      	adds	r0, #1
 80071f4:	d1c0      	bne.n	8007178 <_printf_float+0x300>
 80071f6:	e69e      	b.n	8006f36 <_printf_float+0xbe>
 80071f8:	2301      	movs	r3, #1
 80071fa:	4631      	mov	r1, r6
 80071fc:	4628      	mov	r0, r5
 80071fe:	9205      	str	r2, [sp, #20]
 8007200:	47b8      	blx	r7
 8007202:	3001      	adds	r0, #1
 8007204:	f43f ae97 	beq.w	8006f36 <_printf_float+0xbe>
 8007208:	9a05      	ldr	r2, [sp, #20]
 800720a:	f10b 0b01 	add.w	fp, fp, #1
 800720e:	e7b9      	b.n	8007184 <_printf_float+0x30c>
 8007210:	ee18 3a10 	vmov	r3, s16
 8007214:	4652      	mov	r2, sl
 8007216:	4631      	mov	r1, r6
 8007218:	4628      	mov	r0, r5
 800721a:	47b8      	blx	r7
 800721c:	3001      	adds	r0, #1
 800721e:	d1be      	bne.n	800719e <_printf_float+0x326>
 8007220:	e689      	b.n	8006f36 <_printf_float+0xbe>
 8007222:	9a05      	ldr	r2, [sp, #20]
 8007224:	464b      	mov	r3, r9
 8007226:	4442      	add	r2, r8
 8007228:	4631      	mov	r1, r6
 800722a:	4628      	mov	r0, r5
 800722c:	47b8      	blx	r7
 800722e:	3001      	adds	r0, #1
 8007230:	d1c1      	bne.n	80071b6 <_printf_float+0x33e>
 8007232:	e680      	b.n	8006f36 <_printf_float+0xbe>
 8007234:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007236:	2a01      	cmp	r2, #1
 8007238:	dc01      	bgt.n	800723e <_printf_float+0x3c6>
 800723a:	07db      	lsls	r3, r3, #31
 800723c:	d53a      	bpl.n	80072b4 <_printf_float+0x43c>
 800723e:	2301      	movs	r3, #1
 8007240:	4642      	mov	r2, r8
 8007242:	4631      	mov	r1, r6
 8007244:	4628      	mov	r0, r5
 8007246:	47b8      	blx	r7
 8007248:	3001      	adds	r0, #1
 800724a:	f43f ae74 	beq.w	8006f36 <_printf_float+0xbe>
 800724e:	ee18 3a10 	vmov	r3, s16
 8007252:	4652      	mov	r2, sl
 8007254:	4631      	mov	r1, r6
 8007256:	4628      	mov	r0, r5
 8007258:	47b8      	blx	r7
 800725a:	3001      	adds	r0, #1
 800725c:	f43f ae6b 	beq.w	8006f36 <_printf_float+0xbe>
 8007260:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007264:	2200      	movs	r2, #0
 8007266:	2300      	movs	r3, #0
 8007268:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800726c:	f7f9 fc2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007270:	b9d8      	cbnz	r0, 80072aa <_printf_float+0x432>
 8007272:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007276:	f108 0201 	add.w	r2, r8, #1
 800727a:	4631      	mov	r1, r6
 800727c:	4628      	mov	r0, r5
 800727e:	47b8      	blx	r7
 8007280:	3001      	adds	r0, #1
 8007282:	d10e      	bne.n	80072a2 <_printf_float+0x42a>
 8007284:	e657      	b.n	8006f36 <_printf_float+0xbe>
 8007286:	2301      	movs	r3, #1
 8007288:	4652      	mov	r2, sl
 800728a:	4631      	mov	r1, r6
 800728c:	4628      	mov	r0, r5
 800728e:	47b8      	blx	r7
 8007290:	3001      	adds	r0, #1
 8007292:	f43f ae50 	beq.w	8006f36 <_printf_float+0xbe>
 8007296:	f108 0801 	add.w	r8, r8, #1
 800729a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800729c:	3b01      	subs	r3, #1
 800729e:	4543      	cmp	r3, r8
 80072a0:	dcf1      	bgt.n	8007286 <_printf_float+0x40e>
 80072a2:	464b      	mov	r3, r9
 80072a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80072a8:	e6da      	b.n	8007060 <_printf_float+0x1e8>
 80072aa:	f04f 0800 	mov.w	r8, #0
 80072ae:	f104 0a1a 	add.w	sl, r4, #26
 80072b2:	e7f2      	b.n	800729a <_printf_float+0x422>
 80072b4:	2301      	movs	r3, #1
 80072b6:	4642      	mov	r2, r8
 80072b8:	e7df      	b.n	800727a <_printf_float+0x402>
 80072ba:	2301      	movs	r3, #1
 80072bc:	464a      	mov	r2, r9
 80072be:	4631      	mov	r1, r6
 80072c0:	4628      	mov	r0, r5
 80072c2:	47b8      	blx	r7
 80072c4:	3001      	adds	r0, #1
 80072c6:	f43f ae36 	beq.w	8006f36 <_printf_float+0xbe>
 80072ca:	f108 0801 	add.w	r8, r8, #1
 80072ce:	68e3      	ldr	r3, [r4, #12]
 80072d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80072d2:	1a5b      	subs	r3, r3, r1
 80072d4:	4543      	cmp	r3, r8
 80072d6:	dcf0      	bgt.n	80072ba <_printf_float+0x442>
 80072d8:	e6f8      	b.n	80070cc <_printf_float+0x254>
 80072da:	f04f 0800 	mov.w	r8, #0
 80072de:	f104 0919 	add.w	r9, r4, #25
 80072e2:	e7f4      	b.n	80072ce <_printf_float+0x456>

080072e4 <_printf_common>:
 80072e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e8:	4616      	mov	r6, r2
 80072ea:	4699      	mov	r9, r3
 80072ec:	688a      	ldr	r2, [r1, #8]
 80072ee:	690b      	ldr	r3, [r1, #16]
 80072f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80072f4:	4293      	cmp	r3, r2
 80072f6:	bfb8      	it	lt
 80072f8:	4613      	movlt	r3, r2
 80072fa:	6033      	str	r3, [r6, #0]
 80072fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007300:	4607      	mov	r7, r0
 8007302:	460c      	mov	r4, r1
 8007304:	b10a      	cbz	r2, 800730a <_printf_common+0x26>
 8007306:	3301      	adds	r3, #1
 8007308:	6033      	str	r3, [r6, #0]
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	0699      	lsls	r1, r3, #26
 800730e:	bf42      	ittt	mi
 8007310:	6833      	ldrmi	r3, [r6, #0]
 8007312:	3302      	addmi	r3, #2
 8007314:	6033      	strmi	r3, [r6, #0]
 8007316:	6825      	ldr	r5, [r4, #0]
 8007318:	f015 0506 	ands.w	r5, r5, #6
 800731c:	d106      	bne.n	800732c <_printf_common+0x48>
 800731e:	f104 0a19 	add.w	sl, r4, #25
 8007322:	68e3      	ldr	r3, [r4, #12]
 8007324:	6832      	ldr	r2, [r6, #0]
 8007326:	1a9b      	subs	r3, r3, r2
 8007328:	42ab      	cmp	r3, r5
 800732a:	dc26      	bgt.n	800737a <_printf_common+0x96>
 800732c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007330:	1e13      	subs	r3, r2, #0
 8007332:	6822      	ldr	r2, [r4, #0]
 8007334:	bf18      	it	ne
 8007336:	2301      	movne	r3, #1
 8007338:	0692      	lsls	r2, r2, #26
 800733a:	d42b      	bmi.n	8007394 <_printf_common+0xb0>
 800733c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007340:	4649      	mov	r1, r9
 8007342:	4638      	mov	r0, r7
 8007344:	47c0      	blx	r8
 8007346:	3001      	adds	r0, #1
 8007348:	d01e      	beq.n	8007388 <_printf_common+0xa4>
 800734a:	6823      	ldr	r3, [r4, #0]
 800734c:	6922      	ldr	r2, [r4, #16]
 800734e:	f003 0306 	and.w	r3, r3, #6
 8007352:	2b04      	cmp	r3, #4
 8007354:	bf02      	ittt	eq
 8007356:	68e5      	ldreq	r5, [r4, #12]
 8007358:	6833      	ldreq	r3, [r6, #0]
 800735a:	1aed      	subeq	r5, r5, r3
 800735c:	68a3      	ldr	r3, [r4, #8]
 800735e:	bf0c      	ite	eq
 8007360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007364:	2500      	movne	r5, #0
 8007366:	4293      	cmp	r3, r2
 8007368:	bfc4      	itt	gt
 800736a:	1a9b      	subgt	r3, r3, r2
 800736c:	18ed      	addgt	r5, r5, r3
 800736e:	2600      	movs	r6, #0
 8007370:	341a      	adds	r4, #26
 8007372:	42b5      	cmp	r5, r6
 8007374:	d11a      	bne.n	80073ac <_printf_common+0xc8>
 8007376:	2000      	movs	r0, #0
 8007378:	e008      	b.n	800738c <_printf_common+0xa8>
 800737a:	2301      	movs	r3, #1
 800737c:	4652      	mov	r2, sl
 800737e:	4649      	mov	r1, r9
 8007380:	4638      	mov	r0, r7
 8007382:	47c0      	blx	r8
 8007384:	3001      	adds	r0, #1
 8007386:	d103      	bne.n	8007390 <_printf_common+0xac>
 8007388:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800738c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007390:	3501      	adds	r5, #1
 8007392:	e7c6      	b.n	8007322 <_printf_common+0x3e>
 8007394:	18e1      	adds	r1, r4, r3
 8007396:	1c5a      	adds	r2, r3, #1
 8007398:	2030      	movs	r0, #48	; 0x30
 800739a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800739e:	4422      	add	r2, r4
 80073a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80073a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80073a8:	3302      	adds	r3, #2
 80073aa:	e7c7      	b.n	800733c <_printf_common+0x58>
 80073ac:	2301      	movs	r3, #1
 80073ae:	4622      	mov	r2, r4
 80073b0:	4649      	mov	r1, r9
 80073b2:	4638      	mov	r0, r7
 80073b4:	47c0      	blx	r8
 80073b6:	3001      	adds	r0, #1
 80073b8:	d0e6      	beq.n	8007388 <_printf_common+0xa4>
 80073ba:	3601      	adds	r6, #1
 80073bc:	e7d9      	b.n	8007372 <_printf_common+0x8e>
	...

080073c0 <_printf_i>:
 80073c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073c4:	7e0f      	ldrb	r7, [r1, #24]
 80073c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80073c8:	2f78      	cmp	r7, #120	; 0x78
 80073ca:	4691      	mov	r9, r2
 80073cc:	4680      	mov	r8, r0
 80073ce:	460c      	mov	r4, r1
 80073d0:	469a      	mov	sl, r3
 80073d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80073d6:	d807      	bhi.n	80073e8 <_printf_i+0x28>
 80073d8:	2f62      	cmp	r7, #98	; 0x62
 80073da:	d80a      	bhi.n	80073f2 <_printf_i+0x32>
 80073dc:	2f00      	cmp	r7, #0
 80073de:	f000 80d4 	beq.w	800758a <_printf_i+0x1ca>
 80073e2:	2f58      	cmp	r7, #88	; 0x58
 80073e4:	f000 80c0 	beq.w	8007568 <_printf_i+0x1a8>
 80073e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80073f0:	e03a      	b.n	8007468 <_printf_i+0xa8>
 80073f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80073f6:	2b15      	cmp	r3, #21
 80073f8:	d8f6      	bhi.n	80073e8 <_printf_i+0x28>
 80073fa:	a101      	add	r1, pc, #4	; (adr r1, 8007400 <_printf_i+0x40>)
 80073fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007400:	08007459 	.word	0x08007459
 8007404:	0800746d 	.word	0x0800746d
 8007408:	080073e9 	.word	0x080073e9
 800740c:	080073e9 	.word	0x080073e9
 8007410:	080073e9 	.word	0x080073e9
 8007414:	080073e9 	.word	0x080073e9
 8007418:	0800746d 	.word	0x0800746d
 800741c:	080073e9 	.word	0x080073e9
 8007420:	080073e9 	.word	0x080073e9
 8007424:	080073e9 	.word	0x080073e9
 8007428:	080073e9 	.word	0x080073e9
 800742c:	08007571 	.word	0x08007571
 8007430:	08007499 	.word	0x08007499
 8007434:	0800752b 	.word	0x0800752b
 8007438:	080073e9 	.word	0x080073e9
 800743c:	080073e9 	.word	0x080073e9
 8007440:	08007593 	.word	0x08007593
 8007444:	080073e9 	.word	0x080073e9
 8007448:	08007499 	.word	0x08007499
 800744c:	080073e9 	.word	0x080073e9
 8007450:	080073e9 	.word	0x080073e9
 8007454:	08007533 	.word	0x08007533
 8007458:	682b      	ldr	r3, [r5, #0]
 800745a:	1d1a      	adds	r2, r3, #4
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	602a      	str	r2, [r5, #0]
 8007460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007468:	2301      	movs	r3, #1
 800746a:	e09f      	b.n	80075ac <_printf_i+0x1ec>
 800746c:	6820      	ldr	r0, [r4, #0]
 800746e:	682b      	ldr	r3, [r5, #0]
 8007470:	0607      	lsls	r7, r0, #24
 8007472:	f103 0104 	add.w	r1, r3, #4
 8007476:	6029      	str	r1, [r5, #0]
 8007478:	d501      	bpl.n	800747e <_printf_i+0xbe>
 800747a:	681e      	ldr	r6, [r3, #0]
 800747c:	e003      	b.n	8007486 <_printf_i+0xc6>
 800747e:	0646      	lsls	r6, r0, #25
 8007480:	d5fb      	bpl.n	800747a <_printf_i+0xba>
 8007482:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007486:	2e00      	cmp	r6, #0
 8007488:	da03      	bge.n	8007492 <_printf_i+0xd2>
 800748a:	232d      	movs	r3, #45	; 0x2d
 800748c:	4276      	negs	r6, r6
 800748e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007492:	485a      	ldr	r0, [pc, #360]	; (80075fc <_printf_i+0x23c>)
 8007494:	230a      	movs	r3, #10
 8007496:	e012      	b.n	80074be <_printf_i+0xfe>
 8007498:	682b      	ldr	r3, [r5, #0]
 800749a:	6820      	ldr	r0, [r4, #0]
 800749c:	1d19      	adds	r1, r3, #4
 800749e:	6029      	str	r1, [r5, #0]
 80074a0:	0605      	lsls	r5, r0, #24
 80074a2:	d501      	bpl.n	80074a8 <_printf_i+0xe8>
 80074a4:	681e      	ldr	r6, [r3, #0]
 80074a6:	e002      	b.n	80074ae <_printf_i+0xee>
 80074a8:	0641      	lsls	r1, r0, #25
 80074aa:	d5fb      	bpl.n	80074a4 <_printf_i+0xe4>
 80074ac:	881e      	ldrh	r6, [r3, #0]
 80074ae:	4853      	ldr	r0, [pc, #332]	; (80075fc <_printf_i+0x23c>)
 80074b0:	2f6f      	cmp	r7, #111	; 0x6f
 80074b2:	bf0c      	ite	eq
 80074b4:	2308      	moveq	r3, #8
 80074b6:	230a      	movne	r3, #10
 80074b8:	2100      	movs	r1, #0
 80074ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80074be:	6865      	ldr	r5, [r4, #4]
 80074c0:	60a5      	str	r5, [r4, #8]
 80074c2:	2d00      	cmp	r5, #0
 80074c4:	bfa2      	ittt	ge
 80074c6:	6821      	ldrge	r1, [r4, #0]
 80074c8:	f021 0104 	bicge.w	r1, r1, #4
 80074cc:	6021      	strge	r1, [r4, #0]
 80074ce:	b90e      	cbnz	r6, 80074d4 <_printf_i+0x114>
 80074d0:	2d00      	cmp	r5, #0
 80074d2:	d04b      	beq.n	800756c <_printf_i+0x1ac>
 80074d4:	4615      	mov	r5, r2
 80074d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80074da:	fb03 6711 	mls	r7, r3, r1, r6
 80074de:	5dc7      	ldrb	r7, [r0, r7]
 80074e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80074e4:	4637      	mov	r7, r6
 80074e6:	42bb      	cmp	r3, r7
 80074e8:	460e      	mov	r6, r1
 80074ea:	d9f4      	bls.n	80074d6 <_printf_i+0x116>
 80074ec:	2b08      	cmp	r3, #8
 80074ee:	d10b      	bne.n	8007508 <_printf_i+0x148>
 80074f0:	6823      	ldr	r3, [r4, #0]
 80074f2:	07de      	lsls	r6, r3, #31
 80074f4:	d508      	bpl.n	8007508 <_printf_i+0x148>
 80074f6:	6923      	ldr	r3, [r4, #16]
 80074f8:	6861      	ldr	r1, [r4, #4]
 80074fa:	4299      	cmp	r1, r3
 80074fc:	bfde      	ittt	le
 80074fe:	2330      	movle	r3, #48	; 0x30
 8007500:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007504:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007508:	1b52      	subs	r2, r2, r5
 800750a:	6122      	str	r2, [r4, #16]
 800750c:	f8cd a000 	str.w	sl, [sp]
 8007510:	464b      	mov	r3, r9
 8007512:	aa03      	add	r2, sp, #12
 8007514:	4621      	mov	r1, r4
 8007516:	4640      	mov	r0, r8
 8007518:	f7ff fee4 	bl	80072e4 <_printf_common>
 800751c:	3001      	adds	r0, #1
 800751e:	d14a      	bne.n	80075b6 <_printf_i+0x1f6>
 8007520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007524:	b004      	add	sp, #16
 8007526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800752a:	6823      	ldr	r3, [r4, #0]
 800752c:	f043 0320 	orr.w	r3, r3, #32
 8007530:	6023      	str	r3, [r4, #0]
 8007532:	4833      	ldr	r0, [pc, #204]	; (8007600 <_printf_i+0x240>)
 8007534:	2778      	movs	r7, #120	; 0x78
 8007536:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800753a:	6823      	ldr	r3, [r4, #0]
 800753c:	6829      	ldr	r1, [r5, #0]
 800753e:	061f      	lsls	r7, r3, #24
 8007540:	f851 6b04 	ldr.w	r6, [r1], #4
 8007544:	d402      	bmi.n	800754c <_printf_i+0x18c>
 8007546:	065f      	lsls	r7, r3, #25
 8007548:	bf48      	it	mi
 800754a:	b2b6      	uxthmi	r6, r6
 800754c:	07df      	lsls	r7, r3, #31
 800754e:	bf48      	it	mi
 8007550:	f043 0320 	orrmi.w	r3, r3, #32
 8007554:	6029      	str	r1, [r5, #0]
 8007556:	bf48      	it	mi
 8007558:	6023      	strmi	r3, [r4, #0]
 800755a:	b91e      	cbnz	r6, 8007564 <_printf_i+0x1a4>
 800755c:	6823      	ldr	r3, [r4, #0]
 800755e:	f023 0320 	bic.w	r3, r3, #32
 8007562:	6023      	str	r3, [r4, #0]
 8007564:	2310      	movs	r3, #16
 8007566:	e7a7      	b.n	80074b8 <_printf_i+0xf8>
 8007568:	4824      	ldr	r0, [pc, #144]	; (80075fc <_printf_i+0x23c>)
 800756a:	e7e4      	b.n	8007536 <_printf_i+0x176>
 800756c:	4615      	mov	r5, r2
 800756e:	e7bd      	b.n	80074ec <_printf_i+0x12c>
 8007570:	682b      	ldr	r3, [r5, #0]
 8007572:	6826      	ldr	r6, [r4, #0]
 8007574:	6961      	ldr	r1, [r4, #20]
 8007576:	1d18      	adds	r0, r3, #4
 8007578:	6028      	str	r0, [r5, #0]
 800757a:	0635      	lsls	r5, r6, #24
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	d501      	bpl.n	8007584 <_printf_i+0x1c4>
 8007580:	6019      	str	r1, [r3, #0]
 8007582:	e002      	b.n	800758a <_printf_i+0x1ca>
 8007584:	0670      	lsls	r0, r6, #25
 8007586:	d5fb      	bpl.n	8007580 <_printf_i+0x1c0>
 8007588:	8019      	strh	r1, [r3, #0]
 800758a:	2300      	movs	r3, #0
 800758c:	6123      	str	r3, [r4, #16]
 800758e:	4615      	mov	r5, r2
 8007590:	e7bc      	b.n	800750c <_printf_i+0x14c>
 8007592:	682b      	ldr	r3, [r5, #0]
 8007594:	1d1a      	adds	r2, r3, #4
 8007596:	602a      	str	r2, [r5, #0]
 8007598:	681d      	ldr	r5, [r3, #0]
 800759a:	6862      	ldr	r2, [r4, #4]
 800759c:	2100      	movs	r1, #0
 800759e:	4628      	mov	r0, r5
 80075a0:	f7f8 fe16 	bl	80001d0 <memchr>
 80075a4:	b108      	cbz	r0, 80075aa <_printf_i+0x1ea>
 80075a6:	1b40      	subs	r0, r0, r5
 80075a8:	6060      	str	r0, [r4, #4]
 80075aa:	6863      	ldr	r3, [r4, #4]
 80075ac:	6123      	str	r3, [r4, #16]
 80075ae:	2300      	movs	r3, #0
 80075b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075b4:	e7aa      	b.n	800750c <_printf_i+0x14c>
 80075b6:	6923      	ldr	r3, [r4, #16]
 80075b8:	462a      	mov	r2, r5
 80075ba:	4649      	mov	r1, r9
 80075bc:	4640      	mov	r0, r8
 80075be:	47d0      	blx	sl
 80075c0:	3001      	adds	r0, #1
 80075c2:	d0ad      	beq.n	8007520 <_printf_i+0x160>
 80075c4:	6823      	ldr	r3, [r4, #0]
 80075c6:	079b      	lsls	r3, r3, #30
 80075c8:	d413      	bmi.n	80075f2 <_printf_i+0x232>
 80075ca:	68e0      	ldr	r0, [r4, #12]
 80075cc:	9b03      	ldr	r3, [sp, #12]
 80075ce:	4298      	cmp	r0, r3
 80075d0:	bfb8      	it	lt
 80075d2:	4618      	movlt	r0, r3
 80075d4:	e7a6      	b.n	8007524 <_printf_i+0x164>
 80075d6:	2301      	movs	r3, #1
 80075d8:	4632      	mov	r2, r6
 80075da:	4649      	mov	r1, r9
 80075dc:	4640      	mov	r0, r8
 80075de:	47d0      	blx	sl
 80075e0:	3001      	adds	r0, #1
 80075e2:	d09d      	beq.n	8007520 <_printf_i+0x160>
 80075e4:	3501      	adds	r5, #1
 80075e6:	68e3      	ldr	r3, [r4, #12]
 80075e8:	9903      	ldr	r1, [sp, #12]
 80075ea:	1a5b      	subs	r3, r3, r1
 80075ec:	42ab      	cmp	r3, r5
 80075ee:	dcf2      	bgt.n	80075d6 <_printf_i+0x216>
 80075f0:	e7eb      	b.n	80075ca <_printf_i+0x20a>
 80075f2:	2500      	movs	r5, #0
 80075f4:	f104 0619 	add.w	r6, r4, #25
 80075f8:	e7f5      	b.n	80075e6 <_printf_i+0x226>
 80075fa:	bf00      	nop
 80075fc:	0800abd2 	.word	0x0800abd2
 8007600:	0800abe3 	.word	0x0800abe3

08007604 <std>:
 8007604:	2300      	movs	r3, #0
 8007606:	b510      	push	{r4, lr}
 8007608:	4604      	mov	r4, r0
 800760a:	e9c0 3300 	strd	r3, r3, [r0]
 800760e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007612:	6083      	str	r3, [r0, #8]
 8007614:	8181      	strh	r1, [r0, #12]
 8007616:	6643      	str	r3, [r0, #100]	; 0x64
 8007618:	81c2      	strh	r2, [r0, #14]
 800761a:	6183      	str	r3, [r0, #24]
 800761c:	4619      	mov	r1, r3
 800761e:	2208      	movs	r2, #8
 8007620:	305c      	adds	r0, #92	; 0x5c
 8007622:	f000 f8f4 	bl	800780e <memset>
 8007626:	4b05      	ldr	r3, [pc, #20]	; (800763c <std+0x38>)
 8007628:	6263      	str	r3, [r4, #36]	; 0x24
 800762a:	4b05      	ldr	r3, [pc, #20]	; (8007640 <std+0x3c>)
 800762c:	62a3      	str	r3, [r4, #40]	; 0x28
 800762e:	4b05      	ldr	r3, [pc, #20]	; (8007644 <std+0x40>)
 8007630:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007632:	4b05      	ldr	r3, [pc, #20]	; (8007648 <std+0x44>)
 8007634:	6224      	str	r4, [r4, #32]
 8007636:	6323      	str	r3, [r4, #48]	; 0x30
 8007638:	bd10      	pop	{r4, pc}
 800763a:	bf00      	nop
 800763c:	08007789 	.word	0x08007789
 8007640:	080077ab 	.word	0x080077ab
 8007644:	080077e3 	.word	0x080077e3
 8007648:	08007807 	.word	0x08007807

0800764c <stdio_exit_handler>:
 800764c:	4a02      	ldr	r2, [pc, #8]	; (8007658 <stdio_exit_handler+0xc>)
 800764e:	4903      	ldr	r1, [pc, #12]	; (800765c <stdio_exit_handler+0x10>)
 8007650:	4803      	ldr	r0, [pc, #12]	; (8007660 <stdio_exit_handler+0x14>)
 8007652:	f000 b869 	b.w	8007728 <_fwalk_sglue>
 8007656:	bf00      	nop
 8007658:	2000000c 	.word	0x2000000c
 800765c:	08009291 	.word	0x08009291
 8007660:	20000018 	.word	0x20000018

08007664 <cleanup_stdio>:
 8007664:	6841      	ldr	r1, [r0, #4]
 8007666:	4b0c      	ldr	r3, [pc, #48]	; (8007698 <cleanup_stdio+0x34>)
 8007668:	4299      	cmp	r1, r3
 800766a:	b510      	push	{r4, lr}
 800766c:	4604      	mov	r4, r0
 800766e:	d001      	beq.n	8007674 <cleanup_stdio+0x10>
 8007670:	f001 fe0e 	bl	8009290 <_fflush_r>
 8007674:	68a1      	ldr	r1, [r4, #8]
 8007676:	4b09      	ldr	r3, [pc, #36]	; (800769c <cleanup_stdio+0x38>)
 8007678:	4299      	cmp	r1, r3
 800767a:	d002      	beq.n	8007682 <cleanup_stdio+0x1e>
 800767c:	4620      	mov	r0, r4
 800767e:	f001 fe07 	bl	8009290 <_fflush_r>
 8007682:	68e1      	ldr	r1, [r4, #12]
 8007684:	4b06      	ldr	r3, [pc, #24]	; (80076a0 <cleanup_stdio+0x3c>)
 8007686:	4299      	cmp	r1, r3
 8007688:	d004      	beq.n	8007694 <cleanup_stdio+0x30>
 800768a:	4620      	mov	r0, r4
 800768c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007690:	f001 bdfe 	b.w	8009290 <_fflush_r>
 8007694:	bd10      	pop	{r4, pc}
 8007696:	bf00      	nop
 8007698:	20000384 	.word	0x20000384
 800769c:	200003ec 	.word	0x200003ec
 80076a0:	20000454 	.word	0x20000454

080076a4 <global_stdio_init.part.0>:
 80076a4:	b510      	push	{r4, lr}
 80076a6:	4b0b      	ldr	r3, [pc, #44]	; (80076d4 <global_stdio_init.part.0+0x30>)
 80076a8:	4c0b      	ldr	r4, [pc, #44]	; (80076d8 <global_stdio_init.part.0+0x34>)
 80076aa:	4a0c      	ldr	r2, [pc, #48]	; (80076dc <global_stdio_init.part.0+0x38>)
 80076ac:	601a      	str	r2, [r3, #0]
 80076ae:	4620      	mov	r0, r4
 80076b0:	2200      	movs	r2, #0
 80076b2:	2104      	movs	r1, #4
 80076b4:	f7ff ffa6 	bl	8007604 <std>
 80076b8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80076bc:	2201      	movs	r2, #1
 80076be:	2109      	movs	r1, #9
 80076c0:	f7ff ffa0 	bl	8007604 <std>
 80076c4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80076c8:	2202      	movs	r2, #2
 80076ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076ce:	2112      	movs	r1, #18
 80076d0:	f7ff bf98 	b.w	8007604 <std>
 80076d4:	200004bc 	.word	0x200004bc
 80076d8:	20000384 	.word	0x20000384
 80076dc:	0800764d 	.word	0x0800764d

080076e0 <__sfp_lock_acquire>:
 80076e0:	4801      	ldr	r0, [pc, #4]	; (80076e8 <__sfp_lock_acquire+0x8>)
 80076e2:	f000 b911 	b.w	8007908 <__retarget_lock_acquire_recursive>
 80076e6:	bf00      	nop
 80076e8:	200004c5 	.word	0x200004c5

080076ec <__sfp_lock_release>:
 80076ec:	4801      	ldr	r0, [pc, #4]	; (80076f4 <__sfp_lock_release+0x8>)
 80076ee:	f000 b90c 	b.w	800790a <__retarget_lock_release_recursive>
 80076f2:	bf00      	nop
 80076f4:	200004c5 	.word	0x200004c5

080076f8 <__sinit>:
 80076f8:	b510      	push	{r4, lr}
 80076fa:	4604      	mov	r4, r0
 80076fc:	f7ff fff0 	bl	80076e0 <__sfp_lock_acquire>
 8007700:	6a23      	ldr	r3, [r4, #32]
 8007702:	b11b      	cbz	r3, 800770c <__sinit+0x14>
 8007704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007708:	f7ff bff0 	b.w	80076ec <__sfp_lock_release>
 800770c:	4b04      	ldr	r3, [pc, #16]	; (8007720 <__sinit+0x28>)
 800770e:	6223      	str	r3, [r4, #32]
 8007710:	4b04      	ldr	r3, [pc, #16]	; (8007724 <__sinit+0x2c>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d1f5      	bne.n	8007704 <__sinit+0xc>
 8007718:	f7ff ffc4 	bl	80076a4 <global_stdio_init.part.0>
 800771c:	e7f2      	b.n	8007704 <__sinit+0xc>
 800771e:	bf00      	nop
 8007720:	08007665 	.word	0x08007665
 8007724:	200004bc 	.word	0x200004bc

08007728 <_fwalk_sglue>:
 8007728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800772c:	4607      	mov	r7, r0
 800772e:	4688      	mov	r8, r1
 8007730:	4614      	mov	r4, r2
 8007732:	2600      	movs	r6, #0
 8007734:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007738:	f1b9 0901 	subs.w	r9, r9, #1
 800773c:	d505      	bpl.n	800774a <_fwalk_sglue+0x22>
 800773e:	6824      	ldr	r4, [r4, #0]
 8007740:	2c00      	cmp	r4, #0
 8007742:	d1f7      	bne.n	8007734 <_fwalk_sglue+0xc>
 8007744:	4630      	mov	r0, r6
 8007746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800774a:	89ab      	ldrh	r3, [r5, #12]
 800774c:	2b01      	cmp	r3, #1
 800774e:	d907      	bls.n	8007760 <_fwalk_sglue+0x38>
 8007750:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007754:	3301      	adds	r3, #1
 8007756:	d003      	beq.n	8007760 <_fwalk_sglue+0x38>
 8007758:	4629      	mov	r1, r5
 800775a:	4638      	mov	r0, r7
 800775c:	47c0      	blx	r8
 800775e:	4306      	orrs	r6, r0
 8007760:	3568      	adds	r5, #104	; 0x68
 8007762:	e7e9      	b.n	8007738 <_fwalk_sglue+0x10>

08007764 <iprintf>:
 8007764:	b40f      	push	{r0, r1, r2, r3}
 8007766:	b507      	push	{r0, r1, r2, lr}
 8007768:	4906      	ldr	r1, [pc, #24]	; (8007784 <iprintf+0x20>)
 800776a:	ab04      	add	r3, sp, #16
 800776c:	6808      	ldr	r0, [r1, #0]
 800776e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007772:	6881      	ldr	r1, [r0, #8]
 8007774:	9301      	str	r3, [sp, #4]
 8007776:	f001 fbeb 	bl	8008f50 <_vfiprintf_r>
 800777a:	b003      	add	sp, #12
 800777c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007780:	b004      	add	sp, #16
 8007782:	4770      	bx	lr
 8007784:	20000064 	.word	0x20000064

08007788 <__sread>:
 8007788:	b510      	push	{r4, lr}
 800778a:	460c      	mov	r4, r1
 800778c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007790:	f000 f86c 	bl	800786c <_read_r>
 8007794:	2800      	cmp	r0, #0
 8007796:	bfab      	itete	ge
 8007798:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800779a:	89a3      	ldrhlt	r3, [r4, #12]
 800779c:	181b      	addge	r3, r3, r0
 800779e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80077a2:	bfac      	ite	ge
 80077a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80077a6:	81a3      	strhlt	r3, [r4, #12]
 80077a8:	bd10      	pop	{r4, pc}

080077aa <__swrite>:
 80077aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077ae:	461f      	mov	r7, r3
 80077b0:	898b      	ldrh	r3, [r1, #12]
 80077b2:	05db      	lsls	r3, r3, #23
 80077b4:	4605      	mov	r5, r0
 80077b6:	460c      	mov	r4, r1
 80077b8:	4616      	mov	r6, r2
 80077ba:	d505      	bpl.n	80077c8 <__swrite+0x1e>
 80077bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077c0:	2302      	movs	r3, #2
 80077c2:	2200      	movs	r2, #0
 80077c4:	f000 f840 	bl	8007848 <_lseek_r>
 80077c8:	89a3      	ldrh	r3, [r4, #12]
 80077ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077d2:	81a3      	strh	r3, [r4, #12]
 80077d4:	4632      	mov	r2, r6
 80077d6:	463b      	mov	r3, r7
 80077d8:	4628      	mov	r0, r5
 80077da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077de:	f000 b857 	b.w	8007890 <_write_r>

080077e2 <__sseek>:
 80077e2:	b510      	push	{r4, lr}
 80077e4:	460c      	mov	r4, r1
 80077e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077ea:	f000 f82d 	bl	8007848 <_lseek_r>
 80077ee:	1c43      	adds	r3, r0, #1
 80077f0:	89a3      	ldrh	r3, [r4, #12]
 80077f2:	bf15      	itete	ne
 80077f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80077f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80077fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80077fe:	81a3      	strheq	r3, [r4, #12]
 8007800:	bf18      	it	ne
 8007802:	81a3      	strhne	r3, [r4, #12]
 8007804:	bd10      	pop	{r4, pc}

08007806 <__sclose>:
 8007806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800780a:	f000 b80d 	b.w	8007828 <_close_r>

0800780e <memset>:
 800780e:	4402      	add	r2, r0
 8007810:	4603      	mov	r3, r0
 8007812:	4293      	cmp	r3, r2
 8007814:	d100      	bne.n	8007818 <memset+0xa>
 8007816:	4770      	bx	lr
 8007818:	f803 1b01 	strb.w	r1, [r3], #1
 800781c:	e7f9      	b.n	8007812 <memset+0x4>
	...

08007820 <_localeconv_r>:
 8007820:	4800      	ldr	r0, [pc, #0]	; (8007824 <_localeconv_r+0x4>)
 8007822:	4770      	bx	lr
 8007824:	20000158 	.word	0x20000158

08007828 <_close_r>:
 8007828:	b538      	push	{r3, r4, r5, lr}
 800782a:	4d06      	ldr	r5, [pc, #24]	; (8007844 <_close_r+0x1c>)
 800782c:	2300      	movs	r3, #0
 800782e:	4604      	mov	r4, r0
 8007830:	4608      	mov	r0, r1
 8007832:	602b      	str	r3, [r5, #0]
 8007834:	f7fa f98b 	bl	8001b4e <_close>
 8007838:	1c43      	adds	r3, r0, #1
 800783a:	d102      	bne.n	8007842 <_close_r+0x1a>
 800783c:	682b      	ldr	r3, [r5, #0]
 800783e:	b103      	cbz	r3, 8007842 <_close_r+0x1a>
 8007840:	6023      	str	r3, [r4, #0]
 8007842:	bd38      	pop	{r3, r4, r5, pc}
 8007844:	200004c0 	.word	0x200004c0

08007848 <_lseek_r>:
 8007848:	b538      	push	{r3, r4, r5, lr}
 800784a:	4d07      	ldr	r5, [pc, #28]	; (8007868 <_lseek_r+0x20>)
 800784c:	4604      	mov	r4, r0
 800784e:	4608      	mov	r0, r1
 8007850:	4611      	mov	r1, r2
 8007852:	2200      	movs	r2, #0
 8007854:	602a      	str	r2, [r5, #0]
 8007856:	461a      	mov	r2, r3
 8007858:	f7fa f9a0 	bl	8001b9c <_lseek>
 800785c:	1c43      	adds	r3, r0, #1
 800785e:	d102      	bne.n	8007866 <_lseek_r+0x1e>
 8007860:	682b      	ldr	r3, [r5, #0]
 8007862:	b103      	cbz	r3, 8007866 <_lseek_r+0x1e>
 8007864:	6023      	str	r3, [r4, #0]
 8007866:	bd38      	pop	{r3, r4, r5, pc}
 8007868:	200004c0 	.word	0x200004c0

0800786c <_read_r>:
 800786c:	b538      	push	{r3, r4, r5, lr}
 800786e:	4d07      	ldr	r5, [pc, #28]	; (800788c <_read_r+0x20>)
 8007870:	4604      	mov	r4, r0
 8007872:	4608      	mov	r0, r1
 8007874:	4611      	mov	r1, r2
 8007876:	2200      	movs	r2, #0
 8007878:	602a      	str	r2, [r5, #0]
 800787a:	461a      	mov	r2, r3
 800787c:	f7fa f92e 	bl	8001adc <_read>
 8007880:	1c43      	adds	r3, r0, #1
 8007882:	d102      	bne.n	800788a <_read_r+0x1e>
 8007884:	682b      	ldr	r3, [r5, #0]
 8007886:	b103      	cbz	r3, 800788a <_read_r+0x1e>
 8007888:	6023      	str	r3, [r4, #0]
 800788a:	bd38      	pop	{r3, r4, r5, pc}
 800788c:	200004c0 	.word	0x200004c0

08007890 <_write_r>:
 8007890:	b538      	push	{r3, r4, r5, lr}
 8007892:	4d07      	ldr	r5, [pc, #28]	; (80078b0 <_write_r+0x20>)
 8007894:	4604      	mov	r4, r0
 8007896:	4608      	mov	r0, r1
 8007898:	4611      	mov	r1, r2
 800789a:	2200      	movs	r2, #0
 800789c:	602a      	str	r2, [r5, #0]
 800789e:	461a      	mov	r2, r3
 80078a0:	f7fa f939 	bl	8001b16 <_write>
 80078a4:	1c43      	adds	r3, r0, #1
 80078a6:	d102      	bne.n	80078ae <_write_r+0x1e>
 80078a8:	682b      	ldr	r3, [r5, #0]
 80078aa:	b103      	cbz	r3, 80078ae <_write_r+0x1e>
 80078ac:	6023      	str	r3, [r4, #0]
 80078ae:	bd38      	pop	{r3, r4, r5, pc}
 80078b0:	200004c0 	.word	0x200004c0

080078b4 <__errno>:
 80078b4:	4b01      	ldr	r3, [pc, #4]	; (80078bc <__errno+0x8>)
 80078b6:	6818      	ldr	r0, [r3, #0]
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	20000064 	.word	0x20000064

080078c0 <__libc_init_array>:
 80078c0:	b570      	push	{r4, r5, r6, lr}
 80078c2:	4d0d      	ldr	r5, [pc, #52]	; (80078f8 <__libc_init_array+0x38>)
 80078c4:	4c0d      	ldr	r4, [pc, #52]	; (80078fc <__libc_init_array+0x3c>)
 80078c6:	1b64      	subs	r4, r4, r5
 80078c8:	10a4      	asrs	r4, r4, #2
 80078ca:	2600      	movs	r6, #0
 80078cc:	42a6      	cmp	r6, r4
 80078ce:	d109      	bne.n	80078e4 <__libc_init_array+0x24>
 80078d0:	4d0b      	ldr	r5, [pc, #44]	; (8007900 <__libc_init_array+0x40>)
 80078d2:	4c0c      	ldr	r4, [pc, #48]	; (8007904 <__libc_init_array+0x44>)
 80078d4:	f001 ff58 	bl	8009788 <_init>
 80078d8:	1b64      	subs	r4, r4, r5
 80078da:	10a4      	asrs	r4, r4, #2
 80078dc:	2600      	movs	r6, #0
 80078de:	42a6      	cmp	r6, r4
 80078e0:	d105      	bne.n	80078ee <__libc_init_array+0x2e>
 80078e2:	bd70      	pop	{r4, r5, r6, pc}
 80078e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80078e8:	4798      	blx	r3
 80078ea:	3601      	adds	r6, #1
 80078ec:	e7ee      	b.n	80078cc <__libc_init_array+0xc>
 80078ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80078f2:	4798      	blx	r3
 80078f4:	3601      	adds	r6, #1
 80078f6:	e7f2      	b.n	80078de <__libc_init_array+0x1e>
 80078f8:	0800af3c 	.word	0x0800af3c
 80078fc:	0800af3c 	.word	0x0800af3c
 8007900:	0800af3c 	.word	0x0800af3c
 8007904:	0800af40 	.word	0x0800af40

08007908 <__retarget_lock_acquire_recursive>:
 8007908:	4770      	bx	lr

0800790a <__retarget_lock_release_recursive>:
 800790a:	4770      	bx	lr

0800790c <quorem>:
 800790c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007910:	6903      	ldr	r3, [r0, #16]
 8007912:	690c      	ldr	r4, [r1, #16]
 8007914:	42a3      	cmp	r3, r4
 8007916:	4607      	mov	r7, r0
 8007918:	db7e      	blt.n	8007a18 <quorem+0x10c>
 800791a:	3c01      	subs	r4, #1
 800791c:	f101 0814 	add.w	r8, r1, #20
 8007920:	f100 0514 	add.w	r5, r0, #20
 8007924:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007928:	9301      	str	r3, [sp, #4]
 800792a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800792e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007932:	3301      	adds	r3, #1
 8007934:	429a      	cmp	r2, r3
 8007936:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800793a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800793e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007942:	d331      	bcc.n	80079a8 <quorem+0x9c>
 8007944:	f04f 0e00 	mov.w	lr, #0
 8007948:	4640      	mov	r0, r8
 800794a:	46ac      	mov	ip, r5
 800794c:	46f2      	mov	sl, lr
 800794e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007952:	b293      	uxth	r3, r2
 8007954:	fb06 e303 	mla	r3, r6, r3, lr
 8007958:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800795c:	0c1a      	lsrs	r2, r3, #16
 800795e:	b29b      	uxth	r3, r3
 8007960:	ebaa 0303 	sub.w	r3, sl, r3
 8007964:	f8dc a000 	ldr.w	sl, [ip]
 8007968:	fa13 f38a 	uxtah	r3, r3, sl
 800796c:	fb06 220e 	mla	r2, r6, lr, r2
 8007970:	9300      	str	r3, [sp, #0]
 8007972:	9b00      	ldr	r3, [sp, #0]
 8007974:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007978:	b292      	uxth	r2, r2
 800797a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800797e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007982:	f8bd 3000 	ldrh.w	r3, [sp]
 8007986:	4581      	cmp	r9, r0
 8007988:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800798c:	f84c 3b04 	str.w	r3, [ip], #4
 8007990:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007994:	d2db      	bcs.n	800794e <quorem+0x42>
 8007996:	f855 300b 	ldr.w	r3, [r5, fp]
 800799a:	b92b      	cbnz	r3, 80079a8 <quorem+0x9c>
 800799c:	9b01      	ldr	r3, [sp, #4]
 800799e:	3b04      	subs	r3, #4
 80079a0:	429d      	cmp	r5, r3
 80079a2:	461a      	mov	r2, r3
 80079a4:	d32c      	bcc.n	8007a00 <quorem+0xf4>
 80079a6:	613c      	str	r4, [r7, #16]
 80079a8:	4638      	mov	r0, r7
 80079aa:	f001 f9a7 	bl	8008cfc <__mcmp>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	db22      	blt.n	80079f8 <quorem+0xec>
 80079b2:	3601      	adds	r6, #1
 80079b4:	4629      	mov	r1, r5
 80079b6:	2000      	movs	r0, #0
 80079b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80079bc:	f8d1 c000 	ldr.w	ip, [r1]
 80079c0:	b293      	uxth	r3, r2
 80079c2:	1ac3      	subs	r3, r0, r3
 80079c4:	0c12      	lsrs	r2, r2, #16
 80079c6:	fa13 f38c 	uxtah	r3, r3, ip
 80079ca:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80079ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079d8:	45c1      	cmp	r9, r8
 80079da:	f841 3b04 	str.w	r3, [r1], #4
 80079de:	ea4f 4022 	mov.w	r0, r2, asr #16
 80079e2:	d2e9      	bcs.n	80079b8 <quorem+0xac>
 80079e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079ec:	b922      	cbnz	r2, 80079f8 <quorem+0xec>
 80079ee:	3b04      	subs	r3, #4
 80079f0:	429d      	cmp	r5, r3
 80079f2:	461a      	mov	r2, r3
 80079f4:	d30a      	bcc.n	8007a0c <quorem+0x100>
 80079f6:	613c      	str	r4, [r7, #16]
 80079f8:	4630      	mov	r0, r6
 80079fa:	b003      	add	sp, #12
 80079fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a00:	6812      	ldr	r2, [r2, #0]
 8007a02:	3b04      	subs	r3, #4
 8007a04:	2a00      	cmp	r2, #0
 8007a06:	d1ce      	bne.n	80079a6 <quorem+0x9a>
 8007a08:	3c01      	subs	r4, #1
 8007a0a:	e7c9      	b.n	80079a0 <quorem+0x94>
 8007a0c:	6812      	ldr	r2, [r2, #0]
 8007a0e:	3b04      	subs	r3, #4
 8007a10:	2a00      	cmp	r2, #0
 8007a12:	d1f0      	bne.n	80079f6 <quorem+0xea>
 8007a14:	3c01      	subs	r4, #1
 8007a16:	e7eb      	b.n	80079f0 <quorem+0xe4>
 8007a18:	2000      	movs	r0, #0
 8007a1a:	e7ee      	b.n	80079fa <quorem+0xee>
 8007a1c:	0000      	movs	r0, r0
	...

08007a20 <_dtoa_r>:
 8007a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a24:	ed2d 8b04 	vpush	{d8-d9}
 8007a28:	69c5      	ldr	r5, [r0, #28]
 8007a2a:	b093      	sub	sp, #76	; 0x4c
 8007a2c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007a30:	ec57 6b10 	vmov	r6, r7, d0
 8007a34:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007a38:	9107      	str	r1, [sp, #28]
 8007a3a:	4604      	mov	r4, r0
 8007a3c:	920a      	str	r2, [sp, #40]	; 0x28
 8007a3e:	930d      	str	r3, [sp, #52]	; 0x34
 8007a40:	b975      	cbnz	r5, 8007a60 <_dtoa_r+0x40>
 8007a42:	2010      	movs	r0, #16
 8007a44:	f000 fe2a 	bl	800869c <malloc>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	61e0      	str	r0, [r4, #28]
 8007a4c:	b920      	cbnz	r0, 8007a58 <_dtoa_r+0x38>
 8007a4e:	4bae      	ldr	r3, [pc, #696]	; (8007d08 <_dtoa_r+0x2e8>)
 8007a50:	21ef      	movs	r1, #239	; 0xef
 8007a52:	48ae      	ldr	r0, [pc, #696]	; (8007d0c <_dtoa_r+0x2ec>)
 8007a54:	f001 fcf8 	bl	8009448 <__assert_func>
 8007a58:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007a5c:	6005      	str	r5, [r0, #0]
 8007a5e:	60c5      	str	r5, [r0, #12]
 8007a60:	69e3      	ldr	r3, [r4, #28]
 8007a62:	6819      	ldr	r1, [r3, #0]
 8007a64:	b151      	cbz	r1, 8007a7c <_dtoa_r+0x5c>
 8007a66:	685a      	ldr	r2, [r3, #4]
 8007a68:	604a      	str	r2, [r1, #4]
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	4093      	lsls	r3, r2
 8007a6e:	608b      	str	r3, [r1, #8]
 8007a70:	4620      	mov	r0, r4
 8007a72:	f000 ff07 	bl	8008884 <_Bfree>
 8007a76:	69e3      	ldr	r3, [r4, #28]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	601a      	str	r2, [r3, #0]
 8007a7c:	1e3b      	subs	r3, r7, #0
 8007a7e:	bfbb      	ittet	lt
 8007a80:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007a84:	9303      	strlt	r3, [sp, #12]
 8007a86:	2300      	movge	r3, #0
 8007a88:	2201      	movlt	r2, #1
 8007a8a:	bfac      	ite	ge
 8007a8c:	f8c8 3000 	strge.w	r3, [r8]
 8007a90:	f8c8 2000 	strlt.w	r2, [r8]
 8007a94:	4b9e      	ldr	r3, [pc, #632]	; (8007d10 <_dtoa_r+0x2f0>)
 8007a96:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007a9a:	ea33 0308 	bics.w	r3, r3, r8
 8007a9e:	d11b      	bne.n	8007ad8 <_dtoa_r+0xb8>
 8007aa0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007aa2:	f242 730f 	movw	r3, #9999	; 0x270f
 8007aa6:	6013      	str	r3, [r2, #0]
 8007aa8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007aac:	4333      	orrs	r3, r6
 8007aae:	f000 8593 	beq.w	80085d8 <_dtoa_r+0xbb8>
 8007ab2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ab4:	b963      	cbnz	r3, 8007ad0 <_dtoa_r+0xb0>
 8007ab6:	4b97      	ldr	r3, [pc, #604]	; (8007d14 <_dtoa_r+0x2f4>)
 8007ab8:	e027      	b.n	8007b0a <_dtoa_r+0xea>
 8007aba:	4b97      	ldr	r3, [pc, #604]	; (8007d18 <_dtoa_r+0x2f8>)
 8007abc:	9300      	str	r3, [sp, #0]
 8007abe:	3308      	adds	r3, #8
 8007ac0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007ac2:	6013      	str	r3, [r2, #0]
 8007ac4:	9800      	ldr	r0, [sp, #0]
 8007ac6:	b013      	add	sp, #76	; 0x4c
 8007ac8:	ecbd 8b04 	vpop	{d8-d9}
 8007acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad0:	4b90      	ldr	r3, [pc, #576]	; (8007d14 <_dtoa_r+0x2f4>)
 8007ad2:	9300      	str	r3, [sp, #0]
 8007ad4:	3303      	adds	r3, #3
 8007ad6:	e7f3      	b.n	8007ac0 <_dtoa_r+0xa0>
 8007ad8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007adc:	2200      	movs	r2, #0
 8007ade:	ec51 0b17 	vmov	r0, r1, d7
 8007ae2:	eeb0 8a47 	vmov.f32	s16, s14
 8007ae6:	eef0 8a67 	vmov.f32	s17, s15
 8007aea:	2300      	movs	r3, #0
 8007aec:	f7f8 ffec 	bl	8000ac8 <__aeabi_dcmpeq>
 8007af0:	4681      	mov	r9, r0
 8007af2:	b160      	cbz	r0, 8007b0e <_dtoa_r+0xee>
 8007af4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007af6:	2301      	movs	r3, #1
 8007af8:	6013      	str	r3, [r2, #0]
 8007afa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f000 8568 	beq.w	80085d2 <_dtoa_r+0xbb2>
 8007b02:	4b86      	ldr	r3, [pc, #536]	; (8007d1c <_dtoa_r+0x2fc>)
 8007b04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b06:	6013      	str	r3, [r2, #0]
 8007b08:	3b01      	subs	r3, #1
 8007b0a:	9300      	str	r3, [sp, #0]
 8007b0c:	e7da      	b.n	8007ac4 <_dtoa_r+0xa4>
 8007b0e:	aa10      	add	r2, sp, #64	; 0x40
 8007b10:	a911      	add	r1, sp, #68	; 0x44
 8007b12:	4620      	mov	r0, r4
 8007b14:	eeb0 0a48 	vmov.f32	s0, s16
 8007b18:	eef0 0a68 	vmov.f32	s1, s17
 8007b1c:	f001 f994 	bl	8008e48 <__d2b>
 8007b20:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007b24:	4682      	mov	sl, r0
 8007b26:	2d00      	cmp	r5, #0
 8007b28:	d07f      	beq.n	8007c2a <_dtoa_r+0x20a>
 8007b2a:	ee18 3a90 	vmov	r3, s17
 8007b2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b32:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007b36:	ec51 0b18 	vmov	r0, r1, d8
 8007b3a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007b3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007b42:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007b46:	4619      	mov	r1, r3
 8007b48:	2200      	movs	r2, #0
 8007b4a:	4b75      	ldr	r3, [pc, #468]	; (8007d20 <_dtoa_r+0x300>)
 8007b4c:	f7f8 fb9c 	bl	8000288 <__aeabi_dsub>
 8007b50:	a367      	add	r3, pc, #412	; (adr r3, 8007cf0 <_dtoa_r+0x2d0>)
 8007b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b56:	f7f8 fd4f 	bl	80005f8 <__aeabi_dmul>
 8007b5a:	a367      	add	r3, pc, #412	; (adr r3, 8007cf8 <_dtoa_r+0x2d8>)
 8007b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b60:	f7f8 fb94 	bl	800028c <__adddf3>
 8007b64:	4606      	mov	r6, r0
 8007b66:	4628      	mov	r0, r5
 8007b68:	460f      	mov	r7, r1
 8007b6a:	f7f8 fcdb 	bl	8000524 <__aeabi_i2d>
 8007b6e:	a364      	add	r3, pc, #400	; (adr r3, 8007d00 <_dtoa_r+0x2e0>)
 8007b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b74:	f7f8 fd40 	bl	80005f8 <__aeabi_dmul>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	4639      	mov	r1, r7
 8007b80:	f7f8 fb84 	bl	800028c <__adddf3>
 8007b84:	4606      	mov	r6, r0
 8007b86:	460f      	mov	r7, r1
 8007b88:	f7f8 ffe6 	bl	8000b58 <__aeabi_d2iz>
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	4683      	mov	fp, r0
 8007b90:	2300      	movs	r3, #0
 8007b92:	4630      	mov	r0, r6
 8007b94:	4639      	mov	r1, r7
 8007b96:	f7f8 ffa1 	bl	8000adc <__aeabi_dcmplt>
 8007b9a:	b148      	cbz	r0, 8007bb0 <_dtoa_r+0x190>
 8007b9c:	4658      	mov	r0, fp
 8007b9e:	f7f8 fcc1 	bl	8000524 <__aeabi_i2d>
 8007ba2:	4632      	mov	r2, r6
 8007ba4:	463b      	mov	r3, r7
 8007ba6:	f7f8 ff8f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007baa:	b908      	cbnz	r0, 8007bb0 <_dtoa_r+0x190>
 8007bac:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007bb0:	f1bb 0f16 	cmp.w	fp, #22
 8007bb4:	d857      	bhi.n	8007c66 <_dtoa_r+0x246>
 8007bb6:	4b5b      	ldr	r3, [pc, #364]	; (8007d24 <_dtoa_r+0x304>)
 8007bb8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc0:	ec51 0b18 	vmov	r0, r1, d8
 8007bc4:	f7f8 ff8a 	bl	8000adc <__aeabi_dcmplt>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	d04e      	beq.n	8007c6a <_dtoa_r+0x24a>
 8007bcc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	930c      	str	r3, [sp, #48]	; 0x30
 8007bd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007bd6:	1b5b      	subs	r3, r3, r5
 8007bd8:	1e5a      	subs	r2, r3, #1
 8007bda:	bf45      	ittet	mi
 8007bdc:	f1c3 0301 	rsbmi	r3, r3, #1
 8007be0:	9305      	strmi	r3, [sp, #20]
 8007be2:	2300      	movpl	r3, #0
 8007be4:	2300      	movmi	r3, #0
 8007be6:	9206      	str	r2, [sp, #24]
 8007be8:	bf54      	ite	pl
 8007bea:	9305      	strpl	r3, [sp, #20]
 8007bec:	9306      	strmi	r3, [sp, #24]
 8007bee:	f1bb 0f00 	cmp.w	fp, #0
 8007bf2:	db3c      	blt.n	8007c6e <_dtoa_r+0x24e>
 8007bf4:	9b06      	ldr	r3, [sp, #24]
 8007bf6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007bfa:	445b      	add	r3, fp
 8007bfc:	9306      	str	r3, [sp, #24]
 8007bfe:	2300      	movs	r3, #0
 8007c00:	9308      	str	r3, [sp, #32]
 8007c02:	9b07      	ldr	r3, [sp, #28]
 8007c04:	2b09      	cmp	r3, #9
 8007c06:	d868      	bhi.n	8007cda <_dtoa_r+0x2ba>
 8007c08:	2b05      	cmp	r3, #5
 8007c0a:	bfc4      	itt	gt
 8007c0c:	3b04      	subgt	r3, #4
 8007c0e:	9307      	strgt	r3, [sp, #28]
 8007c10:	9b07      	ldr	r3, [sp, #28]
 8007c12:	f1a3 0302 	sub.w	r3, r3, #2
 8007c16:	bfcc      	ite	gt
 8007c18:	2500      	movgt	r5, #0
 8007c1a:	2501      	movle	r5, #1
 8007c1c:	2b03      	cmp	r3, #3
 8007c1e:	f200 8085 	bhi.w	8007d2c <_dtoa_r+0x30c>
 8007c22:	e8df f003 	tbb	[pc, r3]
 8007c26:	3b2e      	.short	0x3b2e
 8007c28:	5839      	.short	0x5839
 8007c2a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007c2e:	441d      	add	r5, r3
 8007c30:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007c34:	2b20      	cmp	r3, #32
 8007c36:	bfc1      	itttt	gt
 8007c38:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007c3c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007c40:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007c44:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007c48:	bfd6      	itet	le
 8007c4a:	f1c3 0320 	rsble	r3, r3, #32
 8007c4e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007c52:	fa06 f003 	lslle.w	r0, r6, r3
 8007c56:	f7f8 fc55 	bl	8000504 <__aeabi_ui2d>
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007c60:	3d01      	subs	r5, #1
 8007c62:	920e      	str	r2, [sp, #56]	; 0x38
 8007c64:	e76f      	b.n	8007b46 <_dtoa_r+0x126>
 8007c66:	2301      	movs	r3, #1
 8007c68:	e7b3      	b.n	8007bd2 <_dtoa_r+0x1b2>
 8007c6a:	900c      	str	r0, [sp, #48]	; 0x30
 8007c6c:	e7b2      	b.n	8007bd4 <_dtoa_r+0x1b4>
 8007c6e:	9b05      	ldr	r3, [sp, #20]
 8007c70:	eba3 030b 	sub.w	r3, r3, fp
 8007c74:	9305      	str	r3, [sp, #20]
 8007c76:	f1cb 0300 	rsb	r3, fp, #0
 8007c7a:	9308      	str	r3, [sp, #32]
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c80:	e7bf      	b.n	8007c02 <_dtoa_r+0x1e2>
 8007c82:	2300      	movs	r3, #0
 8007c84:	9309      	str	r3, [sp, #36]	; 0x24
 8007c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	dc52      	bgt.n	8007d32 <_dtoa_r+0x312>
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	9301      	str	r3, [sp, #4]
 8007c90:	9304      	str	r3, [sp, #16]
 8007c92:	461a      	mov	r2, r3
 8007c94:	920a      	str	r2, [sp, #40]	; 0x28
 8007c96:	e00b      	b.n	8007cb0 <_dtoa_r+0x290>
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e7f3      	b.n	8007c84 <_dtoa_r+0x264>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8007ca0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ca2:	445b      	add	r3, fp
 8007ca4:	9301      	str	r3, [sp, #4]
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	9304      	str	r3, [sp, #16]
 8007cac:	bfb8      	it	lt
 8007cae:	2301      	movlt	r3, #1
 8007cb0:	69e0      	ldr	r0, [r4, #28]
 8007cb2:	2100      	movs	r1, #0
 8007cb4:	2204      	movs	r2, #4
 8007cb6:	f102 0614 	add.w	r6, r2, #20
 8007cba:	429e      	cmp	r6, r3
 8007cbc:	d93d      	bls.n	8007d3a <_dtoa_r+0x31a>
 8007cbe:	6041      	str	r1, [r0, #4]
 8007cc0:	4620      	mov	r0, r4
 8007cc2:	f000 fd9f 	bl	8008804 <_Balloc>
 8007cc6:	9000      	str	r0, [sp, #0]
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	d139      	bne.n	8007d40 <_dtoa_r+0x320>
 8007ccc:	4b16      	ldr	r3, [pc, #88]	; (8007d28 <_dtoa_r+0x308>)
 8007cce:	4602      	mov	r2, r0
 8007cd0:	f240 11af 	movw	r1, #431	; 0x1af
 8007cd4:	e6bd      	b.n	8007a52 <_dtoa_r+0x32>
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e7e1      	b.n	8007c9e <_dtoa_r+0x27e>
 8007cda:	2501      	movs	r5, #1
 8007cdc:	2300      	movs	r3, #0
 8007cde:	9307      	str	r3, [sp, #28]
 8007ce0:	9509      	str	r5, [sp, #36]	; 0x24
 8007ce2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ce6:	9301      	str	r3, [sp, #4]
 8007ce8:	9304      	str	r3, [sp, #16]
 8007cea:	2200      	movs	r2, #0
 8007cec:	2312      	movs	r3, #18
 8007cee:	e7d1      	b.n	8007c94 <_dtoa_r+0x274>
 8007cf0:	636f4361 	.word	0x636f4361
 8007cf4:	3fd287a7 	.word	0x3fd287a7
 8007cf8:	8b60c8b3 	.word	0x8b60c8b3
 8007cfc:	3fc68a28 	.word	0x3fc68a28
 8007d00:	509f79fb 	.word	0x509f79fb
 8007d04:	3fd34413 	.word	0x3fd34413
 8007d08:	0800ac01 	.word	0x0800ac01
 8007d0c:	0800ac18 	.word	0x0800ac18
 8007d10:	7ff00000 	.word	0x7ff00000
 8007d14:	0800abfd 	.word	0x0800abfd
 8007d18:	0800abf4 	.word	0x0800abf4
 8007d1c:	0800abd1 	.word	0x0800abd1
 8007d20:	3ff80000 	.word	0x3ff80000
 8007d24:	0800ad08 	.word	0x0800ad08
 8007d28:	0800ac70 	.word	0x0800ac70
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007d30:	e7d7      	b.n	8007ce2 <_dtoa_r+0x2c2>
 8007d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d34:	9301      	str	r3, [sp, #4]
 8007d36:	9304      	str	r3, [sp, #16]
 8007d38:	e7ba      	b.n	8007cb0 <_dtoa_r+0x290>
 8007d3a:	3101      	adds	r1, #1
 8007d3c:	0052      	lsls	r2, r2, #1
 8007d3e:	e7ba      	b.n	8007cb6 <_dtoa_r+0x296>
 8007d40:	69e3      	ldr	r3, [r4, #28]
 8007d42:	9a00      	ldr	r2, [sp, #0]
 8007d44:	601a      	str	r2, [r3, #0]
 8007d46:	9b04      	ldr	r3, [sp, #16]
 8007d48:	2b0e      	cmp	r3, #14
 8007d4a:	f200 80a8 	bhi.w	8007e9e <_dtoa_r+0x47e>
 8007d4e:	2d00      	cmp	r5, #0
 8007d50:	f000 80a5 	beq.w	8007e9e <_dtoa_r+0x47e>
 8007d54:	f1bb 0f00 	cmp.w	fp, #0
 8007d58:	dd38      	ble.n	8007dcc <_dtoa_r+0x3ac>
 8007d5a:	4bc0      	ldr	r3, [pc, #768]	; (800805c <_dtoa_r+0x63c>)
 8007d5c:	f00b 020f 	and.w	r2, fp, #15
 8007d60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d64:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007d68:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007d6c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007d70:	d019      	beq.n	8007da6 <_dtoa_r+0x386>
 8007d72:	4bbb      	ldr	r3, [pc, #748]	; (8008060 <_dtoa_r+0x640>)
 8007d74:	ec51 0b18 	vmov	r0, r1, d8
 8007d78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007d7c:	f7f8 fd66 	bl	800084c <__aeabi_ddiv>
 8007d80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d84:	f008 080f 	and.w	r8, r8, #15
 8007d88:	2503      	movs	r5, #3
 8007d8a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008060 <_dtoa_r+0x640>
 8007d8e:	f1b8 0f00 	cmp.w	r8, #0
 8007d92:	d10a      	bne.n	8007daa <_dtoa_r+0x38a>
 8007d94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d98:	4632      	mov	r2, r6
 8007d9a:	463b      	mov	r3, r7
 8007d9c:	f7f8 fd56 	bl	800084c <__aeabi_ddiv>
 8007da0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007da4:	e02b      	b.n	8007dfe <_dtoa_r+0x3de>
 8007da6:	2502      	movs	r5, #2
 8007da8:	e7ef      	b.n	8007d8a <_dtoa_r+0x36a>
 8007daa:	f018 0f01 	tst.w	r8, #1
 8007dae:	d008      	beq.n	8007dc2 <_dtoa_r+0x3a2>
 8007db0:	4630      	mov	r0, r6
 8007db2:	4639      	mov	r1, r7
 8007db4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007db8:	f7f8 fc1e 	bl	80005f8 <__aeabi_dmul>
 8007dbc:	3501      	adds	r5, #1
 8007dbe:	4606      	mov	r6, r0
 8007dc0:	460f      	mov	r7, r1
 8007dc2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007dc6:	f109 0908 	add.w	r9, r9, #8
 8007dca:	e7e0      	b.n	8007d8e <_dtoa_r+0x36e>
 8007dcc:	f000 809f 	beq.w	8007f0e <_dtoa_r+0x4ee>
 8007dd0:	f1cb 0600 	rsb	r6, fp, #0
 8007dd4:	4ba1      	ldr	r3, [pc, #644]	; (800805c <_dtoa_r+0x63c>)
 8007dd6:	4fa2      	ldr	r7, [pc, #648]	; (8008060 <_dtoa_r+0x640>)
 8007dd8:	f006 020f 	and.w	r2, r6, #15
 8007ddc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de4:	ec51 0b18 	vmov	r0, r1, d8
 8007de8:	f7f8 fc06 	bl	80005f8 <__aeabi_dmul>
 8007dec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007df0:	1136      	asrs	r6, r6, #4
 8007df2:	2300      	movs	r3, #0
 8007df4:	2502      	movs	r5, #2
 8007df6:	2e00      	cmp	r6, #0
 8007df8:	d17e      	bne.n	8007ef8 <_dtoa_r+0x4d8>
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1d0      	bne.n	8007da0 <_dtoa_r+0x380>
 8007dfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e00:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 8084 	beq.w	8007f12 <_dtoa_r+0x4f2>
 8007e0a:	4b96      	ldr	r3, [pc, #600]	; (8008064 <_dtoa_r+0x644>)
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	4640      	mov	r0, r8
 8007e10:	4649      	mov	r1, r9
 8007e12:	f7f8 fe63 	bl	8000adc <__aeabi_dcmplt>
 8007e16:	2800      	cmp	r0, #0
 8007e18:	d07b      	beq.n	8007f12 <_dtoa_r+0x4f2>
 8007e1a:	9b04      	ldr	r3, [sp, #16]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d078      	beq.n	8007f12 <_dtoa_r+0x4f2>
 8007e20:	9b01      	ldr	r3, [sp, #4]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	dd39      	ble.n	8007e9a <_dtoa_r+0x47a>
 8007e26:	4b90      	ldr	r3, [pc, #576]	; (8008068 <_dtoa_r+0x648>)
 8007e28:	2200      	movs	r2, #0
 8007e2a:	4640      	mov	r0, r8
 8007e2c:	4649      	mov	r1, r9
 8007e2e:	f7f8 fbe3 	bl	80005f8 <__aeabi_dmul>
 8007e32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e36:	9e01      	ldr	r6, [sp, #4]
 8007e38:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007e3c:	3501      	adds	r5, #1
 8007e3e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007e42:	4628      	mov	r0, r5
 8007e44:	f7f8 fb6e 	bl	8000524 <__aeabi_i2d>
 8007e48:	4642      	mov	r2, r8
 8007e4a:	464b      	mov	r3, r9
 8007e4c:	f7f8 fbd4 	bl	80005f8 <__aeabi_dmul>
 8007e50:	4b86      	ldr	r3, [pc, #536]	; (800806c <_dtoa_r+0x64c>)
 8007e52:	2200      	movs	r2, #0
 8007e54:	f7f8 fa1a 	bl	800028c <__adddf3>
 8007e58:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007e5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e60:	9303      	str	r3, [sp, #12]
 8007e62:	2e00      	cmp	r6, #0
 8007e64:	d158      	bne.n	8007f18 <_dtoa_r+0x4f8>
 8007e66:	4b82      	ldr	r3, [pc, #520]	; (8008070 <_dtoa_r+0x650>)
 8007e68:	2200      	movs	r2, #0
 8007e6a:	4640      	mov	r0, r8
 8007e6c:	4649      	mov	r1, r9
 8007e6e:	f7f8 fa0b 	bl	8000288 <__aeabi_dsub>
 8007e72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e76:	4680      	mov	r8, r0
 8007e78:	4689      	mov	r9, r1
 8007e7a:	f7f8 fe4d 	bl	8000b18 <__aeabi_dcmpgt>
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	f040 8296 	bne.w	80083b0 <_dtoa_r+0x990>
 8007e84:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007e88:	4640      	mov	r0, r8
 8007e8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e8e:	4649      	mov	r1, r9
 8007e90:	f7f8 fe24 	bl	8000adc <__aeabi_dcmplt>
 8007e94:	2800      	cmp	r0, #0
 8007e96:	f040 8289 	bne.w	80083ac <_dtoa_r+0x98c>
 8007e9a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007e9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	f2c0 814e 	blt.w	8008142 <_dtoa_r+0x722>
 8007ea6:	f1bb 0f0e 	cmp.w	fp, #14
 8007eaa:	f300 814a 	bgt.w	8008142 <_dtoa_r+0x722>
 8007eae:	4b6b      	ldr	r3, [pc, #428]	; (800805c <_dtoa_r+0x63c>)
 8007eb0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007eb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f280 80dc 	bge.w	8008078 <_dtoa_r+0x658>
 8007ec0:	9b04      	ldr	r3, [sp, #16]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	f300 80d8 	bgt.w	8008078 <_dtoa_r+0x658>
 8007ec8:	f040 826f 	bne.w	80083aa <_dtoa_r+0x98a>
 8007ecc:	4b68      	ldr	r3, [pc, #416]	; (8008070 <_dtoa_r+0x650>)
 8007ece:	2200      	movs	r2, #0
 8007ed0:	4640      	mov	r0, r8
 8007ed2:	4649      	mov	r1, r9
 8007ed4:	f7f8 fb90 	bl	80005f8 <__aeabi_dmul>
 8007ed8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007edc:	f7f8 fe12 	bl	8000b04 <__aeabi_dcmpge>
 8007ee0:	9e04      	ldr	r6, [sp, #16]
 8007ee2:	4637      	mov	r7, r6
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	f040 8245 	bne.w	8008374 <_dtoa_r+0x954>
 8007eea:	9d00      	ldr	r5, [sp, #0]
 8007eec:	2331      	movs	r3, #49	; 0x31
 8007eee:	f805 3b01 	strb.w	r3, [r5], #1
 8007ef2:	f10b 0b01 	add.w	fp, fp, #1
 8007ef6:	e241      	b.n	800837c <_dtoa_r+0x95c>
 8007ef8:	07f2      	lsls	r2, r6, #31
 8007efa:	d505      	bpl.n	8007f08 <_dtoa_r+0x4e8>
 8007efc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f00:	f7f8 fb7a 	bl	80005f8 <__aeabi_dmul>
 8007f04:	3501      	adds	r5, #1
 8007f06:	2301      	movs	r3, #1
 8007f08:	1076      	asrs	r6, r6, #1
 8007f0a:	3708      	adds	r7, #8
 8007f0c:	e773      	b.n	8007df6 <_dtoa_r+0x3d6>
 8007f0e:	2502      	movs	r5, #2
 8007f10:	e775      	b.n	8007dfe <_dtoa_r+0x3de>
 8007f12:	9e04      	ldr	r6, [sp, #16]
 8007f14:	465f      	mov	r7, fp
 8007f16:	e792      	b.n	8007e3e <_dtoa_r+0x41e>
 8007f18:	9900      	ldr	r1, [sp, #0]
 8007f1a:	4b50      	ldr	r3, [pc, #320]	; (800805c <_dtoa_r+0x63c>)
 8007f1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007f20:	4431      	add	r1, r6
 8007f22:	9102      	str	r1, [sp, #8]
 8007f24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007f26:	eeb0 9a47 	vmov.f32	s18, s14
 8007f2a:	eef0 9a67 	vmov.f32	s19, s15
 8007f2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007f32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f36:	2900      	cmp	r1, #0
 8007f38:	d044      	beq.n	8007fc4 <_dtoa_r+0x5a4>
 8007f3a:	494e      	ldr	r1, [pc, #312]	; (8008074 <_dtoa_r+0x654>)
 8007f3c:	2000      	movs	r0, #0
 8007f3e:	f7f8 fc85 	bl	800084c <__aeabi_ddiv>
 8007f42:	ec53 2b19 	vmov	r2, r3, d9
 8007f46:	f7f8 f99f 	bl	8000288 <__aeabi_dsub>
 8007f4a:	9d00      	ldr	r5, [sp, #0]
 8007f4c:	ec41 0b19 	vmov	d9, r0, r1
 8007f50:	4649      	mov	r1, r9
 8007f52:	4640      	mov	r0, r8
 8007f54:	f7f8 fe00 	bl	8000b58 <__aeabi_d2iz>
 8007f58:	4606      	mov	r6, r0
 8007f5a:	f7f8 fae3 	bl	8000524 <__aeabi_i2d>
 8007f5e:	4602      	mov	r2, r0
 8007f60:	460b      	mov	r3, r1
 8007f62:	4640      	mov	r0, r8
 8007f64:	4649      	mov	r1, r9
 8007f66:	f7f8 f98f 	bl	8000288 <__aeabi_dsub>
 8007f6a:	3630      	adds	r6, #48	; 0x30
 8007f6c:	f805 6b01 	strb.w	r6, [r5], #1
 8007f70:	ec53 2b19 	vmov	r2, r3, d9
 8007f74:	4680      	mov	r8, r0
 8007f76:	4689      	mov	r9, r1
 8007f78:	f7f8 fdb0 	bl	8000adc <__aeabi_dcmplt>
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	d164      	bne.n	800804a <_dtoa_r+0x62a>
 8007f80:	4642      	mov	r2, r8
 8007f82:	464b      	mov	r3, r9
 8007f84:	4937      	ldr	r1, [pc, #220]	; (8008064 <_dtoa_r+0x644>)
 8007f86:	2000      	movs	r0, #0
 8007f88:	f7f8 f97e 	bl	8000288 <__aeabi_dsub>
 8007f8c:	ec53 2b19 	vmov	r2, r3, d9
 8007f90:	f7f8 fda4 	bl	8000adc <__aeabi_dcmplt>
 8007f94:	2800      	cmp	r0, #0
 8007f96:	f040 80b6 	bne.w	8008106 <_dtoa_r+0x6e6>
 8007f9a:	9b02      	ldr	r3, [sp, #8]
 8007f9c:	429d      	cmp	r5, r3
 8007f9e:	f43f af7c 	beq.w	8007e9a <_dtoa_r+0x47a>
 8007fa2:	4b31      	ldr	r3, [pc, #196]	; (8008068 <_dtoa_r+0x648>)
 8007fa4:	ec51 0b19 	vmov	r0, r1, d9
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f7f8 fb25 	bl	80005f8 <__aeabi_dmul>
 8007fae:	4b2e      	ldr	r3, [pc, #184]	; (8008068 <_dtoa_r+0x648>)
 8007fb0:	ec41 0b19 	vmov	d9, r0, r1
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	4640      	mov	r0, r8
 8007fb8:	4649      	mov	r1, r9
 8007fba:	f7f8 fb1d 	bl	80005f8 <__aeabi_dmul>
 8007fbe:	4680      	mov	r8, r0
 8007fc0:	4689      	mov	r9, r1
 8007fc2:	e7c5      	b.n	8007f50 <_dtoa_r+0x530>
 8007fc4:	ec51 0b17 	vmov	r0, r1, d7
 8007fc8:	f7f8 fb16 	bl	80005f8 <__aeabi_dmul>
 8007fcc:	9b02      	ldr	r3, [sp, #8]
 8007fce:	9d00      	ldr	r5, [sp, #0]
 8007fd0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007fd2:	ec41 0b19 	vmov	d9, r0, r1
 8007fd6:	4649      	mov	r1, r9
 8007fd8:	4640      	mov	r0, r8
 8007fda:	f7f8 fdbd 	bl	8000b58 <__aeabi_d2iz>
 8007fde:	4606      	mov	r6, r0
 8007fe0:	f7f8 faa0 	bl	8000524 <__aeabi_i2d>
 8007fe4:	3630      	adds	r6, #48	; 0x30
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	460b      	mov	r3, r1
 8007fea:	4640      	mov	r0, r8
 8007fec:	4649      	mov	r1, r9
 8007fee:	f7f8 f94b 	bl	8000288 <__aeabi_dsub>
 8007ff2:	f805 6b01 	strb.w	r6, [r5], #1
 8007ff6:	9b02      	ldr	r3, [sp, #8]
 8007ff8:	429d      	cmp	r5, r3
 8007ffa:	4680      	mov	r8, r0
 8007ffc:	4689      	mov	r9, r1
 8007ffe:	f04f 0200 	mov.w	r2, #0
 8008002:	d124      	bne.n	800804e <_dtoa_r+0x62e>
 8008004:	4b1b      	ldr	r3, [pc, #108]	; (8008074 <_dtoa_r+0x654>)
 8008006:	ec51 0b19 	vmov	r0, r1, d9
 800800a:	f7f8 f93f 	bl	800028c <__adddf3>
 800800e:	4602      	mov	r2, r0
 8008010:	460b      	mov	r3, r1
 8008012:	4640      	mov	r0, r8
 8008014:	4649      	mov	r1, r9
 8008016:	f7f8 fd7f 	bl	8000b18 <__aeabi_dcmpgt>
 800801a:	2800      	cmp	r0, #0
 800801c:	d173      	bne.n	8008106 <_dtoa_r+0x6e6>
 800801e:	ec53 2b19 	vmov	r2, r3, d9
 8008022:	4914      	ldr	r1, [pc, #80]	; (8008074 <_dtoa_r+0x654>)
 8008024:	2000      	movs	r0, #0
 8008026:	f7f8 f92f 	bl	8000288 <__aeabi_dsub>
 800802a:	4602      	mov	r2, r0
 800802c:	460b      	mov	r3, r1
 800802e:	4640      	mov	r0, r8
 8008030:	4649      	mov	r1, r9
 8008032:	f7f8 fd53 	bl	8000adc <__aeabi_dcmplt>
 8008036:	2800      	cmp	r0, #0
 8008038:	f43f af2f 	beq.w	8007e9a <_dtoa_r+0x47a>
 800803c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800803e:	1e6b      	subs	r3, r5, #1
 8008040:	930f      	str	r3, [sp, #60]	; 0x3c
 8008042:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008046:	2b30      	cmp	r3, #48	; 0x30
 8008048:	d0f8      	beq.n	800803c <_dtoa_r+0x61c>
 800804a:	46bb      	mov	fp, r7
 800804c:	e04a      	b.n	80080e4 <_dtoa_r+0x6c4>
 800804e:	4b06      	ldr	r3, [pc, #24]	; (8008068 <_dtoa_r+0x648>)
 8008050:	f7f8 fad2 	bl	80005f8 <__aeabi_dmul>
 8008054:	4680      	mov	r8, r0
 8008056:	4689      	mov	r9, r1
 8008058:	e7bd      	b.n	8007fd6 <_dtoa_r+0x5b6>
 800805a:	bf00      	nop
 800805c:	0800ad08 	.word	0x0800ad08
 8008060:	0800ace0 	.word	0x0800ace0
 8008064:	3ff00000 	.word	0x3ff00000
 8008068:	40240000 	.word	0x40240000
 800806c:	401c0000 	.word	0x401c0000
 8008070:	40140000 	.word	0x40140000
 8008074:	3fe00000 	.word	0x3fe00000
 8008078:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800807c:	9d00      	ldr	r5, [sp, #0]
 800807e:	4642      	mov	r2, r8
 8008080:	464b      	mov	r3, r9
 8008082:	4630      	mov	r0, r6
 8008084:	4639      	mov	r1, r7
 8008086:	f7f8 fbe1 	bl	800084c <__aeabi_ddiv>
 800808a:	f7f8 fd65 	bl	8000b58 <__aeabi_d2iz>
 800808e:	9001      	str	r0, [sp, #4]
 8008090:	f7f8 fa48 	bl	8000524 <__aeabi_i2d>
 8008094:	4642      	mov	r2, r8
 8008096:	464b      	mov	r3, r9
 8008098:	f7f8 faae 	bl	80005f8 <__aeabi_dmul>
 800809c:	4602      	mov	r2, r0
 800809e:	460b      	mov	r3, r1
 80080a0:	4630      	mov	r0, r6
 80080a2:	4639      	mov	r1, r7
 80080a4:	f7f8 f8f0 	bl	8000288 <__aeabi_dsub>
 80080a8:	9e01      	ldr	r6, [sp, #4]
 80080aa:	9f04      	ldr	r7, [sp, #16]
 80080ac:	3630      	adds	r6, #48	; 0x30
 80080ae:	f805 6b01 	strb.w	r6, [r5], #1
 80080b2:	9e00      	ldr	r6, [sp, #0]
 80080b4:	1bae      	subs	r6, r5, r6
 80080b6:	42b7      	cmp	r7, r6
 80080b8:	4602      	mov	r2, r0
 80080ba:	460b      	mov	r3, r1
 80080bc:	d134      	bne.n	8008128 <_dtoa_r+0x708>
 80080be:	f7f8 f8e5 	bl	800028c <__adddf3>
 80080c2:	4642      	mov	r2, r8
 80080c4:	464b      	mov	r3, r9
 80080c6:	4606      	mov	r6, r0
 80080c8:	460f      	mov	r7, r1
 80080ca:	f7f8 fd25 	bl	8000b18 <__aeabi_dcmpgt>
 80080ce:	b9c8      	cbnz	r0, 8008104 <_dtoa_r+0x6e4>
 80080d0:	4642      	mov	r2, r8
 80080d2:	464b      	mov	r3, r9
 80080d4:	4630      	mov	r0, r6
 80080d6:	4639      	mov	r1, r7
 80080d8:	f7f8 fcf6 	bl	8000ac8 <__aeabi_dcmpeq>
 80080dc:	b110      	cbz	r0, 80080e4 <_dtoa_r+0x6c4>
 80080de:	9b01      	ldr	r3, [sp, #4]
 80080e0:	07db      	lsls	r3, r3, #31
 80080e2:	d40f      	bmi.n	8008104 <_dtoa_r+0x6e4>
 80080e4:	4651      	mov	r1, sl
 80080e6:	4620      	mov	r0, r4
 80080e8:	f000 fbcc 	bl	8008884 <_Bfree>
 80080ec:	2300      	movs	r3, #0
 80080ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080f0:	702b      	strb	r3, [r5, #0]
 80080f2:	f10b 0301 	add.w	r3, fp, #1
 80080f6:	6013      	str	r3, [r2, #0]
 80080f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	f43f ace2 	beq.w	8007ac4 <_dtoa_r+0xa4>
 8008100:	601d      	str	r5, [r3, #0]
 8008102:	e4df      	b.n	8007ac4 <_dtoa_r+0xa4>
 8008104:	465f      	mov	r7, fp
 8008106:	462b      	mov	r3, r5
 8008108:	461d      	mov	r5, r3
 800810a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800810e:	2a39      	cmp	r2, #57	; 0x39
 8008110:	d106      	bne.n	8008120 <_dtoa_r+0x700>
 8008112:	9a00      	ldr	r2, [sp, #0]
 8008114:	429a      	cmp	r2, r3
 8008116:	d1f7      	bne.n	8008108 <_dtoa_r+0x6e8>
 8008118:	9900      	ldr	r1, [sp, #0]
 800811a:	2230      	movs	r2, #48	; 0x30
 800811c:	3701      	adds	r7, #1
 800811e:	700a      	strb	r2, [r1, #0]
 8008120:	781a      	ldrb	r2, [r3, #0]
 8008122:	3201      	adds	r2, #1
 8008124:	701a      	strb	r2, [r3, #0]
 8008126:	e790      	b.n	800804a <_dtoa_r+0x62a>
 8008128:	4ba3      	ldr	r3, [pc, #652]	; (80083b8 <_dtoa_r+0x998>)
 800812a:	2200      	movs	r2, #0
 800812c:	f7f8 fa64 	bl	80005f8 <__aeabi_dmul>
 8008130:	2200      	movs	r2, #0
 8008132:	2300      	movs	r3, #0
 8008134:	4606      	mov	r6, r0
 8008136:	460f      	mov	r7, r1
 8008138:	f7f8 fcc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800813c:	2800      	cmp	r0, #0
 800813e:	d09e      	beq.n	800807e <_dtoa_r+0x65e>
 8008140:	e7d0      	b.n	80080e4 <_dtoa_r+0x6c4>
 8008142:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008144:	2a00      	cmp	r2, #0
 8008146:	f000 80ca 	beq.w	80082de <_dtoa_r+0x8be>
 800814a:	9a07      	ldr	r2, [sp, #28]
 800814c:	2a01      	cmp	r2, #1
 800814e:	f300 80ad 	bgt.w	80082ac <_dtoa_r+0x88c>
 8008152:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008154:	2a00      	cmp	r2, #0
 8008156:	f000 80a5 	beq.w	80082a4 <_dtoa_r+0x884>
 800815a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800815e:	9e08      	ldr	r6, [sp, #32]
 8008160:	9d05      	ldr	r5, [sp, #20]
 8008162:	9a05      	ldr	r2, [sp, #20]
 8008164:	441a      	add	r2, r3
 8008166:	9205      	str	r2, [sp, #20]
 8008168:	9a06      	ldr	r2, [sp, #24]
 800816a:	2101      	movs	r1, #1
 800816c:	441a      	add	r2, r3
 800816e:	4620      	mov	r0, r4
 8008170:	9206      	str	r2, [sp, #24]
 8008172:	f000 fc3d 	bl	80089f0 <__i2b>
 8008176:	4607      	mov	r7, r0
 8008178:	b165      	cbz	r5, 8008194 <_dtoa_r+0x774>
 800817a:	9b06      	ldr	r3, [sp, #24]
 800817c:	2b00      	cmp	r3, #0
 800817e:	dd09      	ble.n	8008194 <_dtoa_r+0x774>
 8008180:	42ab      	cmp	r3, r5
 8008182:	9a05      	ldr	r2, [sp, #20]
 8008184:	bfa8      	it	ge
 8008186:	462b      	movge	r3, r5
 8008188:	1ad2      	subs	r2, r2, r3
 800818a:	9205      	str	r2, [sp, #20]
 800818c:	9a06      	ldr	r2, [sp, #24]
 800818e:	1aed      	subs	r5, r5, r3
 8008190:	1ad3      	subs	r3, r2, r3
 8008192:	9306      	str	r3, [sp, #24]
 8008194:	9b08      	ldr	r3, [sp, #32]
 8008196:	b1f3      	cbz	r3, 80081d6 <_dtoa_r+0x7b6>
 8008198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800819a:	2b00      	cmp	r3, #0
 800819c:	f000 80a3 	beq.w	80082e6 <_dtoa_r+0x8c6>
 80081a0:	2e00      	cmp	r6, #0
 80081a2:	dd10      	ble.n	80081c6 <_dtoa_r+0x7a6>
 80081a4:	4639      	mov	r1, r7
 80081a6:	4632      	mov	r2, r6
 80081a8:	4620      	mov	r0, r4
 80081aa:	f000 fce1 	bl	8008b70 <__pow5mult>
 80081ae:	4652      	mov	r2, sl
 80081b0:	4601      	mov	r1, r0
 80081b2:	4607      	mov	r7, r0
 80081b4:	4620      	mov	r0, r4
 80081b6:	f000 fc31 	bl	8008a1c <__multiply>
 80081ba:	4651      	mov	r1, sl
 80081bc:	4680      	mov	r8, r0
 80081be:	4620      	mov	r0, r4
 80081c0:	f000 fb60 	bl	8008884 <_Bfree>
 80081c4:	46c2      	mov	sl, r8
 80081c6:	9b08      	ldr	r3, [sp, #32]
 80081c8:	1b9a      	subs	r2, r3, r6
 80081ca:	d004      	beq.n	80081d6 <_dtoa_r+0x7b6>
 80081cc:	4651      	mov	r1, sl
 80081ce:	4620      	mov	r0, r4
 80081d0:	f000 fcce 	bl	8008b70 <__pow5mult>
 80081d4:	4682      	mov	sl, r0
 80081d6:	2101      	movs	r1, #1
 80081d8:	4620      	mov	r0, r4
 80081da:	f000 fc09 	bl	80089f0 <__i2b>
 80081de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	4606      	mov	r6, r0
 80081e4:	f340 8081 	ble.w	80082ea <_dtoa_r+0x8ca>
 80081e8:	461a      	mov	r2, r3
 80081ea:	4601      	mov	r1, r0
 80081ec:	4620      	mov	r0, r4
 80081ee:	f000 fcbf 	bl	8008b70 <__pow5mult>
 80081f2:	9b07      	ldr	r3, [sp, #28]
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	4606      	mov	r6, r0
 80081f8:	dd7a      	ble.n	80082f0 <_dtoa_r+0x8d0>
 80081fa:	f04f 0800 	mov.w	r8, #0
 80081fe:	6933      	ldr	r3, [r6, #16]
 8008200:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008204:	6918      	ldr	r0, [r3, #16]
 8008206:	f000 fba5 	bl	8008954 <__hi0bits>
 800820a:	f1c0 0020 	rsb	r0, r0, #32
 800820e:	9b06      	ldr	r3, [sp, #24]
 8008210:	4418      	add	r0, r3
 8008212:	f010 001f 	ands.w	r0, r0, #31
 8008216:	f000 8094 	beq.w	8008342 <_dtoa_r+0x922>
 800821a:	f1c0 0320 	rsb	r3, r0, #32
 800821e:	2b04      	cmp	r3, #4
 8008220:	f340 8085 	ble.w	800832e <_dtoa_r+0x90e>
 8008224:	9b05      	ldr	r3, [sp, #20]
 8008226:	f1c0 001c 	rsb	r0, r0, #28
 800822a:	4403      	add	r3, r0
 800822c:	9305      	str	r3, [sp, #20]
 800822e:	9b06      	ldr	r3, [sp, #24]
 8008230:	4403      	add	r3, r0
 8008232:	4405      	add	r5, r0
 8008234:	9306      	str	r3, [sp, #24]
 8008236:	9b05      	ldr	r3, [sp, #20]
 8008238:	2b00      	cmp	r3, #0
 800823a:	dd05      	ble.n	8008248 <_dtoa_r+0x828>
 800823c:	4651      	mov	r1, sl
 800823e:	461a      	mov	r2, r3
 8008240:	4620      	mov	r0, r4
 8008242:	f000 fcef 	bl	8008c24 <__lshift>
 8008246:	4682      	mov	sl, r0
 8008248:	9b06      	ldr	r3, [sp, #24]
 800824a:	2b00      	cmp	r3, #0
 800824c:	dd05      	ble.n	800825a <_dtoa_r+0x83a>
 800824e:	4631      	mov	r1, r6
 8008250:	461a      	mov	r2, r3
 8008252:	4620      	mov	r0, r4
 8008254:	f000 fce6 	bl	8008c24 <__lshift>
 8008258:	4606      	mov	r6, r0
 800825a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800825c:	2b00      	cmp	r3, #0
 800825e:	d072      	beq.n	8008346 <_dtoa_r+0x926>
 8008260:	4631      	mov	r1, r6
 8008262:	4650      	mov	r0, sl
 8008264:	f000 fd4a 	bl	8008cfc <__mcmp>
 8008268:	2800      	cmp	r0, #0
 800826a:	da6c      	bge.n	8008346 <_dtoa_r+0x926>
 800826c:	2300      	movs	r3, #0
 800826e:	4651      	mov	r1, sl
 8008270:	220a      	movs	r2, #10
 8008272:	4620      	mov	r0, r4
 8008274:	f000 fb28 	bl	80088c8 <__multadd>
 8008278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800827a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800827e:	4682      	mov	sl, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	f000 81b0 	beq.w	80085e6 <_dtoa_r+0xbc6>
 8008286:	2300      	movs	r3, #0
 8008288:	4639      	mov	r1, r7
 800828a:	220a      	movs	r2, #10
 800828c:	4620      	mov	r0, r4
 800828e:	f000 fb1b 	bl	80088c8 <__multadd>
 8008292:	9b01      	ldr	r3, [sp, #4]
 8008294:	2b00      	cmp	r3, #0
 8008296:	4607      	mov	r7, r0
 8008298:	f300 8096 	bgt.w	80083c8 <_dtoa_r+0x9a8>
 800829c:	9b07      	ldr	r3, [sp, #28]
 800829e:	2b02      	cmp	r3, #2
 80082a0:	dc59      	bgt.n	8008356 <_dtoa_r+0x936>
 80082a2:	e091      	b.n	80083c8 <_dtoa_r+0x9a8>
 80082a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80082a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80082aa:	e758      	b.n	800815e <_dtoa_r+0x73e>
 80082ac:	9b04      	ldr	r3, [sp, #16]
 80082ae:	1e5e      	subs	r6, r3, #1
 80082b0:	9b08      	ldr	r3, [sp, #32]
 80082b2:	42b3      	cmp	r3, r6
 80082b4:	bfbf      	itttt	lt
 80082b6:	9b08      	ldrlt	r3, [sp, #32]
 80082b8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80082ba:	9608      	strlt	r6, [sp, #32]
 80082bc:	1af3      	sublt	r3, r6, r3
 80082be:	bfb4      	ite	lt
 80082c0:	18d2      	addlt	r2, r2, r3
 80082c2:	1b9e      	subge	r6, r3, r6
 80082c4:	9b04      	ldr	r3, [sp, #16]
 80082c6:	bfbc      	itt	lt
 80082c8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80082ca:	2600      	movlt	r6, #0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	bfb7      	itett	lt
 80082d0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80082d4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80082d8:	1a9d      	sublt	r5, r3, r2
 80082da:	2300      	movlt	r3, #0
 80082dc:	e741      	b.n	8008162 <_dtoa_r+0x742>
 80082de:	9e08      	ldr	r6, [sp, #32]
 80082e0:	9d05      	ldr	r5, [sp, #20]
 80082e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80082e4:	e748      	b.n	8008178 <_dtoa_r+0x758>
 80082e6:	9a08      	ldr	r2, [sp, #32]
 80082e8:	e770      	b.n	80081cc <_dtoa_r+0x7ac>
 80082ea:	9b07      	ldr	r3, [sp, #28]
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	dc19      	bgt.n	8008324 <_dtoa_r+0x904>
 80082f0:	9b02      	ldr	r3, [sp, #8]
 80082f2:	b9bb      	cbnz	r3, 8008324 <_dtoa_r+0x904>
 80082f4:	9b03      	ldr	r3, [sp, #12]
 80082f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082fa:	b99b      	cbnz	r3, 8008324 <_dtoa_r+0x904>
 80082fc:	9b03      	ldr	r3, [sp, #12]
 80082fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008302:	0d1b      	lsrs	r3, r3, #20
 8008304:	051b      	lsls	r3, r3, #20
 8008306:	b183      	cbz	r3, 800832a <_dtoa_r+0x90a>
 8008308:	9b05      	ldr	r3, [sp, #20]
 800830a:	3301      	adds	r3, #1
 800830c:	9305      	str	r3, [sp, #20]
 800830e:	9b06      	ldr	r3, [sp, #24]
 8008310:	3301      	adds	r3, #1
 8008312:	9306      	str	r3, [sp, #24]
 8008314:	f04f 0801 	mov.w	r8, #1
 8008318:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800831a:	2b00      	cmp	r3, #0
 800831c:	f47f af6f 	bne.w	80081fe <_dtoa_r+0x7de>
 8008320:	2001      	movs	r0, #1
 8008322:	e774      	b.n	800820e <_dtoa_r+0x7ee>
 8008324:	f04f 0800 	mov.w	r8, #0
 8008328:	e7f6      	b.n	8008318 <_dtoa_r+0x8f8>
 800832a:	4698      	mov	r8, r3
 800832c:	e7f4      	b.n	8008318 <_dtoa_r+0x8f8>
 800832e:	d082      	beq.n	8008236 <_dtoa_r+0x816>
 8008330:	9a05      	ldr	r2, [sp, #20]
 8008332:	331c      	adds	r3, #28
 8008334:	441a      	add	r2, r3
 8008336:	9205      	str	r2, [sp, #20]
 8008338:	9a06      	ldr	r2, [sp, #24]
 800833a:	441a      	add	r2, r3
 800833c:	441d      	add	r5, r3
 800833e:	9206      	str	r2, [sp, #24]
 8008340:	e779      	b.n	8008236 <_dtoa_r+0x816>
 8008342:	4603      	mov	r3, r0
 8008344:	e7f4      	b.n	8008330 <_dtoa_r+0x910>
 8008346:	9b04      	ldr	r3, [sp, #16]
 8008348:	2b00      	cmp	r3, #0
 800834a:	dc37      	bgt.n	80083bc <_dtoa_r+0x99c>
 800834c:	9b07      	ldr	r3, [sp, #28]
 800834e:	2b02      	cmp	r3, #2
 8008350:	dd34      	ble.n	80083bc <_dtoa_r+0x99c>
 8008352:	9b04      	ldr	r3, [sp, #16]
 8008354:	9301      	str	r3, [sp, #4]
 8008356:	9b01      	ldr	r3, [sp, #4]
 8008358:	b963      	cbnz	r3, 8008374 <_dtoa_r+0x954>
 800835a:	4631      	mov	r1, r6
 800835c:	2205      	movs	r2, #5
 800835e:	4620      	mov	r0, r4
 8008360:	f000 fab2 	bl	80088c8 <__multadd>
 8008364:	4601      	mov	r1, r0
 8008366:	4606      	mov	r6, r0
 8008368:	4650      	mov	r0, sl
 800836a:	f000 fcc7 	bl	8008cfc <__mcmp>
 800836e:	2800      	cmp	r0, #0
 8008370:	f73f adbb 	bgt.w	8007eea <_dtoa_r+0x4ca>
 8008374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008376:	9d00      	ldr	r5, [sp, #0]
 8008378:	ea6f 0b03 	mvn.w	fp, r3
 800837c:	f04f 0800 	mov.w	r8, #0
 8008380:	4631      	mov	r1, r6
 8008382:	4620      	mov	r0, r4
 8008384:	f000 fa7e 	bl	8008884 <_Bfree>
 8008388:	2f00      	cmp	r7, #0
 800838a:	f43f aeab 	beq.w	80080e4 <_dtoa_r+0x6c4>
 800838e:	f1b8 0f00 	cmp.w	r8, #0
 8008392:	d005      	beq.n	80083a0 <_dtoa_r+0x980>
 8008394:	45b8      	cmp	r8, r7
 8008396:	d003      	beq.n	80083a0 <_dtoa_r+0x980>
 8008398:	4641      	mov	r1, r8
 800839a:	4620      	mov	r0, r4
 800839c:	f000 fa72 	bl	8008884 <_Bfree>
 80083a0:	4639      	mov	r1, r7
 80083a2:	4620      	mov	r0, r4
 80083a4:	f000 fa6e 	bl	8008884 <_Bfree>
 80083a8:	e69c      	b.n	80080e4 <_dtoa_r+0x6c4>
 80083aa:	2600      	movs	r6, #0
 80083ac:	4637      	mov	r7, r6
 80083ae:	e7e1      	b.n	8008374 <_dtoa_r+0x954>
 80083b0:	46bb      	mov	fp, r7
 80083b2:	4637      	mov	r7, r6
 80083b4:	e599      	b.n	8007eea <_dtoa_r+0x4ca>
 80083b6:	bf00      	nop
 80083b8:	40240000 	.word	0x40240000
 80083bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083be:	2b00      	cmp	r3, #0
 80083c0:	f000 80c8 	beq.w	8008554 <_dtoa_r+0xb34>
 80083c4:	9b04      	ldr	r3, [sp, #16]
 80083c6:	9301      	str	r3, [sp, #4]
 80083c8:	2d00      	cmp	r5, #0
 80083ca:	dd05      	ble.n	80083d8 <_dtoa_r+0x9b8>
 80083cc:	4639      	mov	r1, r7
 80083ce:	462a      	mov	r2, r5
 80083d0:	4620      	mov	r0, r4
 80083d2:	f000 fc27 	bl	8008c24 <__lshift>
 80083d6:	4607      	mov	r7, r0
 80083d8:	f1b8 0f00 	cmp.w	r8, #0
 80083dc:	d05b      	beq.n	8008496 <_dtoa_r+0xa76>
 80083de:	6879      	ldr	r1, [r7, #4]
 80083e0:	4620      	mov	r0, r4
 80083e2:	f000 fa0f 	bl	8008804 <_Balloc>
 80083e6:	4605      	mov	r5, r0
 80083e8:	b928      	cbnz	r0, 80083f6 <_dtoa_r+0x9d6>
 80083ea:	4b83      	ldr	r3, [pc, #524]	; (80085f8 <_dtoa_r+0xbd8>)
 80083ec:	4602      	mov	r2, r0
 80083ee:	f240 21ef 	movw	r1, #751	; 0x2ef
 80083f2:	f7ff bb2e 	b.w	8007a52 <_dtoa_r+0x32>
 80083f6:	693a      	ldr	r2, [r7, #16]
 80083f8:	3202      	adds	r2, #2
 80083fa:	0092      	lsls	r2, r2, #2
 80083fc:	f107 010c 	add.w	r1, r7, #12
 8008400:	300c      	adds	r0, #12
 8008402:	f001 f813 	bl	800942c <memcpy>
 8008406:	2201      	movs	r2, #1
 8008408:	4629      	mov	r1, r5
 800840a:	4620      	mov	r0, r4
 800840c:	f000 fc0a 	bl	8008c24 <__lshift>
 8008410:	9b00      	ldr	r3, [sp, #0]
 8008412:	3301      	adds	r3, #1
 8008414:	9304      	str	r3, [sp, #16]
 8008416:	e9dd 2300 	ldrd	r2, r3, [sp]
 800841a:	4413      	add	r3, r2
 800841c:	9308      	str	r3, [sp, #32]
 800841e:	9b02      	ldr	r3, [sp, #8]
 8008420:	f003 0301 	and.w	r3, r3, #1
 8008424:	46b8      	mov	r8, r7
 8008426:	9306      	str	r3, [sp, #24]
 8008428:	4607      	mov	r7, r0
 800842a:	9b04      	ldr	r3, [sp, #16]
 800842c:	4631      	mov	r1, r6
 800842e:	3b01      	subs	r3, #1
 8008430:	4650      	mov	r0, sl
 8008432:	9301      	str	r3, [sp, #4]
 8008434:	f7ff fa6a 	bl	800790c <quorem>
 8008438:	4641      	mov	r1, r8
 800843a:	9002      	str	r0, [sp, #8]
 800843c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008440:	4650      	mov	r0, sl
 8008442:	f000 fc5b 	bl	8008cfc <__mcmp>
 8008446:	463a      	mov	r2, r7
 8008448:	9005      	str	r0, [sp, #20]
 800844a:	4631      	mov	r1, r6
 800844c:	4620      	mov	r0, r4
 800844e:	f000 fc71 	bl	8008d34 <__mdiff>
 8008452:	68c2      	ldr	r2, [r0, #12]
 8008454:	4605      	mov	r5, r0
 8008456:	bb02      	cbnz	r2, 800849a <_dtoa_r+0xa7a>
 8008458:	4601      	mov	r1, r0
 800845a:	4650      	mov	r0, sl
 800845c:	f000 fc4e 	bl	8008cfc <__mcmp>
 8008460:	4602      	mov	r2, r0
 8008462:	4629      	mov	r1, r5
 8008464:	4620      	mov	r0, r4
 8008466:	9209      	str	r2, [sp, #36]	; 0x24
 8008468:	f000 fa0c 	bl	8008884 <_Bfree>
 800846c:	9b07      	ldr	r3, [sp, #28]
 800846e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008470:	9d04      	ldr	r5, [sp, #16]
 8008472:	ea43 0102 	orr.w	r1, r3, r2
 8008476:	9b06      	ldr	r3, [sp, #24]
 8008478:	4319      	orrs	r1, r3
 800847a:	d110      	bne.n	800849e <_dtoa_r+0xa7e>
 800847c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008480:	d029      	beq.n	80084d6 <_dtoa_r+0xab6>
 8008482:	9b05      	ldr	r3, [sp, #20]
 8008484:	2b00      	cmp	r3, #0
 8008486:	dd02      	ble.n	800848e <_dtoa_r+0xa6e>
 8008488:	9b02      	ldr	r3, [sp, #8]
 800848a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800848e:	9b01      	ldr	r3, [sp, #4]
 8008490:	f883 9000 	strb.w	r9, [r3]
 8008494:	e774      	b.n	8008380 <_dtoa_r+0x960>
 8008496:	4638      	mov	r0, r7
 8008498:	e7ba      	b.n	8008410 <_dtoa_r+0x9f0>
 800849a:	2201      	movs	r2, #1
 800849c:	e7e1      	b.n	8008462 <_dtoa_r+0xa42>
 800849e:	9b05      	ldr	r3, [sp, #20]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	db04      	blt.n	80084ae <_dtoa_r+0xa8e>
 80084a4:	9907      	ldr	r1, [sp, #28]
 80084a6:	430b      	orrs	r3, r1
 80084a8:	9906      	ldr	r1, [sp, #24]
 80084aa:	430b      	orrs	r3, r1
 80084ac:	d120      	bne.n	80084f0 <_dtoa_r+0xad0>
 80084ae:	2a00      	cmp	r2, #0
 80084b0:	dded      	ble.n	800848e <_dtoa_r+0xa6e>
 80084b2:	4651      	mov	r1, sl
 80084b4:	2201      	movs	r2, #1
 80084b6:	4620      	mov	r0, r4
 80084b8:	f000 fbb4 	bl	8008c24 <__lshift>
 80084bc:	4631      	mov	r1, r6
 80084be:	4682      	mov	sl, r0
 80084c0:	f000 fc1c 	bl	8008cfc <__mcmp>
 80084c4:	2800      	cmp	r0, #0
 80084c6:	dc03      	bgt.n	80084d0 <_dtoa_r+0xab0>
 80084c8:	d1e1      	bne.n	800848e <_dtoa_r+0xa6e>
 80084ca:	f019 0f01 	tst.w	r9, #1
 80084ce:	d0de      	beq.n	800848e <_dtoa_r+0xa6e>
 80084d0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80084d4:	d1d8      	bne.n	8008488 <_dtoa_r+0xa68>
 80084d6:	9a01      	ldr	r2, [sp, #4]
 80084d8:	2339      	movs	r3, #57	; 0x39
 80084da:	7013      	strb	r3, [r2, #0]
 80084dc:	462b      	mov	r3, r5
 80084de:	461d      	mov	r5, r3
 80084e0:	3b01      	subs	r3, #1
 80084e2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80084e6:	2a39      	cmp	r2, #57	; 0x39
 80084e8:	d06c      	beq.n	80085c4 <_dtoa_r+0xba4>
 80084ea:	3201      	adds	r2, #1
 80084ec:	701a      	strb	r2, [r3, #0]
 80084ee:	e747      	b.n	8008380 <_dtoa_r+0x960>
 80084f0:	2a00      	cmp	r2, #0
 80084f2:	dd07      	ble.n	8008504 <_dtoa_r+0xae4>
 80084f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80084f8:	d0ed      	beq.n	80084d6 <_dtoa_r+0xab6>
 80084fa:	9a01      	ldr	r2, [sp, #4]
 80084fc:	f109 0301 	add.w	r3, r9, #1
 8008500:	7013      	strb	r3, [r2, #0]
 8008502:	e73d      	b.n	8008380 <_dtoa_r+0x960>
 8008504:	9b04      	ldr	r3, [sp, #16]
 8008506:	9a08      	ldr	r2, [sp, #32]
 8008508:	f803 9c01 	strb.w	r9, [r3, #-1]
 800850c:	4293      	cmp	r3, r2
 800850e:	d043      	beq.n	8008598 <_dtoa_r+0xb78>
 8008510:	4651      	mov	r1, sl
 8008512:	2300      	movs	r3, #0
 8008514:	220a      	movs	r2, #10
 8008516:	4620      	mov	r0, r4
 8008518:	f000 f9d6 	bl	80088c8 <__multadd>
 800851c:	45b8      	cmp	r8, r7
 800851e:	4682      	mov	sl, r0
 8008520:	f04f 0300 	mov.w	r3, #0
 8008524:	f04f 020a 	mov.w	r2, #10
 8008528:	4641      	mov	r1, r8
 800852a:	4620      	mov	r0, r4
 800852c:	d107      	bne.n	800853e <_dtoa_r+0xb1e>
 800852e:	f000 f9cb 	bl	80088c8 <__multadd>
 8008532:	4680      	mov	r8, r0
 8008534:	4607      	mov	r7, r0
 8008536:	9b04      	ldr	r3, [sp, #16]
 8008538:	3301      	adds	r3, #1
 800853a:	9304      	str	r3, [sp, #16]
 800853c:	e775      	b.n	800842a <_dtoa_r+0xa0a>
 800853e:	f000 f9c3 	bl	80088c8 <__multadd>
 8008542:	4639      	mov	r1, r7
 8008544:	4680      	mov	r8, r0
 8008546:	2300      	movs	r3, #0
 8008548:	220a      	movs	r2, #10
 800854a:	4620      	mov	r0, r4
 800854c:	f000 f9bc 	bl	80088c8 <__multadd>
 8008550:	4607      	mov	r7, r0
 8008552:	e7f0      	b.n	8008536 <_dtoa_r+0xb16>
 8008554:	9b04      	ldr	r3, [sp, #16]
 8008556:	9301      	str	r3, [sp, #4]
 8008558:	9d00      	ldr	r5, [sp, #0]
 800855a:	4631      	mov	r1, r6
 800855c:	4650      	mov	r0, sl
 800855e:	f7ff f9d5 	bl	800790c <quorem>
 8008562:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008566:	9b00      	ldr	r3, [sp, #0]
 8008568:	f805 9b01 	strb.w	r9, [r5], #1
 800856c:	1aea      	subs	r2, r5, r3
 800856e:	9b01      	ldr	r3, [sp, #4]
 8008570:	4293      	cmp	r3, r2
 8008572:	dd07      	ble.n	8008584 <_dtoa_r+0xb64>
 8008574:	4651      	mov	r1, sl
 8008576:	2300      	movs	r3, #0
 8008578:	220a      	movs	r2, #10
 800857a:	4620      	mov	r0, r4
 800857c:	f000 f9a4 	bl	80088c8 <__multadd>
 8008580:	4682      	mov	sl, r0
 8008582:	e7ea      	b.n	800855a <_dtoa_r+0xb3a>
 8008584:	9b01      	ldr	r3, [sp, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	bfc8      	it	gt
 800858a:	461d      	movgt	r5, r3
 800858c:	9b00      	ldr	r3, [sp, #0]
 800858e:	bfd8      	it	le
 8008590:	2501      	movle	r5, #1
 8008592:	441d      	add	r5, r3
 8008594:	f04f 0800 	mov.w	r8, #0
 8008598:	4651      	mov	r1, sl
 800859a:	2201      	movs	r2, #1
 800859c:	4620      	mov	r0, r4
 800859e:	f000 fb41 	bl	8008c24 <__lshift>
 80085a2:	4631      	mov	r1, r6
 80085a4:	4682      	mov	sl, r0
 80085a6:	f000 fba9 	bl	8008cfc <__mcmp>
 80085aa:	2800      	cmp	r0, #0
 80085ac:	dc96      	bgt.n	80084dc <_dtoa_r+0xabc>
 80085ae:	d102      	bne.n	80085b6 <_dtoa_r+0xb96>
 80085b0:	f019 0f01 	tst.w	r9, #1
 80085b4:	d192      	bne.n	80084dc <_dtoa_r+0xabc>
 80085b6:	462b      	mov	r3, r5
 80085b8:	461d      	mov	r5, r3
 80085ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085be:	2a30      	cmp	r2, #48	; 0x30
 80085c0:	d0fa      	beq.n	80085b8 <_dtoa_r+0xb98>
 80085c2:	e6dd      	b.n	8008380 <_dtoa_r+0x960>
 80085c4:	9a00      	ldr	r2, [sp, #0]
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d189      	bne.n	80084de <_dtoa_r+0xabe>
 80085ca:	f10b 0b01 	add.w	fp, fp, #1
 80085ce:	2331      	movs	r3, #49	; 0x31
 80085d0:	e796      	b.n	8008500 <_dtoa_r+0xae0>
 80085d2:	4b0a      	ldr	r3, [pc, #40]	; (80085fc <_dtoa_r+0xbdc>)
 80085d4:	f7ff ba99 	b.w	8007b0a <_dtoa_r+0xea>
 80085d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f47f aa6d 	bne.w	8007aba <_dtoa_r+0x9a>
 80085e0:	4b07      	ldr	r3, [pc, #28]	; (8008600 <_dtoa_r+0xbe0>)
 80085e2:	f7ff ba92 	b.w	8007b0a <_dtoa_r+0xea>
 80085e6:	9b01      	ldr	r3, [sp, #4]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	dcb5      	bgt.n	8008558 <_dtoa_r+0xb38>
 80085ec:	9b07      	ldr	r3, [sp, #28]
 80085ee:	2b02      	cmp	r3, #2
 80085f0:	f73f aeb1 	bgt.w	8008356 <_dtoa_r+0x936>
 80085f4:	e7b0      	b.n	8008558 <_dtoa_r+0xb38>
 80085f6:	bf00      	nop
 80085f8:	0800ac70 	.word	0x0800ac70
 80085fc:	0800abd0 	.word	0x0800abd0
 8008600:	0800abf4 	.word	0x0800abf4

08008604 <_free_r>:
 8008604:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008606:	2900      	cmp	r1, #0
 8008608:	d044      	beq.n	8008694 <_free_r+0x90>
 800860a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800860e:	9001      	str	r0, [sp, #4]
 8008610:	2b00      	cmp	r3, #0
 8008612:	f1a1 0404 	sub.w	r4, r1, #4
 8008616:	bfb8      	it	lt
 8008618:	18e4      	addlt	r4, r4, r3
 800861a:	f000 f8e7 	bl	80087ec <__malloc_lock>
 800861e:	4a1e      	ldr	r2, [pc, #120]	; (8008698 <_free_r+0x94>)
 8008620:	9801      	ldr	r0, [sp, #4]
 8008622:	6813      	ldr	r3, [r2, #0]
 8008624:	b933      	cbnz	r3, 8008634 <_free_r+0x30>
 8008626:	6063      	str	r3, [r4, #4]
 8008628:	6014      	str	r4, [r2, #0]
 800862a:	b003      	add	sp, #12
 800862c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008630:	f000 b8e2 	b.w	80087f8 <__malloc_unlock>
 8008634:	42a3      	cmp	r3, r4
 8008636:	d908      	bls.n	800864a <_free_r+0x46>
 8008638:	6825      	ldr	r5, [r4, #0]
 800863a:	1961      	adds	r1, r4, r5
 800863c:	428b      	cmp	r3, r1
 800863e:	bf01      	itttt	eq
 8008640:	6819      	ldreq	r1, [r3, #0]
 8008642:	685b      	ldreq	r3, [r3, #4]
 8008644:	1949      	addeq	r1, r1, r5
 8008646:	6021      	streq	r1, [r4, #0]
 8008648:	e7ed      	b.n	8008626 <_free_r+0x22>
 800864a:	461a      	mov	r2, r3
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	b10b      	cbz	r3, 8008654 <_free_r+0x50>
 8008650:	42a3      	cmp	r3, r4
 8008652:	d9fa      	bls.n	800864a <_free_r+0x46>
 8008654:	6811      	ldr	r1, [r2, #0]
 8008656:	1855      	adds	r5, r2, r1
 8008658:	42a5      	cmp	r5, r4
 800865a:	d10b      	bne.n	8008674 <_free_r+0x70>
 800865c:	6824      	ldr	r4, [r4, #0]
 800865e:	4421      	add	r1, r4
 8008660:	1854      	adds	r4, r2, r1
 8008662:	42a3      	cmp	r3, r4
 8008664:	6011      	str	r1, [r2, #0]
 8008666:	d1e0      	bne.n	800862a <_free_r+0x26>
 8008668:	681c      	ldr	r4, [r3, #0]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	6053      	str	r3, [r2, #4]
 800866e:	440c      	add	r4, r1
 8008670:	6014      	str	r4, [r2, #0]
 8008672:	e7da      	b.n	800862a <_free_r+0x26>
 8008674:	d902      	bls.n	800867c <_free_r+0x78>
 8008676:	230c      	movs	r3, #12
 8008678:	6003      	str	r3, [r0, #0]
 800867a:	e7d6      	b.n	800862a <_free_r+0x26>
 800867c:	6825      	ldr	r5, [r4, #0]
 800867e:	1961      	adds	r1, r4, r5
 8008680:	428b      	cmp	r3, r1
 8008682:	bf04      	itt	eq
 8008684:	6819      	ldreq	r1, [r3, #0]
 8008686:	685b      	ldreq	r3, [r3, #4]
 8008688:	6063      	str	r3, [r4, #4]
 800868a:	bf04      	itt	eq
 800868c:	1949      	addeq	r1, r1, r5
 800868e:	6021      	streq	r1, [r4, #0]
 8008690:	6054      	str	r4, [r2, #4]
 8008692:	e7ca      	b.n	800862a <_free_r+0x26>
 8008694:	b003      	add	sp, #12
 8008696:	bd30      	pop	{r4, r5, pc}
 8008698:	200004c8 	.word	0x200004c8

0800869c <malloc>:
 800869c:	4b02      	ldr	r3, [pc, #8]	; (80086a8 <malloc+0xc>)
 800869e:	4601      	mov	r1, r0
 80086a0:	6818      	ldr	r0, [r3, #0]
 80086a2:	f000 b823 	b.w	80086ec <_malloc_r>
 80086a6:	bf00      	nop
 80086a8:	20000064 	.word	0x20000064

080086ac <sbrk_aligned>:
 80086ac:	b570      	push	{r4, r5, r6, lr}
 80086ae:	4e0e      	ldr	r6, [pc, #56]	; (80086e8 <sbrk_aligned+0x3c>)
 80086b0:	460c      	mov	r4, r1
 80086b2:	6831      	ldr	r1, [r6, #0]
 80086b4:	4605      	mov	r5, r0
 80086b6:	b911      	cbnz	r1, 80086be <sbrk_aligned+0x12>
 80086b8:	f000 fea8 	bl	800940c <_sbrk_r>
 80086bc:	6030      	str	r0, [r6, #0]
 80086be:	4621      	mov	r1, r4
 80086c0:	4628      	mov	r0, r5
 80086c2:	f000 fea3 	bl	800940c <_sbrk_r>
 80086c6:	1c43      	adds	r3, r0, #1
 80086c8:	d00a      	beq.n	80086e0 <sbrk_aligned+0x34>
 80086ca:	1cc4      	adds	r4, r0, #3
 80086cc:	f024 0403 	bic.w	r4, r4, #3
 80086d0:	42a0      	cmp	r0, r4
 80086d2:	d007      	beq.n	80086e4 <sbrk_aligned+0x38>
 80086d4:	1a21      	subs	r1, r4, r0
 80086d6:	4628      	mov	r0, r5
 80086d8:	f000 fe98 	bl	800940c <_sbrk_r>
 80086dc:	3001      	adds	r0, #1
 80086de:	d101      	bne.n	80086e4 <sbrk_aligned+0x38>
 80086e0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80086e4:	4620      	mov	r0, r4
 80086e6:	bd70      	pop	{r4, r5, r6, pc}
 80086e8:	200004cc 	.word	0x200004cc

080086ec <_malloc_r>:
 80086ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086f0:	1ccd      	adds	r5, r1, #3
 80086f2:	f025 0503 	bic.w	r5, r5, #3
 80086f6:	3508      	adds	r5, #8
 80086f8:	2d0c      	cmp	r5, #12
 80086fa:	bf38      	it	cc
 80086fc:	250c      	movcc	r5, #12
 80086fe:	2d00      	cmp	r5, #0
 8008700:	4607      	mov	r7, r0
 8008702:	db01      	blt.n	8008708 <_malloc_r+0x1c>
 8008704:	42a9      	cmp	r1, r5
 8008706:	d905      	bls.n	8008714 <_malloc_r+0x28>
 8008708:	230c      	movs	r3, #12
 800870a:	603b      	str	r3, [r7, #0]
 800870c:	2600      	movs	r6, #0
 800870e:	4630      	mov	r0, r6
 8008710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008714:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80087e8 <_malloc_r+0xfc>
 8008718:	f000 f868 	bl	80087ec <__malloc_lock>
 800871c:	f8d8 3000 	ldr.w	r3, [r8]
 8008720:	461c      	mov	r4, r3
 8008722:	bb5c      	cbnz	r4, 800877c <_malloc_r+0x90>
 8008724:	4629      	mov	r1, r5
 8008726:	4638      	mov	r0, r7
 8008728:	f7ff ffc0 	bl	80086ac <sbrk_aligned>
 800872c:	1c43      	adds	r3, r0, #1
 800872e:	4604      	mov	r4, r0
 8008730:	d155      	bne.n	80087de <_malloc_r+0xf2>
 8008732:	f8d8 4000 	ldr.w	r4, [r8]
 8008736:	4626      	mov	r6, r4
 8008738:	2e00      	cmp	r6, #0
 800873a:	d145      	bne.n	80087c8 <_malloc_r+0xdc>
 800873c:	2c00      	cmp	r4, #0
 800873e:	d048      	beq.n	80087d2 <_malloc_r+0xe6>
 8008740:	6823      	ldr	r3, [r4, #0]
 8008742:	4631      	mov	r1, r6
 8008744:	4638      	mov	r0, r7
 8008746:	eb04 0903 	add.w	r9, r4, r3
 800874a:	f000 fe5f 	bl	800940c <_sbrk_r>
 800874e:	4581      	cmp	r9, r0
 8008750:	d13f      	bne.n	80087d2 <_malloc_r+0xe6>
 8008752:	6821      	ldr	r1, [r4, #0]
 8008754:	1a6d      	subs	r5, r5, r1
 8008756:	4629      	mov	r1, r5
 8008758:	4638      	mov	r0, r7
 800875a:	f7ff ffa7 	bl	80086ac <sbrk_aligned>
 800875e:	3001      	adds	r0, #1
 8008760:	d037      	beq.n	80087d2 <_malloc_r+0xe6>
 8008762:	6823      	ldr	r3, [r4, #0]
 8008764:	442b      	add	r3, r5
 8008766:	6023      	str	r3, [r4, #0]
 8008768:	f8d8 3000 	ldr.w	r3, [r8]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d038      	beq.n	80087e2 <_malloc_r+0xf6>
 8008770:	685a      	ldr	r2, [r3, #4]
 8008772:	42a2      	cmp	r2, r4
 8008774:	d12b      	bne.n	80087ce <_malloc_r+0xe2>
 8008776:	2200      	movs	r2, #0
 8008778:	605a      	str	r2, [r3, #4]
 800877a:	e00f      	b.n	800879c <_malloc_r+0xb0>
 800877c:	6822      	ldr	r2, [r4, #0]
 800877e:	1b52      	subs	r2, r2, r5
 8008780:	d41f      	bmi.n	80087c2 <_malloc_r+0xd6>
 8008782:	2a0b      	cmp	r2, #11
 8008784:	d917      	bls.n	80087b6 <_malloc_r+0xca>
 8008786:	1961      	adds	r1, r4, r5
 8008788:	42a3      	cmp	r3, r4
 800878a:	6025      	str	r5, [r4, #0]
 800878c:	bf18      	it	ne
 800878e:	6059      	strne	r1, [r3, #4]
 8008790:	6863      	ldr	r3, [r4, #4]
 8008792:	bf08      	it	eq
 8008794:	f8c8 1000 	streq.w	r1, [r8]
 8008798:	5162      	str	r2, [r4, r5]
 800879a:	604b      	str	r3, [r1, #4]
 800879c:	4638      	mov	r0, r7
 800879e:	f104 060b 	add.w	r6, r4, #11
 80087a2:	f000 f829 	bl	80087f8 <__malloc_unlock>
 80087a6:	f026 0607 	bic.w	r6, r6, #7
 80087aa:	1d23      	adds	r3, r4, #4
 80087ac:	1af2      	subs	r2, r6, r3
 80087ae:	d0ae      	beq.n	800870e <_malloc_r+0x22>
 80087b0:	1b9b      	subs	r3, r3, r6
 80087b2:	50a3      	str	r3, [r4, r2]
 80087b4:	e7ab      	b.n	800870e <_malloc_r+0x22>
 80087b6:	42a3      	cmp	r3, r4
 80087b8:	6862      	ldr	r2, [r4, #4]
 80087ba:	d1dd      	bne.n	8008778 <_malloc_r+0x8c>
 80087bc:	f8c8 2000 	str.w	r2, [r8]
 80087c0:	e7ec      	b.n	800879c <_malloc_r+0xb0>
 80087c2:	4623      	mov	r3, r4
 80087c4:	6864      	ldr	r4, [r4, #4]
 80087c6:	e7ac      	b.n	8008722 <_malloc_r+0x36>
 80087c8:	4634      	mov	r4, r6
 80087ca:	6876      	ldr	r6, [r6, #4]
 80087cc:	e7b4      	b.n	8008738 <_malloc_r+0x4c>
 80087ce:	4613      	mov	r3, r2
 80087d0:	e7cc      	b.n	800876c <_malloc_r+0x80>
 80087d2:	230c      	movs	r3, #12
 80087d4:	603b      	str	r3, [r7, #0]
 80087d6:	4638      	mov	r0, r7
 80087d8:	f000 f80e 	bl	80087f8 <__malloc_unlock>
 80087dc:	e797      	b.n	800870e <_malloc_r+0x22>
 80087de:	6025      	str	r5, [r4, #0]
 80087e0:	e7dc      	b.n	800879c <_malloc_r+0xb0>
 80087e2:	605b      	str	r3, [r3, #4]
 80087e4:	deff      	udf	#255	; 0xff
 80087e6:	bf00      	nop
 80087e8:	200004c8 	.word	0x200004c8

080087ec <__malloc_lock>:
 80087ec:	4801      	ldr	r0, [pc, #4]	; (80087f4 <__malloc_lock+0x8>)
 80087ee:	f7ff b88b 	b.w	8007908 <__retarget_lock_acquire_recursive>
 80087f2:	bf00      	nop
 80087f4:	200004c4 	.word	0x200004c4

080087f8 <__malloc_unlock>:
 80087f8:	4801      	ldr	r0, [pc, #4]	; (8008800 <__malloc_unlock+0x8>)
 80087fa:	f7ff b886 	b.w	800790a <__retarget_lock_release_recursive>
 80087fe:	bf00      	nop
 8008800:	200004c4 	.word	0x200004c4

08008804 <_Balloc>:
 8008804:	b570      	push	{r4, r5, r6, lr}
 8008806:	69c6      	ldr	r6, [r0, #28]
 8008808:	4604      	mov	r4, r0
 800880a:	460d      	mov	r5, r1
 800880c:	b976      	cbnz	r6, 800882c <_Balloc+0x28>
 800880e:	2010      	movs	r0, #16
 8008810:	f7ff ff44 	bl	800869c <malloc>
 8008814:	4602      	mov	r2, r0
 8008816:	61e0      	str	r0, [r4, #28]
 8008818:	b920      	cbnz	r0, 8008824 <_Balloc+0x20>
 800881a:	4b18      	ldr	r3, [pc, #96]	; (800887c <_Balloc+0x78>)
 800881c:	4818      	ldr	r0, [pc, #96]	; (8008880 <_Balloc+0x7c>)
 800881e:	216b      	movs	r1, #107	; 0x6b
 8008820:	f000 fe12 	bl	8009448 <__assert_func>
 8008824:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008828:	6006      	str	r6, [r0, #0]
 800882a:	60c6      	str	r6, [r0, #12]
 800882c:	69e6      	ldr	r6, [r4, #28]
 800882e:	68f3      	ldr	r3, [r6, #12]
 8008830:	b183      	cbz	r3, 8008854 <_Balloc+0x50>
 8008832:	69e3      	ldr	r3, [r4, #28]
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800883a:	b9b8      	cbnz	r0, 800886c <_Balloc+0x68>
 800883c:	2101      	movs	r1, #1
 800883e:	fa01 f605 	lsl.w	r6, r1, r5
 8008842:	1d72      	adds	r2, r6, #5
 8008844:	0092      	lsls	r2, r2, #2
 8008846:	4620      	mov	r0, r4
 8008848:	f000 fe1c 	bl	8009484 <_calloc_r>
 800884c:	b160      	cbz	r0, 8008868 <_Balloc+0x64>
 800884e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008852:	e00e      	b.n	8008872 <_Balloc+0x6e>
 8008854:	2221      	movs	r2, #33	; 0x21
 8008856:	2104      	movs	r1, #4
 8008858:	4620      	mov	r0, r4
 800885a:	f000 fe13 	bl	8009484 <_calloc_r>
 800885e:	69e3      	ldr	r3, [r4, #28]
 8008860:	60f0      	str	r0, [r6, #12]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d1e4      	bne.n	8008832 <_Balloc+0x2e>
 8008868:	2000      	movs	r0, #0
 800886a:	bd70      	pop	{r4, r5, r6, pc}
 800886c:	6802      	ldr	r2, [r0, #0]
 800886e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008872:	2300      	movs	r3, #0
 8008874:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008878:	e7f7      	b.n	800886a <_Balloc+0x66>
 800887a:	bf00      	nop
 800887c:	0800ac01 	.word	0x0800ac01
 8008880:	0800ac81 	.word	0x0800ac81

08008884 <_Bfree>:
 8008884:	b570      	push	{r4, r5, r6, lr}
 8008886:	69c6      	ldr	r6, [r0, #28]
 8008888:	4605      	mov	r5, r0
 800888a:	460c      	mov	r4, r1
 800888c:	b976      	cbnz	r6, 80088ac <_Bfree+0x28>
 800888e:	2010      	movs	r0, #16
 8008890:	f7ff ff04 	bl	800869c <malloc>
 8008894:	4602      	mov	r2, r0
 8008896:	61e8      	str	r0, [r5, #28]
 8008898:	b920      	cbnz	r0, 80088a4 <_Bfree+0x20>
 800889a:	4b09      	ldr	r3, [pc, #36]	; (80088c0 <_Bfree+0x3c>)
 800889c:	4809      	ldr	r0, [pc, #36]	; (80088c4 <_Bfree+0x40>)
 800889e:	218f      	movs	r1, #143	; 0x8f
 80088a0:	f000 fdd2 	bl	8009448 <__assert_func>
 80088a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088a8:	6006      	str	r6, [r0, #0]
 80088aa:	60c6      	str	r6, [r0, #12]
 80088ac:	b13c      	cbz	r4, 80088be <_Bfree+0x3a>
 80088ae:	69eb      	ldr	r3, [r5, #28]
 80088b0:	6862      	ldr	r2, [r4, #4]
 80088b2:	68db      	ldr	r3, [r3, #12]
 80088b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088b8:	6021      	str	r1, [r4, #0]
 80088ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088be:	bd70      	pop	{r4, r5, r6, pc}
 80088c0:	0800ac01 	.word	0x0800ac01
 80088c4:	0800ac81 	.word	0x0800ac81

080088c8 <__multadd>:
 80088c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088cc:	690d      	ldr	r5, [r1, #16]
 80088ce:	4607      	mov	r7, r0
 80088d0:	460c      	mov	r4, r1
 80088d2:	461e      	mov	r6, r3
 80088d4:	f101 0c14 	add.w	ip, r1, #20
 80088d8:	2000      	movs	r0, #0
 80088da:	f8dc 3000 	ldr.w	r3, [ip]
 80088de:	b299      	uxth	r1, r3
 80088e0:	fb02 6101 	mla	r1, r2, r1, r6
 80088e4:	0c1e      	lsrs	r6, r3, #16
 80088e6:	0c0b      	lsrs	r3, r1, #16
 80088e8:	fb02 3306 	mla	r3, r2, r6, r3
 80088ec:	b289      	uxth	r1, r1
 80088ee:	3001      	adds	r0, #1
 80088f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80088f4:	4285      	cmp	r5, r0
 80088f6:	f84c 1b04 	str.w	r1, [ip], #4
 80088fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80088fe:	dcec      	bgt.n	80088da <__multadd+0x12>
 8008900:	b30e      	cbz	r6, 8008946 <__multadd+0x7e>
 8008902:	68a3      	ldr	r3, [r4, #8]
 8008904:	42ab      	cmp	r3, r5
 8008906:	dc19      	bgt.n	800893c <__multadd+0x74>
 8008908:	6861      	ldr	r1, [r4, #4]
 800890a:	4638      	mov	r0, r7
 800890c:	3101      	adds	r1, #1
 800890e:	f7ff ff79 	bl	8008804 <_Balloc>
 8008912:	4680      	mov	r8, r0
 8008914:	b928      	cbnz	r0, 8008922 <__multadd+0x5a>
 8008916:	4602      	mov	r2, r0
 8008918:	4b0c      	ldr	r3, [pc, #48]	; (800894c <__multadd+0x84>)
 800891a:	480d      	ldr	r0, [pc, #52]	; (8008950 <__multadd+0x88>)
 800891c:	21ba      	movs	r1, #186	; 0xba
 800891e:	f000 fd93 	bl	8009448 <__assert_func>
 8008922:	6922      	ldr	r2, [r4, #16]
 8008924:	3202      	adds	r2, #2
 8008926:	f104 010c 	add.w	r1, r4, #12
 800892a:	0092      	lsls	r2, r2, #2
 800892c:	300c      	adds	r0, #12
 800892e:	f000 fd7d 	bl	800942c <memcpy>
 8008932:	4621      	mov	r1, r4
 8008934:	4638      	mov	r0, r7
 8008936:	f7ff ffa5 	bl	8008884 <_Bfree>
 800893a:	4644      	mov	r4, r8
 800893c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008940:	3501      	adds	r5, #1
 8008942:	615e      	str	r6, [r3, #20]
 8008944:	6125      	str	r5, [r4, #16]
 8008946:	4620      	mov	r0, r4
 8008948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800894c:	0800ac70 	.word	0x0800ac70
 8008950:	0800ac81 	.word	0x0800ac81

08008954 <__hi0bits>:
 8008954:	0c03      	lsrs	r3, r0, #16
 8008956:	041b      	lsls	r3, r3, #16
 8008958:	b9d3      	cbnz	r3, 8008990 <__hi0bits+0x3c>
 800895a:	0400      	lsls	r0, r0, #16
 800895c:	2310      	movs	r3, #16
 800895e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008962:	bf04      	itt	eq
 8008964:	0200      	lsleq	r0, r0, #8
 8008966:	3308      	addeq	r3, #8
 8008968:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800896c:	bf04      	itt	eq
 800896e:	0100      	lsleq	r0, r0, #4
 8008970:	3304      	addeq	r3, #4
 8008972:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008976:	bf04      	itt	eq
 8008978:	0080      	lsleq	r0, r0, #2
 800897a:	3302      	addeq	r3, #2
 800897c:	2800      	cmp	r0, #0
 800897e:	db05      	blt.n	800898c <__hi0bits+0x38>
 8008980:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008984:	f103 0301 	add.w	r3, r3, #1
 8008988:	bf08      	it	eq
 800898a:	2320      	moveq	r3, #32
 800898c:	4618      	mov	r0, r3
 800898e:	4770      	bx	lr
 8008990:	2300      	movs	r3, #0
 8008992:	e7e4      	b.n	800895e <__hi0bits+0xa>

08008994 <__lo0bits>:
 8008994:	6803      	ldr	r3, [r0, #0]
 8008996:	f013 0207 	ands.w	r2, r3, #7
 800899a:	d00c      	beq.n	80089b6 <__lo0bits+0x22>
 800899c:	07d9      	lsls	r1, r3, #31
 800899e:	d422      	bmi.n	80089e6 <__lo0bits+0x52>
 80089a0:	079a      	lsls	r2, r3, #30
 80089a2:	bf49      	itett	mi
 80089a4:	085b      	lsrmi	r3, r3, #1
 80089a6:	089b      	lsrpl	r3, r3, #2
 80089a8:	6003      	strmi	r3, [r0, #0]
 80089aa:	2201      	movmi	r2, #1
 80089ac:	bf5c      	itt	pl
 80089ae:	6003      	strpl	r3, [r0, #0]
 80089b0:	2202      	movpl	r2, #2
 80089b2:	4610      	mov	r0, r2
 80089b4:	4770      	bx	lr
 80089b6:	b299      	uxth	r1, r3
 80089b8:	b909      	cbnz	r1, 80089be <__lo0bits+0x2a>
 80089ba:	0c1b      	lsrs	r3, r3, #16
 80089bc:	2210      	movs	r2, #16
 80089be:	b2d9      	uxtb	r1, r3
 80089c0:	b909      	cbnz	r1, 80089c6 <__lo0bits+0x32>
 80089c2:	3208      	adds	r2, #8
 80089c4:	0a1b      	lsrs	r3, r3, #8
 80089c6:	0719      	lsls	r1, r3, #28
 80089c8:	bf04      	itt	eq
 80089ca:	091b      	lsreq	r3, r3, #4
 80089cc:	3204      	addeq	r2, #4
 80089ce:	0799      	lsls	r1, r3, #30
 80089d0:	bf04      	itt	eq
 80089d2:	089b      	lsreq	r3, r3, #2
 80089d4:	3202      	addeq	r2, #2
 80089d6:	07d9      	lsls	r1, r3, #31
 80089d8:	d403      	bmi.n	80089e2 <__lo0bits+0x4e>
 80089da:	085b      	lsrs	r3, r3, #1
 80089dc:	f102 0201 	add.w	r2, r2, #1
 80089e0:	d003      	beq.n	80089ea <__lo0bits+0x56>
 80089e2:	6003      	str	r3, [r0, #0]
 80089e4:	e7e5      	b.n	80089b2 <__lo0bits+0x1e>
 80089e6:	2200      	movs	r2, #0
 80089e8:	e7e3      	b.n	80089b2 <__lo0bits+0x1e>
 80089ea:	2220      	movs	r2, #32
 80089ec:	e7e1      	b.n	80089b2 <__lo0bits+0x1e>
	...

080089f0 <__i2b>:
 80089f0:	b510      	push	{r4, lr}
 80089f2:	460c      	mov	r4, r1
 80089f4:	2101      	movs	r1, #1
 80089f6:	f7ff ff05 	bl	8008804 <_Balloc>
 80089fa:	4602      	mov	r2, r0
 80089fc:	b928      	cbnz	r0, 8008a0a <__i2b+0x1a>
 80089fe:	4b05      	ldr	r3, [pc, #20]	; (8008a14 <__i2b+0x24>)
 8008a00:	4805      	ldr	r0, [pc, #20]	; (8008a18 <__i2b+0x28>)
 8008a02:	f240 1145 	movw	r1, #325	; 0x145
 8008a06:	f000 fd1f 	bl	8009448 <__assert_func>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	6144      	str	r4, [r0, #20]
 8008a0e:	6103      	str	r3, [r0, #16]
 8008a10:	bd10      	pop	{r4, pc}
 8008a12:	bf00      	nop
 8008a14:	0800ac70 	.word	0x0800ac70
 8008a18:	0800ac81 	.word	0x0800ac81

08008a1c <__multiply>:
 8008a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a20:	4691      	mov	r9, r2
 8008a22:	690a      	ldr	r2, [r1, #16]
 8008a24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	bfb8      	it	lt
 8008a2c:	460b      	movlt	r3, r1
 8008a2e:	460c      	mov	r4, r1
 8008a30:	bfbc      	itt	lt
 8008a32:	464c      	movlt	r4, r9
 8008a34:	4699      	movlt	r9, r3
 8008a36:	6927      	ldr	r7, [r4, #16]
 8008a38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a3c:	68a3      	ldr	r3, [r4, #8]
 8008a3e:	6861      	ldr	r1, [r4, #4]
 8008a40:	eb07 060a 	add.w	r6, r7, sl
 8008a44:	42b3      	cmp	r3, r6
 8008a46:	b085      	sub	sp, #20
 8008a48:	bfb8      	it	lt
 8008a4a:	3101      	addlt	r1, #1
 8008a4c:	f7ff feda 	bl	8008804 <_Balloc>
 8008a50:	b930      	cbnz	r0, 8008a60 <__multiply+0x44>
 8008a52:	4602      	mov	r2, r0
 8008a54:	4b44      	ldr	r3, [pc, #272]	; (8008b68 <__multiply+0x14c>)
 8008a56:	4845      	ldr	r0, [pc, #276]	; (8008b6c <__multiply+0x150>)
 8008a58:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008a5c:	f000 fcf4 	bl	8009448 <__assert_func>
 8008a60:	f100 0514 	add.w	r5, r0, #20
 8008a64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008a68:	462b      	mov	r3, r5
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	4543      	cmp	r3, r8
 8008a6e:	d321      	bcc.n	8008ab4 <__multiply+0x98>
 8008a70:	f104 0314 	add.w	r3, r4, #20
 8008a74:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008a78:	f109 0314 	add.w	r3, r9, #20
 8008a7c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008a80:	9202      	str	r2, [sp, #8]
 8008a82:	1b3a      	subs	r2, r7, r4
 8008a84:	3a15      	subs	r2, #21
 8008a86:	f022 0203 	bic.w	r2, r2, #3
 8008a8a:	3204      	adds	r2, #4
 8008a8c:	f104 0115 	add.w	r1, r4, #21
 8008a90:	428f      	cmp	r7, r1
 8008a92:	bf38      	it	cc
 8008a94:	2204      	movcc	r2, #4
 8008a96:	9201      	str	r2, [sp, #4]
 8008a98:	9a02      	ldr	r2, [sp, #8]
 8008a9a:	9303      	str	r3, [sp, #12]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d80c      	bhi.n	8008aba <__multiply+0x9e>
 8008aa0:	2e00      	cmp	r6, #0
 8008aa2:	dd03      	ble.n	8008aac <__multiply+0x90>
 8008aa4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d05b      	beq.n	8008b64 <__multiply+0x148>
 8008aac:	6106      	str	r6, [r0, #16]
 8008aae:	b005      	add	sp, #20
 8008ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ab4:	f843 2b04 	str.w	r2, [r3], #4
 8008ab8:	e7d8      	b.n	8008a6c <__multiply+0x50>
 8008aba:	f8b3 a000 	ldrh.w	sl, [r3]
 8008abe:	f1ba 0f00 	cmp.w	sl, #0
 8008ac2:	d024      	beq.n	8008b0e <__multiply+0xf2>
 8008ac4:	f104 0e14 	add.w	lr, r4, #20
 8008ac8:	46a9      	mov	r9, r5
 8008aca:	f04f 0c00 	mov.w	ip, #0
 8008ace:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008ad2:	f8d9 1000 	ldr.w	r1, [r9]
 8008ad6:	fa1f fb82 	uxth.w	fp, r2
 8008ada:	b289      	uxth	r1, r1
 8008adc:	fb0a 110b 	mla	r1, sl, fp, r1
 8008ae0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008ae4:	f8d9 2000 	ldr.w	r2, [r9]
 8008ae8:	4461      	add	r1, ip
 8008aea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008aee:	fb0a c20b 	mla	r2, sl, fp, ip
 8008af2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008af6:	b289      	uxth	r1, r1
 8008af8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008afc:	4577      	cmp	r7, lr
 8008afe:	f849 1b04 	str.w	r1, [r9], #4
 8008b02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008b06:	d8e2      	bhi.n	8008ace <__multiply+0xb2>
 8008b08:	9a01      	ldr	r2, [sp, #4]
 8008b0a:	f845 c002 	str.w	ip, [r5, r2]
 8008b0e:	9a03      	ldr	r2, [sp, #12]
 8008b10:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008b14:	3304      	adds	r3, #4
 8008b16:	f1b9 0f00 	cmp.w	r9, #0
 8008b1a:	d021      	beq.n	8008b60 <__multiply+0x144>
 8008b1c:	6829      	ldr	r1, [r5, #0]
 8008b1e:	f104 0c14 	add.w	ip, r4, #20
 8008b22:	46ae      	mov	lr, r5
 8008b24:	f04f 0a00 	mov.w	sl, #0
 8008b28:	f8bc b000 	ldrh.w	fp, [ip]
 8008b2c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008b30:	fb09 220b 	mla	r2, r9, fp, r2
 8008b34:	4452      	add	r2, sl
 8008b36:	b289      	uxth	r1, r1
 8008b38:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008b3c:	f84e 1b04 	str.w	r1, [lr], #4
 8008b40:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008b44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008b48:	f8be 1000 	ldrh.w	r1, [lr]
 8008b4c:	fb09 110a 	mla	r1, r9, sl, r1
 8008b50:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008b54:	4567      	cmp	r7, ip
 8008b56:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008b5a:	d8e5      	bhi.n	8008b28 <__multiply+0x10c>
 8008b5c:	9a01      	ldr	r2, [sp, #4]
 8008b5e:	50a9      	str	r1, [r5, r2]
 8008b60:	3504      	adds	r5, #4
 8008b62:	e799      	b.n	8008a98 <__multiply+0x7c>
 8008b64:	3e01      	subs	r6, #1
 8008b66:	e79b      	b.n	8008aa0 <__multiply+0x84>
 8008b68:	0800ac70 	.word	0x0800ac70
 8008b6c:	0800ac81 	.word	0x0800ac81

08008b70 <__pow5mult>:
 8008b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b74:	4615      	mov	r5, r2
 8008b76:	f012 0203 	ands.w	r2, r2, #3
 8008b7a:	4606      	mov	r6, r0
 8008b7c:	460f      	mov	r7, r1
 8008b7e:	d007      	beq.n	8008b90 <__pow5mult+0x20>
 8008b80:	4c25      	ldr	r4, [pc, #148]	; (8008c18 <__pow5mult+0xa8>)
 8008b82:	3a01      	subs	r2, #1
 8008b84:	2300      	movs	r3, #0
 8008b86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b8a:	f7ff fe9d 	bl	80088c8 <__multadd>
 8008b8e:	4607      	mov	r7, r0
 8008b90:	10ad      	asrs	r5, r5, #2
 8008b92:	d03d      	beq.n	8008c10 <__pow5mult+0xa0>
 8008b94:	69f4      	ldr	r4, [r6, #28]
 8008b96:	b97c      	cbnz	r4, 8008bb8 <__pow5mult+0x48>
 8008b98:	2010      	movs	r0, #16
 8008b9a:	f7ff fd7f 	bl	800869c <malloc>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	61f0      	str	r0, [r6, #28]
 8008ba2:	b928      	cbnz	r0, 8008bb0 <__pow5mult+0x40>
 8008ba4:	4b1d      	ldr	r3, [pc, #116]	; (8008c1c <__pow5mult+0xac>)
 8008ba6:	481e      	ldr	r0, [pc, #120]	; (8008c20 <__pow5mult+0xb0>)
 8008ba8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008bac:	f000 fc4c 	bl	8009448 <__assert_func>
 8008bb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bb4:	6004      	str	r4, [r0, #0]
 8008bb6:	60c4      	str	r4, [r0, #12]
 8008bb8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008bbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008bc0:	b94c      	cbnz	r4, 8008bd6 <__pow5mult+0x66>
 8008bc2:	f240 2171 	movw	r1, #625	; 0x271
 8008bc6:	4630      	mov	r0, r6
 8008bc8:	f7ff ff12 	bl	80089f0 <__i2b>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bd2:	4604      	mov	r4, r0
 8008bd4:	6003      	str	r3, [r0, #0]
 8008bd6:	f04f 0900 	mov.w	r9, #0
 8008bda:	07eb      	lsls	r3, r5, #31
 8008bdc:	d50a      	bpl.n	8008bf4 <__pow5mult+0x84>
 8008bde:	4639      	mov	r1, r7
 8008be0:	4622      	mov	r2, r4
 8008be2:	4630      	mov	r0, r6
 8008be4:	f7ff ff1a 	bl	8008a1c <__multiply>
 8008be8:	4639      	mov	r1, r7
 8008bea:	4680      	mov	r8, r0
 8008bec:	4630      	mov	r0, r6
 8008bee:	f7ff fe49 	bl	8008884 <_Bfree>
 8008bf2:	4647      	mov	r7, r8
 8008bf4:	106d      	asrs	r5, r5, #1
 8008bf6:	d00b      	beq.n	8008c10 <__pow5mult+0xa0>
 8008bf8:	6820      	ldr	r0, [r4, #0]
 8008bfa:	b938      	cbnz	r0, 8008c0c <__pow5mult+0x9c>
 8008bfc:	4622      	mov	r2, r4
 8008bfe:	4621      	mov	r1, r4
 8008c00:	4630      	mov	r0, r6
 8008c02:	f7ff ff0b 	bl	8008a1c <__multiply>
 8008c06:	6020      	str	r0, [r4, #0]
 8008c08:	f8c0 9000 	str.w	r9, [r0]
 8008c0c:	4604      	mov	r4, r0
 8008c0e:	e7e4      	b.n	8008bda <__pow5mult+0x6a>
 8008c10:	4638      	mov	r0, r7
 8008c12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c16:	bf00      	nop
 8008c18:	0800add0 	.word	0x0800add0
 8008c1c:	0800ac01 	.word	0x0800ac01
 8008c20:	0800ac81 	.word	0x0800ac81

08008c24 <__lshift>:
 8008c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c28:	460c      	mov	r4, r1
 8008c2a:	6849      	ldr	r1, [r1, #4]
 8008c2c:	6923      	ldr	r3, [r4, #16]
 8008c2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c32:	68a3      	ldr	r3, [r4, #8]
 8008c34:	4607      	mov	r7, r0
 8008c36:	4691      	mov	r9, r2
 8008c38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c3c:	f108 0601 	add.w	r6, r8, #1
 8008c40:	42b3      	cmp	r3, r6
 8008c42:	db0b      	blt.n	8008c5c <__lshift+0x38>
 8008c44:	4638      	mov	r0, r7
 8008c46:	f7ff fddd 	bl	8008804 <_Balloc>
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	b948      	cbnz	r0, 8008c62 <__lshift+0x3e>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	4b28      	ldr	r3, [pc, #160]	; (8008cf4 <__lshift+0xd0>)
 8008c52:	4829      	ldr	r0, [pc, #164]	; (8008cf8 <__lshift+0xd4>)
 8008c54:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008c58:	f000 fbf6 	bl	8009448 <__assert_func>
 8008c5c:	3101      	adds	r1, #1
 8008c5e:	005b      	lsls	r3, r3, #1
 8008c60:	e7ee      	b.n	8008c40 <__lshift+0x1c>
 8008c62:	2300      	movs	r3, #0
 8008c64:	f100 0114 	add.w	r1, r0, #20
 8008c68:	f100 0210 	add.w	r2, r0, #16
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	4553      	cmp	r3, sl
 8008c70:	db33      	blt.n	8008cda <__lshift+0xb6>
 8008c72:	6920      	ldr	r0, [r4, #16]
 8008c74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c78:	f104 0314 	add.w	r3, r4, #20
 8008c7c:	f019 091f 	ands.w	r9, r9, #31
 8008c80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c88:	d02b      	beq.n	8008ce2 <__lshift+0xbe>
 8008c8a:	f1c9 0e20 	rsb	lr, r9, #32
 8008c8e:	468a      	mov	sl, r1
 8008c90:	2200      	movs	r2, #0
 8008c92:	6818      	ldr	r0, [r3, #0]
 8008c94:	fa00 f009 	lsl.w	r0, r0, r9
 8008c98:	4310      	orrs	r0, r2
 8008c9a:	f84a 0b04 	str.w	r0, [sl], #4
 8008c9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ca2:	459c      	cmp	ip, r3
 8008ca4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ca8:	d8f3      	bhi.n	8008c92 <__lshift+0x6e>
 8008caa:	ebac 0304 	sub.w	r3, ip, r4
 8008cae:	3b15      	subs	r3, #21
 8008cb0:	f023 0303 	bic.w	r3, r3, #3
 8008cb4:	3304      	adds	r3, #4
 8008cb6:	f104 0015 	add.w	r0, r4, #21
 8008cba:	4584      	cmp	ip, r0
 8008cbc:	bf38      	it	cc
 8008cbe:	2304      	movcc	r3, #4
 8008cc0:	50ca      	str	r2, [r1, r3]
 8008cc2:	b10a      	cbz	r2, 8008cc8 <__lshift+0xa4>
 8008cc4:	f108 0602 	add.w	r6, r8, #2
 8008cc8:	3e01      	subs	r6, #1
 8008cca:	4638      	mov	r0, r7
 8008ccc:	612e      	str	r6, [r5, #16]
 8008cce:	4621      	mov	r1, r4
 8008cd0:	f7ff fdd8 	bl	8008884 <_Bfree>
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cda:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cde:	3301      	adds	r3, #1
 8008ce0:	e7c5      	b.n	8008c6e <__lshift+0x4a>
 8008ce2:	3904      	subs	r1, #4
 8008ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ce8:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cec:	459c      	cmp	ip, r3
 8008cee:	d8f9      	bhi.n	8008ce4 <__lshift+0xc0>
 8008cf0:	e7ea      	b.n	8008cc8 <__lshift+0xa4>
 8008cf2:	bf00      	nop
 8008cf4:	0800ac70 	.word	0x0800ac70
 8008cf8:	0800ac81 	.word	0x0800ac81

08008cfc <__mcmp>:
 8008cfc:	b530      	push	{r4, r5, lr}
 8008cfe:	6902      	ldr	r2, [r0, #16]
 8008d00:	690c      	ldr	r4, [r1, #16]
 8008d02:	1b12      	subs	r2, r2, r4
 8008d04:	d10e      	bne.n	8008d24 <__mcmp+0x28>
 8008d06:	f100 0314 	add.w	r3, r0, #20
 8008d0a:	3114      	adds	r1, #20
 8008d0c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008d10:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008d14:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008d18:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008d1c:	42a5      	cmp	r5, r4
 8008d1e:	d003      	beq.n	8008d28 <__mcmp+0x2c>
 8008d20:	d305      	bcc.n	8008d2e <__mcmp+0x32>
 8008d22:	2201      	movs	r2, #1
 8008d24:	4610      	mov	r0, r2
 8008d26:	bd30      	pop	{r4, r5, pc}
 8008d28:	4283      	cmp	r3, r0
 8008d2a:	d3f3      	bcc.n	8008d14 <__mcmp+0x18>
 8008d2c:	e7fa      	b.n	8008d24 <__mcmp+0x28>
 8008d2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d32:	e7f7      	b.n	8008d24 <__mcmp+0x28>

08008d34 <__mdiff>:
 8008d34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d38:	460c      	mov	r4, r1
 8008d3a:	4606      	mov	r6, r0
 8008d3c:	4611      	mov	r1, r2
 8008d3e:	4620      	mov	r0, r4
 8008d40:	4690      	mov	r8, r2
 8008d42:	f7ff ffdb 	bl	8008cfc <__mcmp>
 8008d46:	1e05      	subs	r5, r0, #0
 8008d48:	d110      	bne.n	8008d6c <__mdiff+0x38>
 8008d4a:	4629      	mov	r1, r5
 8008d4c:	4630      	mov	r0, r6
 8008d4e:	f7ff fd59 	bl	8008804 <_Balloc>
 8008d52:	b930      	cbnz	r0, 8008d62 <__mdiff+0x2e>
 8008d54:	4b3a      	ldr	r3, [pc, #232]	; (8008e40 <__mdiff+0x10c>)
 8008d56:	4602      	mov	r2, r0
 8008d58:	f240 2137 	movw	r1, #567	; 0x237
 8008d5c:	4839      	ldr	r0, [pc, #228]	; (8008e44 <__mdiff+0x110>)
 8008d5e:	f000 fb73 	bl	8009448 <__assert_func>
 8008d62:	2301      	movs	r3, #1
 8008d64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d6c:	bfa4      	itt	ge
 8008d6e:	4643      	movge	r3, r8
 8008d70:	46a0      	movge	r8, r4
 8008d72:	4630      	mov	r0, r6
 8008d74:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008d78:	bfa6      	itte	ge
 8008d7a:	461c      	movge	r4, r3
 8008d7c:	2500      	movge	r5, #0
 8008d7e:	2501      	movlt	r5, #1
 8008d80:	f7ff fd40 	bl	8008804 <_Balloc>
 8008d84:	b920      	cbnz	r0, 8008d90 <__mdiff+0x5c>
 8008d86:	4b2e      	ldr	r3, [pc, #184]	; (8008e40 <__mdiff+0x10c>)
 8008d88:	4602      	mov	r2, r0
 8008d8a:	f240 2145 	movw	r1, #581	; 0x245
 8008d8e:	e7e5      	b.n	8008d5c <__mdiff+0x28>
 8008d90:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008d94:	6926      	ldr	r6, [r4, #16]
 8008d96:	60c5      	str	r5, [r0, #12]
 8008d98:	f104 0914 	add.w	r9, r4, #20
 8008d9c:	f108 0514 	add.w	r5, r8, #20
 8008da0:	f100 0e14 	add.w	lr, r0, #20
 8008da4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008da8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008dac:	f108 0210 	add.w	r2, r8, #16
 8008db0:	46f2      	mov	sl, lr
 8008db2:	2100      	movs	r1, #0
 8008db4:	f859 3b04 	ldr.w	r3, [r9], #4
 8008db8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008dbc:	fa11 f88b 	uxtah	r8, r1, fp
 8008dc0:	b299      	uxth	r1, r3
 8008dc2:	0c1b      	lsrs	r3, r3, #16
 8008dc4:	eba8 0801 	sub.w	r8, r8, r1
 8008dc8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008dcc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008dd0:	fa1f f888 	uxth.w	r8, r8
 8008dd4:	1419      	asrs	r1, r3, #16
 8008dd6:	454e      	cmp	r6, r9
 8008dd8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008ddc:	f84a 3b04 	str.w	r3, [sl], #4
 8008de0:	d8e8      	bhi.n	8008db4 <__mdiff+0x80>
 8008de2:	1b33      	subs	r3, r6, r4
 8008de4:	3b15      	subs	r3, #21
 8008de6:	f023 0303 	bic.w	r3, r3, #3
 8008dea:	3304      	adds	r3, #4
 8008dec:	3415      	adds	r4, #21
 8008dee:	42a6      	cmp	r6, r4
 8008df0:	bf38      	it	cc
 8008df2:	2304      	movcc	r3, #4
 8008df4:	441d      	add	r5, r3
 8008df6:	4473      	add	r3, lr
 8008df8:	469e      	mov	lr, r3
 8008dfa:	462e      	mov	r6, r5
 8008dfc:	4566      	cmp	r6, ip
 8008dfe:	d30e      	bcc.n	8008e1e <__mdiff+0xea>
 8008e00:	f10c 0203 	add.w	r2, ip, #3
 8008e04:	1b52      	subs	r2, r2, r5
 8008e06:	f022 0203 	bic.w	r2, r2, #3
 8008e0a:	3d03      	subs	r5, #3
 8008e0c:	45ac      	cmp	ip, r5
 8008e0e:	bf38      	it	cc
 8008e10:	2200      	movcc	r2, #0
 8008e12:	4413      	add	r3, r2
 8008e14:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008e18:	b17a      	cbz	r2, 8008e3a <__mdiff+0x106>
 8008e1a:	6107      	str	r7, [r0, #16]
 8008e1c:	e7a4      	b.n	8008d68 <__mdiff+0x34>
 8008e1e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008e22:	fa11 f288 	uxtah	r2, r1, r8
 8008e26:	1414      	asrs	r4, r2, #16
 8008e28:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008e2c:	b292      	uxth	r2, r2
 8008e2e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008e32:	f84e 2b04 	str.w	r2, [lr], #4
 8008e36:	1421      	asrs	r1, r4, #16
 8008e38:	e7e0      	b.n	8008dfc <__mdiff+0xc8>
 8008e3a:	3f01      	subs	r7, #1
 8008e3c:	e7ea      	b.n	8008e14 <__mdiff+0xe0>
 8008e3e:	bf00      	nop
 8008e40:	0800ac70 	.word	0x0800ac70
 8008e44:	0800ac81 	.word	0x0800ac81

08008e48 <__d2b>:
 8008e48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e4c:	460f      	mov	r7, r1
 8008e4e:	2101      	movs	r1, #1
 8008e50:	ec59 8b10 	vmov	r8, r9, d0
 8008e54:	4616      	mov	r6, r2
 8008e56:	f7ff fcd5 	bl	8008804 <_Balloc>
 8008e5a:	4604      	mov	r4, r0
 8008e5c:	b930      	cbnz	r0, 8008e6c <__d2b+0x24>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	4b24      	ldr	r3, [pc, #144]	; (8008ef4 <__d2b+0xac>)
 8008e62:	4825      	ldr	r0, [pc, #148]	; (8008ef8 <__d2b+0xb0>)
 8008e64:	f240 310f 	movw	r1, #783	; 0x30f
 8008e68:	f000 faee 	bl	8009448 <__assert_func>
 8008e6c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e74:	bb2d      	cbnz	r5, 8008ec2 <__d2b+0x7a>
 8008e76:	9301      	str	r3, [sp, #4]
 8008e78:	f1b8 0300 	subs.w	r3, r8, #0
 8008e7c:	d026      	beq.n	8008ecc <__d2b+0x84>
 8008e7e:	4668      	mov	r0, sp
 8008e80:	9300      	str	r3, [sp, #0]
 8008e82:	f7ff fd87 	bl	8008994 <__lo0bits>
 8008e86:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008e8a:	b1e8      	cbz	r0, 8008ec8 <__d2b+0x80>
 8008e8c:	f1c0 0320 	rsb	r3, r0, #32
 8008e90:	fa02 f303 	lsl.w	r3, r2, r3
 8008e94:	430b      	orrs	r3, r1
 8008e96:	40c2      	lsrs	r2, r0
 8008e98:	6163      	str	r3, [r4, #20]
 8008e9a:	9201      	str	r2, [sp, #4]
 8008e9c:	9b01      	ldr	r3, [sp, #4]
 8008e9e:	61a3      	str	r3, [r4, #24]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	bf14      	ite	ne
 8008ea4:	2202      	movne	r2, #2
 8008ea6:	2201      	moveq	r2, #1
 8008ea8:	6122      	str	r2, [r4, #16]
 8008eaa:	b1bd      	cbz	r5, 8008edc <__d2b+0x94>
 8008eac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008eb0:	4405      	add	r5, r0
 8008eb2:	603d      	str	r5, [r7, #0]
 8008eb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008eb8:	6030      	str	r0, [r6, #0]
 8008eba:	4620      	mov	r0, r4
 8008ebc:	b003      	add	sp, #12
 8008ebe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ec2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ec6:	e7d6      	b.n	8008e76 <__d2b+0x2e>
 8008ec8:	6161      	str	r1, [r4, #20]
 8008eca:	e7e7      	b.n	8008e9c <__d2b+0x54>
 8008ecc:	a801      	add	r0, sp, #4
 8008ece:	f7ff fd61 	bl	8008994 <__lo0bits>
 8008ed2:	9b01      	ldr	r3, [sp, #4]
 8008ed4:	6163      	str	r3, [r4, #20]
 8008ed6:	3020      	adds	r0, #32
 8008ed8:	2201      	movs	r2, #1
 8008eda:	e7e5      	b.n	8008ea8 <__d2b+0x60>
 8008edc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ee0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ee4:	6038      	str	r0, [r7, #0]
 8008ee6:	6918      	ldr	r0, [r3, #16]
 8008ee8:	f7ff fd34 	bl	8008954 <__hi0bits>
 8008eec:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008ef0:	e7e2      	b.n	8008eb8 <__d2b+0x70>
 8008ef2:	bf00      	nop
 8008ef4:	0800ac70 	.word	0x0800ac70
 8008ef8:	0800ac81 	.word	0x0800ac81

08008efc <__sfputc_r>:
 8008efc:	6893      	ldr	r3, [r2, #8]
 8008efe:	3b01      	subs	r3, #1
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	b410      	push	{r4}
 8008f04:	6093      	str	r3, [r2, #8]
 8008f06:	da08      	bge.n	8008f1a <__sfputc_r+0x1e>
 8008f08:	6994      	ldr	r4, [r2, #24]
 8008f0a:	42a3      	cmp	r3, r4
 8008f0c:	db01      	blt.n	8008f12 <__sfputc_r+0x16>
 8008f0e:	290a      	cmp	r1, #10
 8008f10:	d103      	bne.n	8008f1a <__sfputc_r+0x1e>
 8008f12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f16:	f000 b9e3 	b.w	80092e0 <__swbuf_r>
 8008f1a:	6813      	ldr	r3, [r2, #0]
 8008f1c:	1c58      	adds	r0, r3, #1
 8008f1e:	6010      	str	r0, [r2, #0]
 8008f20:	7019      	strb	r1, [r3, #0]
 8008f22:	4608      	mov	r0, r1
 8008f24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f28:	4770      	bx	lr

08008f2a <__sfputs_r>:
 8008f2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2c:	4606      	mov	r6, r0
 8008f2e:	460f      	mov	r7, r1
 8008f30:	4614      	mov	r4, r2
 8008f32:	18d5      	adds	r5, r2, r3
 8008f34:	42ac      	cmp	r4, r5
 8008f36:	d101      	bne.n	8008f3c <__sfputs_r+0x12>
 8008f38:	2000      	movs	r0, #0
 8008f3a:	e007      	b.n	8008f4c <__sfputs_r+0x22>
 8008f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f40:	463a      	mov	r2, r7
 8008f42:	4630      	mov	r0, r6
 8008f44:	f7ff ffda 	bl	8008efc <__sfputc_r>
 8008f48:	1c43      	adds	r3, r0, #1
 8008f4a:	d1f3      	bne.n	8008f34 <__sfputs_r+0xa>
 8008f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f50 <_vfiprintf_r>:
 8008f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f54:	460d      	mov	r5, r1
 8008f56:	b09d      	sub	sp, #116	; 0x74
 8008f58:	4614      	mov	r4, r2
 8008f5a:	4698      	mov	r8, r3
 8008f5c:	4606      	mov	r6, r0
 8008f5e:	b118      	cbz	r0, 8008f68 <_vfiprintf_r+0x18>
 8008f60:	6a03      	ldr	r3, [r0, #32]
 8008f62:	b90b      	cbnz	r3, 8008f68 <_vfiprintf_r+0x18>
 8008f64:	f7fe fbc8 	bl	80076f8 <__sinit>
 8008f68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f6a:	07d9      	lsls	r1, r3, #31
 8008f6c:	d405      	bmi.n	8008f7a <_vfiprintf_r+0x2a>
 8008f6e:	89ab      	ldrh	r3, [r5, #12]
 8008f70:	059a      	lsls	r2, r3, #22
 8008f72:	d402      	bmi.n	8008f7a <_vfiprintf_r+0x2a>
 8008f74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f76:	f7fe fcc7 	bl	8007908 <__retarget_lock_acquire_recursive>
 8008f7a:	89ab      	ldrh	r3, [r5, #12]
 8008f7c:	071b      	lsls	r3, r3, #28
 8008f7e:	d501      	bpl.n	8008f84 <_vfiprintf_r+0x34>
 8008f80:	692b      	ldr	r3, [r5, #16]
 8008f82:	b99b      	cbnz	r3, 8008fac <_vfiprintf_r+0x5c>
 8008f84:	4629      	mov	r1, r5
 8008f86:	4630      	mov	r0, r6
 8008f88:	f000 f9e8 	bl	800935c <__swsetup_r>
 8008f8c:	b170      	cbz	r0, 8008fac <_vfiprintf_r+0x5c>
 8008f8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f90:	07dc      	lsls	r4, r3, #31
 8008f92:	d504      	bpl.n	8008f9e <_vfiprintf_r+0x4e>
 8008f94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f98:	b01d      	add	sp, #116	; 0x74
 8008f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9e:	89ab      	ldrh	r3, [r5, #12]
 8008fa0:	0598      	lsls	r0, r3, #22
 8008fa2:	d4f7      	bmi.n	8008f94 <_vfiprintf_r+0x44>
 8008fa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fa6:	f7fe fcb0 	bl	800790a <__retarget_lock_release_recursive>
 8008faa:	e7f3      	b.n	8008f94 <_vfiprintf_r+0x44>
 8008fac:	2300      	movs	r3, #0
 8008fae:	9309      	str	r3, [sp, #36]	; 0x24
 8008fb0:	2320      	movs	r3, #32
 8008fb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fba:	2330      	movs	r3, #48	; 0x30
 8008fbc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009170 <_vfiprintf_r+0x220>
 8008fc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fc4:	f04f 0901 	mov.w	r9, #1
 8008fc8:	4623      	mov	r3, r4
 8008fca:	469a      	mov	sl, r3
 8008fcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fd0:	b10a      	cbz	r2, 8008fd6 <_vfiprintf_r+0x86>
 8008fd2:	2a25      	cmp	r2, #37	; 0x25
 8008fd4:	d1f9      	bne.n	8008fca <_vfiprintf_r+0x7a>
 8008fd6:	ebba 0b04 	subs.w	fp, sl, r4
 8008fda:	d00b      	beq.n	8008ff4 <_vfiprintf_r+0xa4>
 8008fdc:	465b      	mov	r3, fp
 8008fde:	4622      	mov	r2, r4
 8008fe0:	4629      	mov	r1, r5
 8008fe2:	4630      	mov	r0, r6
 8008fe4:	f7ff ffa1 	bl	8008f2a <__sfputs_r>
 8008fe8:	3001      	adds	r0, #1
 8008fea:	f000 80a9 	beq.w	8009140 <_vfiprintf_r+0x1f0>
 8008fee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ff0:	445a      	add	r2, fp
 8008ff2:	9209      	str	r2, [sp, #36]	; 0x24
 8008ff4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f000 80a1 	beq.w	8009140 <_vfiprintf_r+0x1f0>
 8008ffe:	2300      	movs	r3, #0
 8009000:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009004:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009008:	f10a 0a01 	add.w	sl, sl, #1
 800900c:	9304      	str	r3, [sp, #16]
 800900e:	9307      	str	r3, [sp, #28]
 8009010:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009014:	931a      	str	r3, [sp, #104]	; 0x68
 8009016:	4654      	mov	r4, sl
 8009018:	2205      	movs	r2, #5
 800901a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800901e:	4854      	ldr	r0, [pc, #336]	; (8009170 <_vfiprintf_r+0x220>)
 8009020:	f7f7 f8d6 	bl	80001d0 <memchr>
 8009024:	9a04      	ldr	r2, [sp, #16]
 8009026:	b9d8      	cbnz	r0, 8009060 <_vfiprintf_r+0x110>
 8009028:	06d1      	lsls	r1, r2, #27
 800902a:	bf44      	itt	mi
 800902c:	2320      	movmi	r3, #32
 800902e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009032:	0713      	lsls	r3, r2, #28
 8009034:	bf44      	itt	mi
 8009036:	232b      	movmi	r3, #43	; 0x2b
 8009038:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800903c:	f89a 3000 	ldrb.w	r3, [sl]
 8009040:	2b2a      	cmp	r3, #42	; 0x2a
 8009042:	d015      	beq.n	8009070 <_vfiprintf_r+0x120>
 8009044:	9a07      	ldr	r2, [sp, #28]
 8009046:	4654      	mov	r4, sl
 8009048:	2000      	movs	r0, #0
 800904a:	f04f 0c0a 	mov.w	ip, #10
 800904e:	4621      	mov	r1, r4
 8009050:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009054:	3b30      	subs	r3, #48	; 0x30
 8009056:	2b09      	cmp	r3, #9
 8009058:	d94d      	bls.n	80090f6 <_vfiprintf_r+0x1a6>
 800905a:	b1b0      	cbz	r0, 800908a <_vfiprintf_r+0x13a>
 800905c:	9207      	str	r2, [sp, #28]
 800905e:	e014      	b.n	800908a <_vfiprintf_r+0x13a>
 8009060:	eba0 0308 	sub.w	r3, r0, r8
 8009064:	fa09 f303 	lsl.w	r3, r9, r3
 8009068:	4313      	orrs	r3, r2
 800906a:	9304      	str	r3, [sp, #16]
 800906c:	46a2      	mov	sl, r4
 800906e:	e7d2      	b.n	8009016 <_vfiprintf_r+0xc6>
 8009070:	9b03      	ldr	r3, [sp, #12]
 8009072:	1d19      	adds	r1, r3, #4
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	9103      	str	r1, [sp, #12]
 8009078:	2b00      	cmp	r3, #0
 800907a:	bfbb      	ittet	lt
 800907c:	425b      	neglt	r3, r3
 800907e:	f042 0202 	orrlt.w	r2, r2, #2
 8009082:	9307      	strge	r3, [sp, #28]
 8009084:	9307      	strlt	r3, [sp, #28]
 8009086:	bfb8      	it	lt
 8009088:	9204      	strlt	r2, [sp, #16]
 800908a:	7823      	ldrb	r3, [r4, #0]
 800908c:	2b2e      	cmp	r3, #46	; 0x2e
 800908e:	d10c      	bne.n	80090aa <_vfiprintf_r+0x15a>
 8009090:	7863      	ldrb	r3, [r4, #1]
 8009092:	2b2a      	cmp	r3, #42	; 0x2a
 8009094:	d134      	bne.n	8009100 <_vfiprintf_r+0x1b0>
 8009096:	9b03      	ldr	r3, [sp, #12]
 8009098:	1d1a      	adds	r2, r3, #4
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	9203      	str	r2, [sp, #12]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	bfb8      	it	lt
 80090a2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80090a6:	3402      	adds	r4, #2
 80090a8:	9305      	str	r3, [sp, #20]
 80090aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009180 <_vfiprintf_r+0x230>
 80090ae:	7821      	ldrb	r1, [r4, #0]
 80090b0:	2203      	movs	r2, #3
 80090b2:	4650      	mov	r0, sl
 80090b4:	f7f7 f88c 	bl	80001d0 <memchr>
 80090b8:	b138      	cbz	r0, 80090ca <_vfiprintf_r+0x17a>
 80090ba:	9b04      	ldr	r3, [sp, #16]
 80090bc:	eba0 000a 	sub.w	r0, r0, sl
 80090c0:	2240      	movs	r2, #64	; 0x40
 80090c2:	4082      	lsls	r2, r0
 80090c4:	4313      	orrs	r3, r2
 80090c6:	3401      	adds	r4, #1
 80090c8:	9304      	str	r3, [sp, #16]
 80090ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090ce:	4829      	ldr	r0, [pc, #164]	; (8009174 <_vfiprintf_r+0x224>)
 80090d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090d4:	2206      	movs	r2, #6
 80090d6:	f7f7 f87b 	bl	80001d0 <memchr>
 80090da:	2800      	cmp	r0, #0
 80090dc:	d03f      	beq.n	800915e <_vfiprintf_r+0x20e>
 80090de:	4b26      	ldr	r3, [pc, #152]	; (8009178 <_vfiprintf_r+0x228>)
 80090e0:	bb1b      	cbnz	r3, 800912a <_vfiprintf_r+0x1da>
 80090e2:	9b03      	ldr	r3, [sp, #12]
 80090e4:	3307      	adds	r3, #7
 80090e6:	f023 0307 	bic.w	r3, r3, #7
 80090ea:	3308      	adds	r3, #8
 80090ec:	9303      	str	r3, [sp, #12]
 80090ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090f0:	443b      	add	r3, r7
 80090f2:	9309      	str	r3, [sp, #36]	; 0x24
 80090f4:	e768      	b.n	8008fc8 <_vfiprintf_r+0x78>
 80090f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80090fa:	460c      	mov	r4, r1
 80090fc:	2001      	movs	r0, #1
 80090fe:	e7a6      	b.n	800904e <_vfiprintf_r+0xfe>
 8009100:	2300      	movs	r3, #0
 8009102:	3401      	adds	r4, #1
 8009104:	9305      	str	r3, [sp, #20]
 8009106:	4619      	mov	r1, r3
 8009108:	f04f 0c0a 	mov.w	ip, #10
 800910c:	4620      	mov	r0, r4
 800910e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009112:	3a30      	subs	r2, #48	; 0x30
 8009114:	2a09      	cmp	r2, #9
 8009116:	d903      	bls.n	8009120 <_vfiprintf_r+0x1d0>
 8009118:	2b00      	cmp	r3, #0
 800911a:	d0c6      	beq.n	80090aa <_vfiprintf_r+0x15a>
 800911c:	9105      	str	r1, [sp, #20]
 800911e:	e7c4      	b.n	80090aa <_vfiprintf_r+0x15a>
 8009120:	fb0c 2101 	mla	r1, ip, r1, r2
 8009124:	4604      	mov	r4, r0
 8009126:	2301      	movs	r3, #1
 8009128:	e7f0      	b.n	800910c <_vfiprintf_r+0x1bc>
 800912a:	ab03      	add	r3, sp, #12
 800912c:	9300      	str	r3, [sp, #0]
 800912e:	462a      	mov	r2, r5
 8009130:	4b12      	ldr	r3, [pc, #72]	; (800917c <_vfiprintf_r+0x22c>)
 8009132:	a904      	add	r1, sp, #16
 8009134:	4630      	mov	r0, r6
 8009136:	f7fd fe9f 	bl	8006e78 <_printf_float>
 800913a:	4607      	mov	r7, r0
 800913c:	1c78      	adds	r0, r7, #1
 800913e:	d1d6      	bne.n	80090ee <_vfiprintf_r+0x19e>
 8009140:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009142:	07d9      	lsls	r1, r3, #31
 8009144:	d405      	bmi.n	8009152 <_vfiprintf_r+0x202>
 8009146:	89ab      	ldrh	r3, [r5, #12]
 8009148:	059a      	lsls	r2, r3, #22
 800914a:	d402      	bmi.n	8009152 <_vfiprintf_r+0x202>
 800914c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800914e:	f7fe fbdc 	bl	800790a <__retarget_lock_release_recursive>
 8009152:	89ab      	ldrh	r3, [r5, #12]
 8009154:	065b      	lsls	r3, r3, #25
 8009156:	f53f af1d 	bmi.w	8008f94 <_vfiprintf_r+0x44>
 800915a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800915c:	e71c      	b.n	8008f98 <_vfiprintf_r+0x48>
 800915e:	ab03      	add	r3, sp, #12
 8009160:	9300      	str	r3, [sp, #0]
 8009162:	462a      	mov	r2, r5
 8009164:	4b05      	ldr	r3, [pc, #20]	; (800917c <_vfiprintf_r+0x22c>)
 8009166:	a904      	add	r1, sp, #16
 8009168:	4630      	mov	r0, r6
 800916a:	f7fe f929 	bl	80073c0 <_printf_i>
 800916e:	e7e4      	b.n	800913a <_vfiprintf_r+0x1ea>
 8009170:	0800addc 	.word	0x0800addc
 8009174:	0800ade6 	.word	0x0800ade6
 8009178:	08006e79 	.word	0x08006e79
 800917c:	08008f2b 	.word	0x08008f2b
 8009180:	0800ade2 	.word	0x0800ade2

08009184 <__sflush_r>:
 8009184:	898a      	ldrh	r2, [r1, #12]
 8009186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800918a:	4605      	mov	r5, r0
 800918c:	0710      	lsls	r0, r2, #28
 800918e:	460c      	mov	r4, r1
 8009190:	d458      	bmi.n	8009244 <__sflush_r+0xc0>
 8009192:	684b      	ldr	r3, [r1, #4]
 8009194:	2b00      	cmp	r3, #0
 8009196:	dc05      	bgt.n	80091a4 <__sflush_r+0x20>
 8009198:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800919a:	2b00      	cmp	r3, #0
 800919c:	dc02      	bgt.n	80091a4 <__sflush_r+0x20>
 800919e:	2000      	movs	r0, #0
 80091a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091a6:	2e00      	cmp	r6, #0
 80091a8:	d0f9      	beq.n	800919e <__sflush_r+0x1a>
 80091aa:	2300      	movs	r3, #0
 80091ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80091b0:	682f      	ldr	r7, [r5, #0]
 80091b2:	6a21      	ldr	r1, [r4, #32]
 80091b4:	602b      	str	r3, [r5, #0]
 80091b6:	d032      	beq.n	800921e <__sflush_r+0x9a>
 80091b8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091ba:	89a3      	ldrh	r3, [r4, #12]
 80091bc:	075a      	lsls	r2, r3, #29
 80091be:	d505      	bpl.n	80091cc <__sflush_r+0x48>
 80091c0:	6863      	ldr	r3, [r4, #4]
 80091c2:	1ac0      	subs	r0, r0, r3
 80091c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091c6:	b10b      	cbz	r3, 80091cc <__sflush_r+0x48>
 80091c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091ca:	1ac0      	subs	r0, r0, r3
 80091cc:	2300      	movs	r3, #0
 80091ce:	4602      	mov	r2, r0
 80091d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091d2:	6a21      	ldr	r1, [r4, #32]
 80091d4:	4628      	mov	r0, r5
 80091d6:	47b0      	blx	r6
 80091d8:	1c43      	adds	r3, r0, #1
 80091da:	89a3      	ldrh	r3, [r4, #12]
 80091dc:	d106      	bne.n	80091ec <__sflush_r+0x68>
 80091de:	6829      	ldr	r1, [r5, #0]
 80091e0:	291d      	cmp	r1, #29
 80091e2:	d82b      	bhi.n	800923c <__sflush_r+0xb8>
 80091e4:	4a29      	ldr	r2, [pc, #164]	; (800928c <__sflush_r+0x108>)
 80091e6:	410a      	asrs	r2, r1
 80091e8:	07d6      	lsls	r6, r2, #31
 80091ea:	d427      	bmi.n	800923c <__sflush_r+0xb8>
 80091ec:	2200      	movs	r2, #0
 80091ee:	6062      	str	r2, [r4, #4]
 80091f0:	04d9      	lsls	r1, r3, #19
 80091f2:	6922      	ldr	r2, [r4, #16]
 80091f4:	6022      	str	r2, [r4, #0]
 80091f6:	d504      	bpl.n	8009202 <__sflush_r+0x7e>
 80091f8:	1c42      	adds	r2, r0, #1
 80091fa:	d101      	bne.n	8009200 <__sflush_r+0x7c>
 80091fc:	682b      	ldr	r3, [r5, #0]
 80091fe:	b903      	cbnz	r3, 8009202 <__sflush_r+0x7e>
 8009200:	6560      	str	r0, [r4, #84]	; 0x54
 8009202:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009204:	602f      	str	r7, [r5, #0]
 8009206:	2900      	cmp	r1, #0
 8009208:	d0c9      	beq.n	800919e <__sflush_r+0x1a>
 800920a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800920e:	4299      	cmp	r1, r3
 8009210:	d002      	beq.n	8009218 <__sflush_r+0x94>
 8009212:	4628      	mov	r0, r5
 8009214:	f7ff f9f6 	bl	8008604 <_free_r>
 8009218:	2000      	movs	r0, #0
 800921a:	6360      	str	r0, [r4, #52]	; 0x34
 800921c:	e7c0      	b.n	80091a0 <__sflush_r+0x1c>
 800921e:	2301      	movs	r3, #1
 8009220:	4628      	mov	r0, r5
 8009222:	47b0      	blx	r6
 8009224:	1c41      	adds	r1, r0, #1
 8009226:	d1c8      	bne.n	80091ba <__sflush_r+0x36>
 8009228:	682b      	ldr	r3, [r5, #0]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d0c5      	beq.n	80091ba <__sflush_r+0x36>
 800922e:	2b1d      	cmp	r3, #29
 8009230:	d001      	beq.n	8009236 <__sflush_r+0xb2>
 8009232:	2b16      	cmp	r3, #22
 8009234:	d101      	bne.n	800923a <__sflush_r+0xb6>
 8009236:	602f      	str	r7, [r5, #0]
 8009238:	e7b1      	b.n	800919e <__sflush_r+0x1a>
 800923a:	89a3      	ldrh	r3, [r4, #12]
 800923c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009240:	81a3      	strh	r3, [r4, #12]
 8009242:	e7ad      	b.n	80091a0 <__sflush_r+0x1c>
 8009244:	690f      	ldr	r7, [r1, #16]
 8009246:	2f00      	cmp	r7, #0
 8009248:	d0a9      	beq.n	800919e <__sflush_r+0x1a>
 800924a:	0793      	lsls	r3, r2, #30
 800924c:	680e      	ldr	r6, [r1, #0]
 800924e:	bf08      	it	eq
 8009250:	694b      	ldreq	r3, [r1, #20]
 8009252:	600f      	str	r7, [r1, #0]
 8009254:	bf18      	it	ne
 8009256:	2300      	movne	r3, #0
 8009258:	eba6 0807 	sub.w	r8, r6, r7
 800925c:	608b      	str	r3, [r1, #8]
 800925e:	f1b8 0f00 	cmp.w	r8, #0
 8009262:	dd9c      	ble.n	800919e <__sflush_r+0x1a>
 8009264:	6a21      	ldr	r1, [r4, #32]
 8009266:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009268:	4643      	mov	r3, r8
 800926a:	463a      	mov	r2, r7
 800926c:	4628      	mov	r0, r5
 800926e:	47b0      	blx	r6
 8009270:	2800      	cmp	r0, #0
 8009272:	dc06      	bgt.n	8009282 <__sflush_r+0xfe>
 8009274:	89a3      	ldrh	r3, [r4, #12]
 8009276:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800927a:	81a3      	strh	r3, [r4, #12]
 800927c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009280:	e78e      	b.n	80091a0 <__sflush_r+0x1c>
 8009282:	4407      	add	r7, r0
 8009284:	eba8 0800 	sub.w	r8, r8, r0
 8009288:	e7e9      	b.n	800925e <__sflush_r+0xda>
 800928a:	bf00      	nop
 800928c:	dfbffffe 	.word	0xdfbffffe

08009290 <_fflush_r>:
 8009290:	b538      	push	{r3, r4, r5, lr}
 8009292:	690b      	ldr	r3, [r1, #16]
 8009294:	4605      	mov	r5, r0
 8009296:	460c      	mov	r4, r1
 8009298:	b913      	cbnz	r3, 80092a0 <_fflush_r+0x10>
 800929a:	2500      	movs	r5, #0
 800929c:	4628      	mov	r0, r5
 800929e:	bd38      	pop	{r3, r4, r5, pc}
 80092a0:	b118      	cbz	r0, 80092aa <_fflush_r+0x1a>
 80092a2:	6a03      	ldr	r3, [r0, #32]
 80092a4:	b90b      	cbnz	r3, 80092aa <_fflush_r+0x1a>
 80092a6:	f7fe fa27 	bl	80076f8 <__sinit>
 80092aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d0f3      	beq.n	800929a <_fflush_r+0xa>
 80092b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80092b4:	07d0      	lsls	r0, r2, #31
 80092b6:	d404      	bmi.n	80092c2 <_fflush_r+0x32>
 80092b8:	0599      	lsls	r1, r3, #22
 80092ba:	d402      	bmi.n	80092c2 <_fflush_r+0x32>
 80092bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092be:	f7fe fb23 	bl	8007908 <__retarget_lock_acquire_recursive>
 80092c2:	4628      	mov	r0, r5
 80092c4:	4621      	mov	r1, r4
 80092c6:	f7ff ff5d 	bl	8009184 <__sflush_r>
 80092ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092cc:	07da      	lsls	r2, r3, #31
 80092ce:	4605      	mov	r5, r0
 80092d0:	d4e4      	bmi.n	800929c <_fflush_r+0xc>
 80092d2:	89a3      	ldrh	r3, [r4, #12]
 80092d4:	059b      	lsls	r3, r3, #22
 80092d6:	d4e1      	bmi.n	800929c <_fflush_r+0xc>
 80092d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092da:	f7fe fb16 	bl	800790a <__retarget_lock_release_recursive>
 80092de:	e7dd      	b.n	800929c <_fflush_r+0xc>

080092e0 <__swbuf_r>:
 80092e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092e2:	460e      	mov	r6, r1
 80092e4:	4614      	mov	r4, r2
 80092e6:	4605      	mov	r5, r0
 80092e8:	b118      	cbz	r0, 80092f2 <__swbuf_r+0x12>
 80092ea:	6a03      	ldr	r3, [r0, #32]
 80092ec:	b90b      	cbnz	r3, 80092f2 <__swbuf_r+0x12>
 80092ee:	f7fe fa03 	bl	80076f8 <__sinit>
 80092f2:	69a3      	ldr	r3, [r4, #24]
 80092f4:	60a3      	str	r3, [r4, #8]
 80092f6:	89a3      	ldrh	r3, [r4, #12]
 80092f8:	071a      	lsls	r2, r3, #28
 80092fa:	d525      	bpl.n	8009348 <__swbuf_r+0x68>
 80092fc:	6923      	ldr	r3, [r4, #16]
 80092fe:	b31b      	cbz	r3, 8009348 <__swbuf_r+0x68>
 8009300:	6823      	ldr	r3, [r4, #0]
 8009302:	6922      	ldr	r2, [r4, #16]
 8009304:	1a98      	subs	r0, r3, r2
 8009306:	6963      	ldr	r3, [r4, #20]
 8009308:	b2f6      	uxtb	r6, r6
 800930a:	4283      	cmp	r3, r0
 800930c:	4637      	mov	r7, r6
 800930e:	dc04      	bgt.n	800931a <__swbuf_r+0x3a>
 8009310:	4621      	mov	r1, r4
 8009312:	4628      	mov	r0, r5
 8009314:	f7ff ffbc 	bl	8009290 <_fflush_r>
 8009318:	b9e0      	cbnz	r0, 8009354 <__swbuf_r+0x74>
 800931a:	68a3      	ldr	r3, [r4, #8]
 800931c:	3b01      	subs	r3, #1
 800931e:	60a3      	str	r3, [r4, #8]
 8009320:	6823      	ldr	r3, [r4, #0]
 8009322:	1c5a      	adds	r2, r3, #1
 8009324:	6022      	str	r2, [r4, #0]
 8009326:	701e      	strb	r6, [r3, #0]
 8009328:	6962      	ldr	r2, [r4, #20]
 800932a:	1c43      	adds	r3, r0, #1
 800932c:	429a      	cmp	r2, r3
 800932e:	d004      	beq.n	800933a <__swbuf_r+0x5a>
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	07db      	lsls	r3, r3, #31
 8009334:	d506      	bpl.n	8009344 <__swbuf_r+0x64>
 8009336:	2e0a      	cmp	r6, #10
 8009338:	d104      	bne.n	8009344 <__swbuf_r+0x64>
 800933a:	4621      	mov	r1, r4
 800933c:	4628      	mov	r0, r5
 800933e:	f7ff ffa7 	bl	8009290 <_fflush_r>
 8009342:	b938      	cbnz	r0, 8009354 <__swbuf_r+0x74>
 8009344:	4638      	mov	r0, r7
 8009346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009348:	4621      	mov	r1, r4
 800934a:	4628      	mov	r0, r5
 800934c:	f000 f806 	bl	800935c <__swsetup_r>
 8009350:	2800      	cmp	r0, #0
 8009352:	d0d5      	beq.n	8009300 <__swbuf_r+0x20>
 8009354:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009358:	e7f4      	b.n	8009344 <__swbuf_r+0x64>
	...

0800935c <__swsetup_r>:
 800935c:	b538      	push	{r3, r4, r5, lr}
 800935e:	4b2a      	ldr	r3, [pc, #168]	; (8009408 <__swsetup_r+0xac>)
 8009360:	4605      	mov	r5, r0
 8009362:	6818      	ldr	r0, [r3, #0]
 8009364:	460c      	mov	r4, r1
 8009366:	b118      	cbz	r0, 8009370 <__swsetup_r+0x14>
 8009368:	6a03      	ldr	r3, [r0, #32]
 800936a:	b90b      	cbnz	r3, 8009370 <__swsetup_r+0x14>
 800936c:	f7fe f9c4 	bl	80076f8 <__sinit>
 8009370:	89a3      	ldrh	r3, [r4, #12]
 8009372:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009376:	0718      	lsls	r0, r3, #28
 8009378:	d422      	bmi.n	80093c0 <__swsetup_r+0x64>
 800937a:	06d9      	lsls	r1, r3, #27
 800937c:	d407      	bmi.n	800938e <__swsetup_r+0x32>
 800937e:	2309      	movs	r3, #9
 8009380:	602b      	str	r3, [r5, #0]
 8009382:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009386:	81a3      	strh	r3, [r4, #12]
 8009388:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800938c:	e034      	b.n	80093f8 <__swsetup_r+0x9c>
 800938e:	0758      	lsls	r0, r3, #29
 8009390:	d512      	bpl.n	80093b8 <__swsetup_r+0x5c>
 8009392:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009394:	b141      	cbz	r1, 80093a8 <__swsetup_r+0x4c>
 8009396:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800939a:	4299      	cmp	r1, r3
 800939c:	d002      	beq.n	80093a4 <__swsetup_r+0x48>
 800939e:	4628      	mov	r0, r5
 80093a0:	f7ff f930 	bl	8008604 <_free_r>
 80093a4:	2300      	movs	r3, #0
 80093a6:	6363      	str	r3, [r4, #52]	; 0x34
 80093a8:	89a3      	ldrh	r3, [r4, #12]
 80093aa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093ae:	81a3      	strh	r3, [r4, #12]
 80093b0:	2300      	movs	r3, #0
 80093b2:	6063      	str	r3, [r4, #4]
 80093b4:	6923      	ldr	r3, [r4, #16]
 80093b6:	6023      	str	r3, [r4, #0]
 80093b8:	89a3      	ldrh	r3, [r4, #12]
 80093ba:	f043 0308 	orr.w	r3, r3, #8
 80093be:	81a3      	strh	r3, [r4, #12]
 80093c0:	6923      	ldr	r3, [r4, #16]
 80093c2:	b94b      	cbnz	r3, 80093d8 <__swsetup_r+0x7c>
 80093c4:	89a3      	ldrh	r3, [r4, #12]
 80093c6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80093ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093ce:	d003      	beq.n	80093d8 <__swsetup_r+0x7c>
 80093d0:	4621      	mov	r1, r4
 80093d2:	4628      	mov	r0, r5
 80093d4:	f000 f8c4 	bl	8009560 <__smakebuf_r>
 80093d8:	89a0      	ldrh	r0, [r4, #12]
 80093da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093de:	f010 0301 	ands.w	r3, r0, #1
 80093e2:	d00a      	beq.n	80093fa <__swsetup_r+0x9e>
 80093e4:	2300      	movs	r3, #0
 80093e6:	60a3      	str	r3, [r4, #8]
 80093e8:	6963      	ldr	r3, [r4, #20]
 80093ea:	425b      	negs	r3, r3
 80093ec:	61a3      	str	r3, [r4, #24]
 80093ee:	6923      	ldr	r3, [r4, #16]
 80093f0:	b943      	cbnz	r3, 8009404 <__swsetup_r+0xa8>
 80093f2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80093f6:	d1c4      	bne.n	8009382 <__swsetup_r+0x26>
 80093f8:	bd38      	pop	{r3, r4, r5, pc}
 80093fa:	0781      	lsls	r1, r0, #30
 80093fc:	bf58      	it	pl
 80093fe:	6963      	ldrpl	r3, [r4, #20]
 8009400:	60a3      	str	r3, [r4, #8]
 8009402:	e7f4      	b.n	80093ee <__swsetup_r+0x92>
 8009404:	2000      	movs	r0, #0
 8009406:	e7f7      	b.n	80093f8 <__swsetup_r+0x9c>
 8009408:	20000064 	.word	0x20000064

0800940c <_sbrk_r>:
 800940c:	b538      	push	{r3, r4, r5, lr}
 800940e:	4d06      	ldr	r5, [pc, #24]	; (8009428 <_sbrk_r+0x1c>)
 8009410:	2300      	movs	r3, #0
 8009412:	4604      	mov	r4, r0
 8009414:	4608      	mov	r0, r1
 8009416:	602b      	str	r3, [r5, #0]
 8009418:	f7f8 fbce 	bl	8001bb8 <_sbrk>
 800941c:	1c43      	adds	r3, r0, #1
 800941e:	d102      	bne.n	8009426 <_sbrk_r+0x1a>
 8009420:	682b      	ldr	r3, [r5, #0]
 8009422:	b103      	cbz	r3, 8009426 <_sbrk_r+0x1a>
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	bd38      	pop	{r3, r4, r5, pc}
 8009428:	200004c0 	.word	0x200004c0

0800942c <memcpy>:
 800942c:	440a      	add	r2, r1
 800942e:	4291      	cmp	r1, r2
 8009430:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009434:	d100      	bne.n	8009438 <memcpy+0xc>
 8009436:	4770      	bx	lr
 8009438:	b510      	push	{r4, lr}
 800943a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800943e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009442:	4291      	cmp	r1, r2
 8009444:	d1f9      	bne.n	800943a <memcpy+0xe>
 8009446:	bd10      	pop	{r4, pc}

08009448 <__assert_func>:
 8009448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800944a:	4614      	mov	r4, r2
 800944c:	461a      	mov	r2, r3
 800944e:	4b09      	ldr	r3, [pc, #36]	; (8009474 <__assert_func+0x2c>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4605      	mov	r5, r0
 8009454:	68d8      	ldr	r0, [r3, #12]
 8009456:	b14c      	cbz	r4, 800946c <__assert_func+0x24>
 8009458:	4b07      	ldr	r3, [pc, #28]	; (8009478 <__assert_func+0x30>)
 800945a:	9100      	str	r1, [sp, #0]
 800945c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009460:	4906      	ldr	r1, [pc, #24]	; (800947c <__assert_func+0x34>)
 8009462:	462b      	mov	r3, r5
 8009464:	f000 f844 	bl	80094f0 <fiprintf>
 8009468:	f000 f8d8 	bl	800961c <abort>
 800946c:	4b04      	ldr	r3, [pc, #16]	; (8009480 <__assert_func+0x38>)
 800946e:	461c      	mov	r4, r3
 8009470:	e7f3      	b.n	800945a <__assert_func+0x12>
 8009472:	bf00      	nop
 8009474:	20000064 	.word	0x20000064
 8009478:	0800adf7 	.word	0x0800adf7
 800947c:	0800ae04 	.word	0x0800ae04
 8009480:	0800ae32 	.word	0x0800ae32

08009484 <_calloc_r>:
 8009484:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009486:	fba1 2402 	umull	r2, r4, r1, r2
 800948a:	b94c      	cbnz	r4, 80094a0 <_calloc_r+0x1c>
 800948c:	4611      	mov	r1, r2
 800948e:	9201      	str	r2, [sp, #4]
 8009490:	f7ff f92c 	bl	80086ec <_malloc_r>
 8009494:	9a01      	ldr	r2, [sp, #4]
 8009496:	4605      	mov	r5, r0
 8009498:	b930      	cbnz	r0, 80094a8 <_calloc_r+0x24>
 800949a:	4628      	mov	r0, r5
 800949c:	b003      	add	sp, #12
 800949e:	bd30      	pop	{r4, r5, pc}
 80094a0:	220c      	movs	r2, #12
 80094a2:	6002      	str	r2, [r0, #0]
 80094a4:	2500      	movs	r5, #0
 80094a6:	e7f8      	b.n	800949a <_calloc_r+0x16>
 80094a8:	4621      	mov	r1, r4
 80094aa:	f7fe f9b0 	bl	800780e <memset>
 80094ae:	e7f4      	b.n	800949a <_calloc_r+0x16>

080094b0 <__ascii_mbtowc>:
 80094b0:	b082      	sub	sp, #8
 80094b2:	b901      	cbnz	r1, 80094b6 <__ascii_mbtowc+0x6>
 80094b4:	a901      	add	r1, sp, #4
 80094b6:	b142      	cbz	r2, 80094ca <__ascii_mbtowc+0x1a>
 80094b8:	b14b      	cbz	r3, 80094ce <__ascii_mbtowc+0x1e>
 80094ba:	7813      	ldrb	r3, [r2, #0]
 80094bc:	600b      	str	r3, [r1, #0]
 80094be:	7812      	ldrb	r2, [r2, #0]
 80094c0:	1e10      	subs	r0, r2, #0
 80094c2:	bf18      	it	ne
 80094c4:	2001      	movne	r0, #1
 80094c6:	b002      	add	sp, #8
 80094c8:	4770      	bx	lr
 80094ca:	4610      	mov	r0, r2
 80094cc:	e7fb      	b.n	80094c6 <__ascii_mbtowc+0x16>
 80094ce:	f06f 0001 	mvn.w	r0, #1
 80094d2:	e7f8      	b.n	80094c6 <__ascii_mbtowc+0x16>

080094d4 <__ascii_wctomb>:
 80094d4:	b149      	cbz	r1, 80094ea <__ascii_wctomb+0x16>
 80094d6:	2aff      	cmp	r2, #255	; 0xff
 80094d8:	bf85      	ittet	hi
 80094da:	238a      	movhi	r3, #138	; 0x8a
 80094dc:	6003      	strhi	r3, [r0, #0]
 80094de:	700a      	strbls	r2, [r1, #0]
 80094e0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80094e4:	bf98      	it	ls
 80094e6:	2001      	movls	r0, #1
 80094e8:	4770      	bx	lr
 80094ea:	4608      	mov	r0, r1
 80094ec:	4770      	bx	lr
	...

080094f0 <fiprintf>:
 80094f0:	b40e      	push	{r1, r2, r3}
 80094f2:	b503      	push	{r0, r1, lr}
 80094f4:	4601      	mov	r1, r0
 80094f6:	ab03      	add	r3, sp, #12
 80094f8:	4805      	ldr	r0, [pc, #20]	; (8009510 <fiprintf+0x20>)
 80094fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80094fe:	6800      	ldr	r0, [r0, #0]
 8009500:	9301      	str	r3, [sp, #4]
 8009502:	f7ff fd25 	bl	8008f50 <_vfiprintf_r>
 8009506:	b002      	add	sp, #8
 8009508:	f85d eb04 	ldr.w	lr, [sp], #4
 800950c:	b003      	add	sp, #12
 800950e:	4770      	bx	lr
 8009510:	20000064 	.word	0x20000064

08009514 <__swhatbuf_r>:
 8009514:	b570      	push	{r4, r5, r6, lr}
 8009516:	460c      	mov	r4, r1
 8009518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800951c:	2900      	cmp	r1, #0
 800951e:	b096      	sub	sp, #88	; 0x58
 8009520:	4615      	mov	r5, r2
 8009522:	461e      	mov	r6, r3
 8009524:	da0d      	bge.n	8009542 <__swhatbuf_r+0x2e>
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	f013 0f80 	tst.w	r3, #128	; 0x80
 800952c:	f04f 0100 	mov.w	r1, #0
 8009530:	bf0c      	ite	eq
 8009532:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009536:	2340      	movne	r3, #64	; 0x40
 8009538:	2000      	movs	r0, #0
 800953a:	6031      	str	r1, [r6, #0]
 800953c:	602b      	str	r3, [r5, #0]
 800953e:	b016      	add	sp, #88	; 0x58
 8009540:	bd70      	pop	{r4, r5, r6, pc}
 8009542:	466a      	mov	r2, sp
 8009544:	f000 f848 	bl	80095d8 <_fstat_r>
 8009548:	2800      	cmp	r0, #0
 800954a:	dbec      	blt.n	8009526 <__swhatbuf_r+0x12>
 800954c:	9901      	ldr	r1, [sp, #4]
 800954e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009552:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009556:	4259      	negs	r1, r3
 8009558:	4159      	adcs	r1, r3
 800955a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800955e:	e7eb      	b.n	8009538 <__swhatbuf_r+0x24>

08009560 <__smakebuf_r>:
 8009560:	898b      	ldrh	r3, [r1, #12]
 8009562:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009564:	079d      	lsls	r5, r3, #30
 8009566:	4606      	mov	r6, r0
 8009568:	460c      	mov	r4, r1
 800956a:	d507      	bpl.n	800957c <__smakebuf_r+0x1c>
 800956c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009570:	6023      	str	r3, [r4, #0]
 8009572:	6123      	str	r3, [r4, #16]
 8009574:	2301      	movs	r3, #1
 8009576:	6163      	str	r3, [r4, #20]
 8009578:	b002      	add	sp, #8
 800957a:	bd70      	pop	{r4, r5, r6, pc}
 800957c:	ab01      	add	r3, sp, #4
 800957e:	466a      	mov	r2, sp
 8009580:	f7ff ffc8 	bl	8009514 <__swhatbuf_r>
 8009584:	9900      	ldr	r1, [sp, #0]
 8009586:	4605      	mov	r5, r0
 8009588:	4630      	mov	r0, r6
 800958a:	f7ff f8af 	bl	80086ec <_malloc_r>
 800958e:	b948      	cbnz	r0, 80095a4 <__smakebuf_r+0x44>
 8009590:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009594:	059a      	lsls	r2, r3, #22
 8009596:	d4ef      	bmi.n	8009578 <__smakebuf_r+0x18>
 8009598:	f023 0303 	bic.w	r3, r3, #3
 800959c:	f043 0302 	orr.w	r3, r3, #2
 80095a0:	81a3      	strh	r3, [r4, #12]
 80095a2:	e7e3      	b.n	800956c <__smakebuf_r+0xc>
 80095a4:	89a3      	ldrh	r3, [r4, #12]
 80095a6:	6020      	str	r0, [r4, #0]
 80095a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095ac:	81a3      	strh	r3, [r4, #12]
 80095ae:	9b00      	ldr	r3, [sp, #0]
 80095b0:	6163      	str	r3, [r4, #20]
 80095b2:	9b01      	ldr	r3, [sp, #4]
 80095b4:	6120      	str	r0, [r4, #16]
 80095b6:	b15b      	cbz	r3, 80095d0 <__smakebuf_r+0x70>
 80095b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095bc:	4630      	mov	r0, r6
 80095be:	f000 f81d 	bl	80095fc <_isatty_r>
 80095c2:	b128      	cbz	r0, 80095d0 <__smakebuf_r+0x70>
 80095c4:	89a3      	ldrh	r3, [r4, #12]
 80095c6:	f023 0303 	bic.w	r3, r3, #3
 80095ca:	f043 0301 	orr.w	r3, r3, #1
 80095ce:	81a3      	strh	r3, [r4, #12]
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	431d      	orrs	r5, r3
 80095d4:	81a5      	strh	r5, [r4, #12]
 80095d6:	e7cf      	b.n	8009578 <__smakebuf_r+0x18>

080095d8 <_fstat_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4d07      	ldr	r5, [pc, #28]	; (80095f8 <_fstat_r+0x20>)
 80095dc:	2300      	movs	r3, #0
 80095de:	4604      	mov	r4, r0
 80095e0:	4608      	mov	r0, r1
 80095e2:	4611      	mov	r1, r2
 80095e4:	602b      	str	r3, [r5, #0]
 80095e6:	f7f8 fabe 	bl	8001b66 <_fstat>
 80095ea:	1c43      	adds	r3, r0, #1
 80095ec:	d102      	bne.n	80095f4 <_fstat_r+0x1c>
 80095ee:	682b      	ldr	r3, [r5, #0]
 80095f0:	b103      	cbz	r3, 80095f4 <_fstat_r+0x1c>
 80095f2:	6023      	str	r3, [r4, #0]
 80095f4:	bd38      	pop	{r3, r4, r5, pc}
 80095f6:	bf00      	nop
 80095f8:	200004c0 	.word	0x200004c0

080095fc <_isatty_r>:
 80095fc:	b538      	push	{r3, r4, r5, lr}
 80095fe:	4d06      	ldr	r5, [pc, #24]	; (8009618 <_isatty_r+0x1c>)
 8009600:	2300      	movs	r3, #0
 8009602:	4604      	mov	r4, r0
 8009604:	4608      	mov	r0, r1
 8009606:	602b      	str	r3, [r5, #0]
 8009608:	f7f8 fabd 	bl	8001b86 <_isatty>
 800960c:	1c43      	adds	r3, r0, #1
 800960e:	d102      	bne.n	8009616 <_isatty_r+0x1a>
 8009610:	682b      	ldr	r3, [r5, #0]
 8009612:	b103      	cbz	r3, 8009616 <_isatty_r+0x1a>
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	bd38      	pop	{r3, r4, r5, pc}
 8009618:	200004c0 	.word	0x200004c0

0800961c <abort>:
 800961c:	b508      	push	{r3, lr}
 800961e:	2006      	movs	r0, #6
 8009620:	f000 f82c 	bl	800967c <raise>
 8009624:	2001      	movs	r0, #1
 8009626:	f7f8 fa4f 	bl	8001ac8 <_exit>

0800962a <_raise_r>:
 800962a:	291f      	cmp	r1, #31
 800962c:	b538      	push	{r3, r4, r5, lr}
 800962e:	4604      	mov	r4, r0
 8009630:	460d      	mov	r5, r1
 8009632:	d904      	bls.n	800963e <_raise_r+0x14>
 8009634:	2316      	movs	r3, #22
 8009636:	6003      	str	r3, [r0, #0]
 8009638:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800963c:	bd38      	pop	{r3, r4, r5, pc}
 800963e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009640:	b112      	cbz	r2, 8009648 <_raise_r+0x1e>
 8009642:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009646:	b94b      	cbnz	r3, 800965c <_raise_r+0x32>
 8009648:	4620      	mov	r0, r4
 800964a:	f000 f831 	bl	80096b0 <_getpid_r>
 800964e:	462a      	mov	r2, r5
 8009650:	4601      	mov	r1, r0
 8009652:	4620      	mov	r0, r4
 8009654:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009658:	f000 b818 	b.w	800968c <_kill_r>
 800965c:	2b01      	cmp	r3, #1
 800965e:	d00a      	beq.n	8009676 <_raise_r+0x4c>
 8009660:	1c59      	adds	r1, r3, #1
 8009662:	d103      	bne.n	800966c <_raise_r+0x42>
 8009664:	2316      	movs	r3, #22
 8009666:	6003      	str	r3, [r0, #0]
 8009668:	2001      	movs	r0, #1
 800966a:	e7e7      	b.n	800963c <_raise_r+0x12>
 800966c:	2400      	movs	r4, #0
 800966e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009672:	4628      	mov	r0, r5
 8009674:	4798      	blx	r3
 8009676:	2000      	movs	r0, #0
 8009678:	e7e0      	b.n	800963c <_raise_r+0x12>
	...

0800967c <raise>:
 800967c:	4b02      	ldr	r3, [pc, #8]	; (8009688 <raise+0xc>)
 800967e:	4601      	mov	r1, r0
 8009680:	6818      	ldr	r0, [r3, #0]
 8009682:	f7ff bfd2 	b.w	800962a <_raise_r>
 8009686:	bf00      	nop
 8009688:	20000064 	.word	0x20000064

0800968c <_kill_r>:
 800968c:	b538      	push	{r3, r4, r5, lr}
 800968e:	4d07      	ldr	r5, [pc, #28]	; (80096ac <_kill_r+0x20>)
 8009690:	2300      	movs	r3, #0
 8009692:	4604      	mov	r4, r0
 8009694:	4608      	mov	r0, r1
 8009696:	4611      	mov	r1, r2
 8009698:	602b      	str	r3, [r5, #0]
 800969a:	f7f8 fa05 	bl	8001aa8 <_kill>
 800969e:	1c43      	adds	r3, r0, #1
 80096a0:	d102      	bne.n	80096a8 <_kill_r+0x1c>
 80096a2:	682b      	ldr	r3, [r5, #0]
 80096a4:	b103      	cbz	r3, 80096a8 <_kill_r+0x1c>
 80096a6:	6023      	str	r3, [r4, #0]
 80096a8:	bd38      	pop	{r3, r4, r5, pc}
 80096aa:	bf00      	nop
 80096ac:	200004c0 	.word	0x200004c0

080096b0 <_getpid_r>:
 80096b0:	f7f8 b9f2 	b.w	8001a98 <_getpid>

080096b4 <sqrtf>:
 80096b4:	b508      	push	{r3, lr}
 80096b6:	ed2d 8b02 	vpush	{d8}
 80096ba:	eeb0 8a40 	vmov.f32	s16, s0
 80096be:	f000 f817 	bl	80096f0 <__ieee754_sqrtf>
 80096c2:	eeb4 8a48 	vcmp.f32	s16, s16
 80096c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ca:	d60c      	bvs.n	80096e6 <sqrtf+0x32>
 80096cc:	eddf 8a07 	vldr	s17, [pc, #28]	; 80096ec <sqrtf+0x38>
 80096d0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80096d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096d8:	d505      	bpl.n	80096e6 <sqrtf+0x32>
 80096da:	f7fe f8eb 	bl	80078b4 <__errno>
 80096de:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80096e2:	2321      	movs	r3, #33	; 0x21
 80096e4:	6003      	str	r3, [r0, #0]
 80096e6:	ecbd 8b02 	vpop	{d8}
 80096ea:	bd08      	pop	{r3, pc}
 80096ec:	00000000 	.word	0x00000000

080096f0 <__ieee754_sqrtf>:
 80096f0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80096f4:	4770      	bx	lr
	...

080096f8 <round>:
 80096f8:	ec53 2b10 	vmov	r2, r3, d0
 80096fc:	b570      	push	{r4, r5, r6, lr}
 80096fe:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8009702:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8009706:	2813      	cmp	r0, #19
 8009708:	ee10 5a10 	vmov	r5, s0
 800970c:	4619      	mov	r1, r3
 800970e:	dc18      	bgt.n	8009742 <round+0x4a>
 8009710:	2800      	cmp	r0, #0
 8009712:	da09      	bge.n	8009728 <round+0x30>
 8009714:	3001      	adds	r0, #1
 8009716:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800971a:	d103      	bne.n	8009724 <round+0x2c>
 800971c:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8009720:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009724:	2300      	movs	r3, #0
 8009726:	e02a      	b.n	800977e <round+0x86>
 8009728:	4c16      	ldr	r4, [pc, #88]	; (8009784 <round+0x8c>)
 800972a:	4104      	asrs	r4, r0
 800972c:	ea03 0604 	and.w	r6, r3, r4
 8009730:	4316      	orrs	r6, r2
 8009732:	d011      	beq.n	8009758 <round+0x60>
 8009734:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009738:	4103      	asrs	r3, r0
 800973a:	440b      	add	r3, r1
 800973c:	ea23 0104 	bic.w	r1, r3, r4
 8009740:	e7f0      	b.n	8009724 <round+0x2c>
 8009742:	2833      	cmp	r0, #51	; 0x33
 8009744:	dd0b      	ble.n	800975e <round+0x66>
 8009746:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800974a:	d105      	bne.n	8009758 <round+0x60>
 800974c:	ee10 0a10 	vmov	r0, s0
 8009750:	f7f6 fd9c 	bl	800028c <__adddf3>
 8009754:	4602      	mov	r2, r0
 8009756:	460b      	mov	r3, r1
 8009758:	ec43 2b10 	vmov	d0, r2, r3
 800975c:	bd70      	pop	{r4, r5, r6, pc}
 800975e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8009762:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009766:	40f4      	lsrs	r4, r6
 8009768:	4214      	tst	r4, r2
 800976a:	d0f5      	beq.n	8009758 <round+0x60>
 800976c:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 8009770:	2301      	movs	r3, #1
 8009772:	4083      	lsls	r3, r0
 8009774:	195b      	adds	r3, r3, r5
 8009776:	bf28      	it	cs
 8009778:	3101      	addcs	r1, #1
 800977a:	ea23 0304 	bic.w	r3, r3, r4
 800977e:	461a      	mov	r2, r3
 8009780:	460b      	mov	r3, r1
 8009782:	e7e9      	b.n	8009758 <round+0x60>
 8009784:	000fffff 	.word	0x000fffff

08009788 <_init>:
 8009788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800978a:	bf00      	nop
 800978c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800978e:	bc08      	pop	{r3}
 8009790:	469e      	mov	lr, r3
 8009792:	4770      	bx	lr

08009794 <_fini>:
 8009794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009796:	bf00      	nop
 8009798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800979a:	bc08      	pop	{r3}
 800979c:	469e      	mov	lr, r3
 800979e:	4770      	bx	lr
