#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16d6ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16d7180 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x16cca80 .functor NOT 1, L_0x1704010, C4<0>, C4<0>, C4<0>;
L_0x1703d70 .functor XOR 1, L_0x1703ba0, L_0x1703cd0, C4<0>, C4<0>;
L_0x1703f00 .functor XOR 1, L_0x1703d70, L_0x1703e30, C4<0>, C4<0>;
v0x1701f80_0 .net *"_ivl_10", 0 0, L_0x1703e30;  1 drivers
v0x1702080_0 .net *"_ivl_12", 0 0, L_0x1703f00;  1 drivers
v0x1702160_0 .net *"_ivl_2", 0 0, L_0x1703b00;  1 drivers
v0x1702220_0 .net *"_ivl_4", 0 0, L_0x1703ba0;  1 drivers
v0x1702300_0 .net *"_ivl_6", 0 0, L_0x1703cd0;  1 drivers
v0x1702430_0 .net *"_ivl_8", 0 0, L_0x1703d70;  1 drivers
v0x1702510_0 .net "a", 0 0, v0x1700550_0;  1 drivers
v0x17025b0_0 .net "b", 0 0, v0x17005f0_0;  1 drivers
v0x1702650_0 .net "c", 0 0, v0x1700690_0;  1 drivers
v0x17026f0_0 .var "clk", 0 0;
v0x1702790_0 .net "d", 0 0, v0x17007d0_0;  1 drivers
v0x1702830_0 .net "q_dut", 0 0, L_0x17039c0;  1 drivers
v0x17028d0_0 .net "q_ref", 0 0, L_0x1703080;  1 drivers
v0x1702970_0 .var/2u "stats1", 159 0;
v0x1702a10_0 .var/2u "strobe", 0 0;
v0x1702ab0_0 .net "tb_match", 0 0, L_0x1704010;  1 drivers
v0x1702b70_0 .net "tb_mismatch", 0 0, L_0x16cca80;  1 drivers
v0x1702d40_0 .net "wavedrom_enable", 0 0, v0x17008c0_0;  1 drivers
v0x1702de0_0 .net "wavedrom_title", 511 0, v0x1700960_0;  1 drivers
L_0x1703b00 .concat [ 1 0 0 0], L_0x1703080;
L_0x1703ba0 .concat [ 1 0 0 0], L_0x1703080;
L_0x1703cd0 .concat [ 1 0 0 0], L_0x17039c0;
L_0x1703e30 .concat [ 1 0 0 0], L_0x1703080;
L_0x1704010 .cmp/eeq 1, L_0x1703b00, L_0x1703f00;
S_0x16d7310 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x16d7180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16c4300 .functor NOT 1, v0x1700550_0, C4<0>, C4<0>, C4<0>;
L_0x16d7a70 .functor XOR 1, L_0x16c4300, v0x17005f0_0, C4<0>, C4<0>;
L_0x16ccaf0 .functor XOR 1, L_0x16d7a70, v0x1700690_0, C4<0>, C4<0>;
L_0x1703080 .functor XOR 1, L_0x16ccaf0, v0x17007d0_0, C4<0>, C4<0>;
v0x16cccf0_0 .net *"_ivl_0", 0 0, L_0x16c4300;  1 drivers
v0x16ccd90_0 .net *"_ivl_2", 0 0, L_0x16d7a70;  1 drivers
v0x16c4450_0 .net *"_ivl_4", 0 0, L_0x16ccaf0;  1 drivers
v0x16c44f0_0 .net "a", 0 0, v0x1700550_0;  alias, 1 drivers
v0x16ff910_0 .net "b", 0 0, v0x17005f0_0;  alias, 1 drivers
v0x16ffa20_0 .net "c", 0 0, v0x1700690_0;  alias, 1 drivers
v0x16ffae0_0 .net "d", 0 0, v0x17007d0_0;  alias, 1 drivers
v0x16ffba0_0 .net "q", 0 0, L_0x1703080;  alias, 1 drivers
S_0x16ffd00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x16d7180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1700550_0 .var "a", 0 0;
v0x17005f0_0 .var "b", 0 0;
v0x1700690_0 .var "c", 0 0;
v0x1700730_0 .net "clk", 0 0, v0x17026f0_0;  1 drivers
v0x17007d0_0 .var "d", 0 0;
v0x17008c0_0 .var "wavedrom_enable", 0 0;
v0x1700960_0 .var "wavedrom_title", 511 0;
E_0x16d1de0/0 .event negedge, v0x1700730_0;
E_0x16d1de0/1 .event posedge, v0x1700730_0;
E_0x16d1de0 .event/or E_0x16d1de0/0, E_0x16d1de0/1;
E_0x16d2030 .event posedge, v0x1700730_0;
E_0x16bc9f0 .event negedge, v0x1700730_0;
S_0x1700050 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x16ffd00;
 .timescale -12 -12;
v0x1700250_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1700350 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x16ffd00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1700ac0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x16d7180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1703360 .functor XOR 4, L_0x17031b0, L_0x1703250, C4<0000>, C4<0000>;
L_0x1703560 .functor XOR 4, L_0x1703360, L_0x1703470, C4<0000>, C4<0000>;
L_0x17037c0 .functor XOR 4, L_0x1703560, L_0x17036a0, C4<0000>, C4<0000>;
L_0x17038d0 .functor NOT 4, L_0x17037c0, C4<0000>, C4<0000>, C4<0000>;
v0x1700db0_0 .net *"_ivl_0", 3 0, L_0x17031b0;  1 drivers
v0x1700e90_0 .net *"_ivl_10", 3 0, L_0x1703470;  1 drivers
L_0x7f10d7c9c0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1700f70_0 .net *"_ivl_13", 2 0, L_0x7f10d7c9c0a8;  1 drivers
v0x1701060_0 .net *"_ivl_14", 3 0, L_0x1703560;  1 drivers
v0x1701140_0 .net *"_ivl_16", 3 0, L_0x17036a0;  1 drivers
L_0x7f10d7c9c0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1701270_0 .net *"_ivl_19", 2 0, L_0x7f10d7c9c0f0;  1 drivers
L_0x7f10d7c9c018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1701350_0 .net *"_ivl_3", 2 0, L_0x7f10d7c9c018;  1 drivers
v0x1701430_0 .net *"_ivl_4", 3 0, L_0x1703250;  1 drivers
L_0x7f10d7c9c060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1701510_0 .net *"_ivl_7", 2 0, L_0x7f10d7c9c060;  1 drivers
v0x17015f0_0 .net *"_ivl_8", 3 0, L_0x1703360;  1 drivers
v0x17016d0_0 .net "a", 0 0, v0x1700550_0;  alias, 1 drivers
v0x1701770_0 .net "b", 0 0, v0x17005f0_0;  alias, 1 drivers
v0x1701860_0 .net "c", 0 0, v0x1700690_0;  alias, 1 drivers
v0x1701950_0 .net "d", 0 0, v0x17007d0_0;  alias, 1 drivers
v0x1701a40_0 .net "inv_out", 3 0, L_0x17038d0;  1 drivers
v0x1701b20_0 .net "q", 0 0, L_0x17039c0;  alias, 1 drivers
v0x1701be0_0 .net "xor_out", 3 0, L_0x17037c0;  1 drivers
L_0x17031b0 .concat [ 1 3 0 0], v0x1700550_0, L_0x7f10d7c9c018;
L_0x1703250 .concat [ 1 3 0 0], v0x17005f0_0, L_0x7f10d7c9c060;
L_0x1703470 .concat [ 1 3 0 0], v0x1700690_0, L_0x7f10d7c9c0a8;
L_0x17036a0 .concat [ 1 3 0 0], v0x17007d0_0, L_0x7f10d7c9c0f0;
L_0x17039c0 .part L_0x17038d0, 0, 1;
S_0x1701d60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x16d7180;
 .timescale -12 -12;
E_0x16d1b80 .event anyedge, v0x1702a10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1702a10_0;
    %nor/r;
    %assign/vec4 v0x1702a10_0, 0;
    %wait E_0x16d1b80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16ffd00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17007d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1700690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17005f0_0, 0;
    %assign/vec4 v0x1700550_0, 0;
    %wait E_0x16bc9f0;
    %wait E_0x16d2030;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17007d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1700690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17005f0_0, 0;
    %assign/vec4 v0x1700550_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16d1de0;
    %load/vec4 v0x1700550_0;
    %load/vec4 v0x17005f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1700690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17007d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17007d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1700690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17005f0_0, 0;
    %assign/vec4 v0x1700550_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1700350;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16d1de0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17007d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1700690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17005f0_0, 0;
    %assign/vec4 v0x1700550_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16d7180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17026f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1702a10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16d7180;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17026f0_0;
    %inv;
    %store/vec4 v0x17026f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16d7180;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1700730_0, v0x1702b70_0, v0x1702510_0, v0x17025b0_0, v0x1702650_0, v0x1702790_0, v0x17028d0_0, v0x1702830_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16d7180;
T_7 ;
    %load/vec4 v0x1702970_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1702970_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1702970_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1702970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1702970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1702970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1702970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16d7180;
T_8 ;
    %wait E_0x16d1de0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1702970_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1702970_0, 4, 32;
    %load/vec4 v0x1702ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1702970_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1702970_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1702970_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1702970_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17028d0_0;
    %load/vec4 v0x17028d0_0;
    %load/vec4 v0x1702830_0;
    %xor;
    %load/vec4 v0x17028d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1702970_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1702970_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1702970_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1702970_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/machine/circuit2/iter0/response3/top_module.sv";
