<?xml version="1.0"?>
<TLC>
<L>
45
SYM 1
INFO 2
WIRE 3
NTXT 4
CTXT 5
DTXT 6
PTXT 7
POL1A 8
NACT 9
PACT 10
MET1A 11
MET2A 12
CHAN 13
CONTA 15
TRACK 16
CONT 25
PWEL 41
NWEL 42
ACTV 43
PSEL 44
NSEL 45
POL1 46
MET1 49
VIA1 50
MET2 51
OVGL 52
POL2 56
PBAS 58
CWEL 59
VIA2 61
MET3 62
VIA3 30
MET4 31
VIA4 32
MET5 33
VIA5 36
MET6 37
CTM 35
TCKA 60
SILI 29
PCAP 28
HRES 34
GDS48 48
GDS47 47
PADS 26
</L>
<H>
RINGOSC31_SCH
7.0.84
7.0.84
100
lam
09/28/13
11:49:00
3 -4500 -500 172250 8150
0 97 199 31
</H>
<C>
INV1_SCH
0 200 -500 0
</C>
<C>
INV1_SCH
0 5700 -500 0
</C>
<C>
INV1_SCH
0 11200 -500 0
</C>
<C>
INV1_SCH
0 16700 -500 0
</C>
<C>
INV1_SCH
0 22200 -500 0
</C>
<C>
INV1_SCH
0 27700 -500 0
</C>
<C>
INV1_SCH
0 33200 -500 0
</C>
<C>
INV1_SCH
0 38700 -500 0
</C>
<C>
INV1_SCH
0 44200 -500 0
</C>
<C>
INV1_SCH
0 49700 -500 0
</C>
<C>
INV1_SCH
0 55200 -500 0
</C>
<C>
INV1_SCH
0 60700 -500 0
</C>
<C>
INV1_SCH
0 66200 -500 0
</C>
<C>
INV1_SCH
0 71700 -500 0
</C>
<C>
INV1_SCH
0 77200 -500 0
</C>
<C>
INV1_SCH
0 82700 -500 0
</C>
<C>
INV1_SCH
0 88200 -500 0
</C>
<C>
INV1_SCH
0 93700 -500 0
</C>
<C>
INV1_SCH
0 99200 -500 0
</C>
<C>
INV1_SCH
0 104700 -500 0
</C>
<C>
INV1_SCH
0 110200 -500 0
</C>
<C>
INV1_SCH
0 115700 -500 0
</C>
<C>
INV1_SCH
0 121200 -500 0
</C>
<C>
INV1_SCH
0 126700 -500 0
</C>
<C>
INV1_SCH
0 132200 -500 0
</C>
<C>
INV1_SCH
0 137700 -500 0
</C>
<C>
INV1_SCH
0 143200 -500 0
</C>
<C>
INV1_SCH
0 148700 -500 0
</C>
<C>
INV1_SCH
0 154200 -500 0
</C>
<C>
INV1_SCH
0 159700 -500 0
</C>
<C>
INV1_SCH
0 165200 -500 0
</C>
<P>
3 0 2
4200 3300 4700 3300 
</P>
<P>
3 0 2
9700 3300 10200 3300 
</P>
<P>
3 0 2
15200 3300 15700 3300 
</P>
<P>
3 0 2
20700 3300 21200 3300 
</P>
<P>
3 0 2
26200 3300 26700 3300 
</P>
<P>
3 0 2
31700 3300 32200 3300 
</P>
<P>
3 0 2
37200 3300 37700 3300 
</P>
<P>
3 0 2
42700 3300 43200 3300 
</P>
<P>
3 0 2
48200 3300 48700 3300 
</P>
<P>
3 0 2
53700 3300 54200 3300 
</P>
<P>
3 0 2
59200 3300 59700 3300 
</P>
<P>
3 0 2
64700 3300 65200 3300 
</P>
<P>
3 0 2
70200 3300 70700 3300 
</P>
<P>
3 0 2
75700 3300 76200 3300 
</P>
<P>
3 0 2
81200 3300 81700 3300 
</P>
<P>
3 0 2
86700 3300 87200 3300 
</P>
<P>
3 0 2
92200 3300 92700 3300 
</P>
<P>
3 0 2
97700 3300 98200 3300 
</P>
<P>
3 0 2
103200 3300 103700 3300 
</P>
<P>
3 0 2
108700 3300 109200 3300 
</P>
<P>
3 0 2
114200 3300 114700 3300 
</P>
<P>
3 0 2
119700 3300 120200 3300 
</P>
<P>
3 0 2
125200 3300 125700 3300 
</P>
<P>
3 0 2
130700 3300 131200 3300 
</P>
<P>
3 0 2
136200 3300 136700 3300 
</P>
<P>
3 0 2
141700 3300 142200 3300 
</P>
<P>
3 0 2
147200 3300 147700 3300 
</P>
<P>
3 0 2
152700 3300 153200 3300 
</P>
<P>
3 0 2
158200 3300 158700 3300 
</P>
<P>
3 0 2
163700 3300 164200 3300 
</P>
<P>
3 0 6
169200 3300 169700 3300 169700 8150 -1650 8150 -1650 3300 
-800 3300 
</P>
<T>
4 300 3 0
169700 5850
<![CDATA[in1_out31]]>
</T>
<T>
4 300 2 0
4400 3300
<![CDATA[n1]]>
</T>
<T>
4 300 2 0
10000 3300
<![CDATA[n2]]>
</T>
<T>
4 300 2 0
15500 3300
<![CDATA[n3]]>
</T>
<T>
4 300 2 0
21000 3300
<![CDATA[n4]]>
</T>
<T>
4 300 2 0
26500 3300
<![CDATA[n5]]>
</T>
<T>
4 300 2 0
32000 3300
<![CDATA[n6]]>
</T>
<T>
4 300 2 0
37500 3300
<![CDATA[n7]]>
</T>
<T>
4 300 2 0
43000 3300
<![CDATA[n8]]>
</T>
<T>
4 300 2 0
48500 3300
<![CDATA[n9]]>
</T>
<T>
4 300 2 0
54000 3300
<![CDATA[n10]]>
</T>
<T>
4 300 2 0
59500 3300
<![CDATA[n11]]>
</T>
<T>
4 300 2 0
65000 3300
<![CDATA[n12]]>
</T>
<T>
4 300 2 0
70500 3300
<![CDATA[n13]]>
</T>
<T>
4 300 2 0
76000 3300
<![CDATA[n14]]>
</T>
<T>
4 300 2 0
81500 3300
<![CDATA[n15]]>
</T>
<T>
4 300 2 0
87000 3300
<![CDATA[n16]]>
</T>
<T>
4 300 2 0
92500 3300
<![CDATA[n17]]>
</T>
<T>
4 300 2 0
98000 3300
<![CDATA[n18]]>
</T>
<T>
4 300 2 0
103500 3300
<![CDATA[n19]]>
</T>
<T>
4 300 2 0
109000 3300
<![CDATA[n20]]>
</T>
<T>
4 300 2 0
114500 3300
<![CDATA[n21]]>
</T>
<T>
4 300 2 0
120000 3300
<![CDATA[n22]]>
</T>
<T>
4 300 2 0
125500 3300
<![CDATA[n23]]>
</T>
<T>
4 300 2 0
131000 3300
<![CDATA[n24]]>
</T>
<T>
4 300 2 0
136500 3300
<![CDATA[n25]]>
</T>
<T>
4 300 2 0
142000 3300
<![CDATA[n26]]>
</T>
<T>
4 300 2 0
147500 3300
<![CDATA[n27]]>
</T>
<T>
4 300 2 0
153000 3300
<![CDATA[n28]]>
</T>
<T>
4 300 2 0
158500 3300
<![CDATA[n29]]>
</T>
<T>
4 300 2 0
164000 3300
<![CDATA[n30]]>
</T>
<P>
3 0 2
-4500 7000 172150 7000 
</P>
<P>
3 0 2
-4350 0 172250 0 
</P>
<T>
6 195 2 0
1850 750
<![CDATA[X1]]>
</T>
<T>
6 195 2 0
7500 800
<![CDATA[X2]]>
</T>
<T>
6 195 2 0
12800 800
<![CDATA[X3]]>
</T>
<T>
6 195 2 0
18050 800
<![CDATA[X4]]>
</T>
<T>
6 195 2 0
23600 700
<![CDATA[X5]]>
</T>
<T>
6 195 2 0
28900 750
<![CDATA[X6]]>
</T>
<T>
6 195 2 0
34700 700
<![CDATA[X7]]>
</T>
<T>
6 195 2 0
40250 750
<![CDATA[X8]]>
</T>
<T>
6 195 2 0
45550 750
<![CDATA[X9]]>
</T>
<T>
6 195 2 0
51150 700
<![CDATA[X10]]>
</T>
<T>
6 195 2 0
56600 800
<![CDATA[X11]]>
</T>
<T>
6 195 2 0
62100 800
<![CDATA[X12]]>
</T>
<T>
6 195 2 0
67350 750
<![CDATA[X13]]>
</T>
<T>
6 195 2 0
73050 700
<![CDATA[X14]]>
</T>
<T>
6 195 2 0
78600 650
<![CDATA[X15]]>
</T>
<T>
6 195 2 0
84100 650
<![CDATA[X16]]>
</T>
<T>
6 195 2 0
89700 750
<![CDATA[X17]]>
</T>
<T>
6 195 2 0
95350 750
<![CDATA[X18]]>
</T>
<T>
6 195 2 0
101100 750
<![CDATA[X19]]>
</T>
<T>
6 195 2 0
106250 750
<![CDATA[X20]]>
</T>
<T>
6 195 2 0
111800 750
<![CDATA[X21]]>
</T>
<T>
6 195 2 0
117500 700
<![CDATA[X22]]>
</T>
<T>
6 195 2 0
123050 750
<![CDATA[X23]]>
</T>
<T>
6 195 2 0
128100 750
<![CDATA[X24]]>
</T>
<T>
6 195 2 0
133750 800
<![CDATA[X25]]>
</T>
<T>
6 195 2 0
139200 850
<![CDATA[X26]]>
</T>
<T>
6 195 2 0
144750 850
<![CDATA[X27]]>
</T>
<T>
6 195 2 0
150300 900
<![CDATA[X28]]>
</T>
<T>
6 195 2 0
155400 850
<![CDATA[X29]]>
</T>
<T>
6 195 2 0
160950 850
<![CDATA[X30]]>
</T>
<T>
6 195 2 0
166850 850
<![CDATA[X31]]>
</T>
<T>
4 300 2 0
-2800 0
<![CDATA[0]]>
</T>
<T>
4 300 2 0
-2800 7000
<![CDATA[Vdd]]>
</T>
</TLC>
