
module full_adder_tb;

  
    reg a;
    reg b;
    reg cin;


    wire sum;
    wire cout;

   
    full_adder DUT (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    initial begin
        $dumpfile("full_adder.vcd");
        $dumpvars(0, full_adder_tb);

        $display("Time\ta b cin | sum cout");
        $monitor("%0t\t%b %b  %b  |  %b    %b",
                  $time, a, b, cin, sum, cout);

        // Apply all 8 input combinations
        a = 0; b = 0; cin = 0; #10;
        a = 0; b = 0; cin = 1; #10;
        a = 0; b = 1; cin = 0; #10;
        a = 0; b = 1; cin = 1; #10;
        a = 1; b = 0; cin = 0; #10;
        a = 1; b = 0; cin = 1; #10;
        a = 1; b = 1; cin = 0; #10;
        a = 1; b = 1; cin = 1; #10;

        #10;
        $finish;
    end

endmodule
