module Data_Memory(RST, CLK, Address, Write_data, Read_data, MemRead, MemWrite);
	input RST, CLK;
	input [31:0] Address, Write_data;
	input MemRead, MemWrite;
	output [31:0] Read_data;
	
	parameter RAM_SIZE = 256;
	parameter RAM_SIZE_BIT = 8;
	
	reg [31:0] RAM_data[RAM_SIZE - 1: 0];
	assign Read_data = MemRead? RAM_data[Address[RAM_SIZE_BIT + 1:2]]: 32'h00000000;
	
	integer i;
	always @(posedge RST or posedge CLK)
		if (RST) begin
		RAM_data[0]<= 32'h00000080;

		RAM_data[1] <= 32'h000003E8;
        RAM_data[2] <= 32'h0000002A;
        RAM_data[3] <= 32'h000001D4;
        RAM_data[4] <= 32'h0000014F;
        RAM_data[5] <= 32'h000001F5;
        RAM_data[6] <= 32'h000000AA;
        RAM_data[7] <= 32'h000002D5;
        RAM_data[8] <= 32'h000001DF;
        RAM_data[9] <= 32'h00000167;
        RAM_data[10] <= 32'h000003C3;
        RAM_data[11] <= 32'h000001D1;
        RAM_data[12] <= 32'h000002C2;
        RAM_data[13] <= 32'h00000092;
        RAM_data[14] <= 32'h0000011A;
        RAM_data[15] <= 32'h0000033C;
        RAM_data[16] <= 32'h000003C2;
        RAM_data[17] <= 32'h000001EC;
        RAM_data[18] <= 32'h000003E4;
        RAM_data[19] <= 32'h000003AF;
        RAM_data[20] <= 32'h0000033C;
        RAM_data[21] <= 32'h000001B5;
        RAM_data[22] <= 32'h00000188;
        RAM_data[23] <= 32'h0000025D;
        RAM_data[24] <= 32'h00000387;
        RAM_data[25] <= 32'h0000009A;
        RAM_data[26] <= 32'h00000125;
        RAM_data[27] <= 32'h0000017F;
        RAM_data[28] <= 32'h000001A6;
        RAM_data[29] <= 32'h000002CD;
        RAM_data[30] <= 32'h000002CF;
        RAM_data[31] <= 32'h00000380;
        RAM_data[32] <= 32'h000001C0;
        RAM_data[33] <= 32'h000002D7;
        RAM_data[34] <= 32'h00000304;
        RAM_data[35] <= 32'h0000021B;
        RAM_data[36] <= 32'h00000366;
        RAM_data[37] <= 32'h00000391;
        RAM_data[38] <= 32'h0000029C;
        RAM_data[39] <= 32'h0000012C;
        RAM_data[40] <= 32'h00000024;
        RAM_data[41] <= 32'h0000037F;
        RAM_data[42] <= 32'h000002C0;
        RAM_data[43] <= 32'h0000032C;
        RAM_data[44] <= 32'h00000143;
        RAM_data[45] <= 32'h0000014E;
        RAM_data[46] <= 32'h000002A2;
        RAM_data[47] <= 32'h00000299;
        RAM_data[48] <= 32'h0000008E;
        RAM_data[49] <= 32'h000002C8;
        RAM_data[50] <= 32'h000000FE;
        RAM_data[51] <= 32'h00000365;
        RAM_data[52] <= 32'h00000224;
        RAM_data[53] <= 32'h00000285;
        RAM_data[54] <= 32'h00000297;
        RAM_data[55] <= 32'h000002F6;
        RAM_data[56] <= 32'h00000026;
        RAM_data[57] <= 32'h0000035C;
        RAM_data[58] <= 32'h000002D4;
        RAM_data[59] <= 32'h000002E6;
        RAM_data[60] <= 32'h00000212;
        RAM_data[61] <= 32'h0000030B;
        RAM_data[62] <= 32'h0000013D;
        RAM_data[63] <= 32'h00000024;
        RAM_data[64] <= 32'h000000BF;
        RAM_data[65] <= 32'h0000034B;
        RAM_data[66] <= 32'h00000121;
        RAM_data[67] <= 32'h0000006B;
        RAM_data[68] <= 32'h00000029;
        RAM_data[69] <= 32'h000003AF;
        RAM_data[70] <= 32'h00000109;
        RAM_data[71] <= 32'h00000289;
        RAM_data[72] <= 32'h000001BF;
        RAM_data[73] <= 32'h00000326;
        RAM_data[74] <= 32'h0000037B;
        RAM_data[75] <= 32'h000002DA;
        RAM_data[76] <= 32'h00000173;
        RAM_data[77] <= 32'h0000015F;
        RAM_data[78] <= 32'h00000007;
        RAM_data[79] <= 32'h00000066;
        RAM_data[80] <= 32'h0000018A;
        RAM_data[81] <= 32'h00000225;
        RAM_data[82] <= 32'h00000276;
        RAM_data[83] <= 32'h00000270;
        RAM_data[84] <= 32'h00000055;
        RAM_data[85] <= 32'h000003BB;
        RAM_data[86] <= 32'h000002F5;
        RAM_data[87] <= 32'h00000349;
        RAM_data[88] <= 32'h000003C7;
        RAM_data[89] <= 32'h00000179;
        RAM_data[90] <= 32'h000003A4;
        RAM_data[91] <= 32'h00000135;
        RAM_data[92] <= 32'h000003B1;
        RAM_data[93] <= 32'h000001B8;
        RAM_data[94] <= 32'h00000273;
        RAM_data[95] <= 32'h00000144;
        RAM_data[96] <= 32'h0000021A;
        RAM_data[97] <= 32'h0000021B;
        RAM_data[98] <= 32'h00000077;
        RAM_data[99] <= 32'h00000053;
        RAM_data[100] <= 32'h000003A2;
        RAM_data[101] <= 32'h0000021E;
        RAM_data[102] <= 32'h00000342;
        RAM_data[103] <= 32'h00000074;
        RAM_data[104] <= 32'h00000280;
        RAM_data[105] <= 32'h00000293;
        RAM_data[106] <= 32'h000002C1;
        RAM_data[107] <= 32'h000003A3;
        RAM_data[108] <= 32'h000003D2;
        RAM_data[109] <= 32'h00000133;
        RAM_data[110] <= 32'h000002A2;
        RAM_data[111] <= 32'h00000183;
        RAM_data[112] <= 32'h00000016;
        RAM_data[113] <= 32'h000002EA;
        RAM_data[114] <= 32'h0000039D;
        RAM_data[115] <= 32'h00000049;
        RAM_data[116] <= 32'h0000010F;
        RAM_data[117] <= 32'h0000033E;
        RAM_data[118] <= 32'h0000030A;
        RAM_data[119] <= 32'h0000023E;
        RAM_data[120] <= 32'h00000062;
        RAM_data[121] <= 32'h00000201;
        RAM_data[122] <= 32'h000003DB;
        RAM_data[123] <= 32'h00000123;
        RAM_data[124] <= 32'h000000A2;
        RAM_data[125] <= 32'h0000027D;
        RAM_data[126] <= 32'h00000164;
        RAM_data[127] <= 32'h00000300;
        RAM_data[128] <= 32'h00000290;

		for (i = 129; i < RAM_SIZE; i = i + 1)
			RAM_data[i] <= 32'h00000000;
		end
		else if (MemWrite & ~Address[30])
			RAM_data[Address[RAM_SIZE_BIT + 1:2]] <= Write_data;
			
endmodule
