==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from aes.c:1:
aes.c:164:18: error: use of undeclared identifier 'cnt'
 for (j = 0; j < cnt; j += 4)
                 ^
aes.c:173:7: error: use of undeclared identifier 's'
 for (s = cnt; s < cnt2; s+=4)
      ^
aes.c:173:11: error: use of undeclared identifier 'cnt'
 for (s = cnt; s < cnt2; s+=4)
          ^
aes.c:173:16: error: use of undeclared identifier 's'
 for (s = cnt; s < cnt2; s+=4)
               ^
aes.c:173:20: error: use of undeclared identifier 'cnt2'
 for (s = cnt; s < cnt2; s+=4)
                   ^
aes.c:173:26: error: use of undeclared identifier 's'
 for (s = cnt; s < cnt2; s+=4)
                         ^
aes.c:176:8: error: use of undeclared identifier 's'
   k = s-4;
       ^
aes.c:183:7: error: use of undeclared identifier 's'
  if (s % cnt == 0)
      ^
aes.c:183:11: error: use of undeclared identifier 'cnt'
  if (s % cnt == 0)
          ^
aes.c:207:31: error: use of undeclared identifier 's'
   tempa[0] = tempa[0] ^ Rcon[s / cnt];
                              ^
aes.c:207:35: error: use of undeclared identifier 'cnt'
   tempa[0] = tempa[0] ^ Rcon[s / cnt];
                                  ^
aes.c:221:7: error: use of undeclared identifier 's'
  j = s;
      ^
aes.c:222:7: error: use of undeclared identifier 's'
  k = s - cnt;
      ^
aes.c:222:11: error: use of undeclared identifier 'cnt'
  k = s - cnt;
          ^
14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5234 ; free virtual = 18184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5234 ; free virtual = 18184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:486).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:477).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:479).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5232 ; free virtual = 18183
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5232 ; free virtual = 18183
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (aes.c:473) in function 'InvCipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:256) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:259) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:393) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (aes.c:371) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:393) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-131] Reshaping array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:463)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5213 ; free virtual = 18164
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5219 ; free virtual = 18163
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.93 seconds; current allocated memory: 117.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 117.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.579ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvCipher' consists of the following:
	'load' operation ('rsbox_load_16', aes.c:399->aes.c:477) on array 'rsbox' [73]  (2.66 ns)
	'xor' operation ('xor_ln261_32', aes.c:261->aes.c:478) [138]  (0.66 ns)
	'call' operation ('tmp1', aes.c:379->aes.c:479) to 'xtime' [169]  (0.757 ns)
	'call' operation ('tmp_2', aes.c:379->aes.c:479) to 'xtime' [170]  (0.757 ns)
	'call' operation ('tmp_5', aes.c:379->aes.c:479) to 'xtime' [171]  (0.757 ns)
	'xor' operation ('xor_ln379_5', aes.c:379->aes.c:479) [186]  (0 ns)
	'xor' operation ('xor_ln379_8', aes.c:379->aes.c:479) [189]  (0.66 ns)
	'xor' operation ('xor_ln379_9', aes.c:379->aes.c:479) [190]  (0.66 ns)
	'phi' operation ('state', aes.c:382->aes.c:479) with incoming values : ('tmp_40', aes.c:261->aes.c:468) ('tmp_119', aes.c:382->aes.c:479) [62]  (0 ns)
	'getelementptr' operation ('rsbox_addr_16', aes.c:399->aes.c:477) [72]  (0 ns)
	'load' operation ('rsbox_load_16', aes.c:399->aes.c:477) on array 'rsbox' [73]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 119.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 120.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 121.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 124.057 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.40 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5188 ; free virtual = 18140
INFO: [VHDL 208-304] Generating VHDL RTL for InvCipher.
INFO: [VLOG 209-307] Generating Verilog RTL for InvCipher.
INFO: [HLS 200-112] Total elapsed time: 27.94 seconds; peak allocated memory: 124.057 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7859 ; free virtual = 19264
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7859 ; free virtual = 19264
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:486).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:477).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7856 ; free virtual = 19262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7857 ; free virtual = 19262
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvMixColumns' (aes.c:366).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (aes.c:473) in function 'InvCipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:371) in function 'InvMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:256) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:259) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:393) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:393) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-131] Reshaping array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:366)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7838 ; free virtual = 19243
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7827 ; free virtual = 19234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.52 seconds; current allocated memory: 127.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 127.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvMixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 127.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 128.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.579ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvCipher' consists of the following:
	'load' operation ('rsbox_load_16', aes.c:399->aes.c:477) on array 'rsbox' [85]  (2.66 ns)
	'xor' operation ('xor_ln261_32', aes.c:261->aes.c:478) [138]  (0.66 ns)
	'call' operation ('call_ret', aes.c:261->aes.c:478) to 'InvMixColumns' [170]  (3.59 ns)
	'phi' operation ('empty', aes.c:261->aes.c:478) with incoming values : ('tmp_1', aes.c:261->aes.c:468) ('call_ret', aes.c:261->aes.c:478) [62]  (0 ns)
	'getelementptr' operation ('rsbox_addr_16', aes.c:399->aes.c:477) [84]  (0 ns)
	'load' operation ('rsbox_load_16', aes.c:399->aes.c:477) on array 'rsbox' [85]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 129.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 130.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 131.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 132.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: aes.c:165:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: aes.c:171:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file aes.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2125 ; free virtual = 16859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2125 ; free virtual = 16859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2111 ; free virtual = 16859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2111 ; free virtual = 16859
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'Key' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
WARNING: [XFORM 203-713] All the elements of global array 'RoundKey' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'KeyExpansion', detected/extracted 1 process function(s): 
	 'Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:172:3) to (aes.c:171:26) in function 'Loop_1_proc'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2096 ; free virtual = 16842
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2095 ; free virtual = 16842
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_addr_6_write_ln223', aes.c:223) of variable 'tmp_7', aes.c:223 on array 'RoundKey' and 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_addr_6_write_ln223', aes.c:223) of variable 'tmp_7', aes.c:223 on array 'RoundKey' and 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_addr_6_write_ln223', aes.c:223) of variable 'tmp_7', aes.c:223 on array 'RoundKey' and 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_addr_6_write_ln224', aes.c:224) of variable 'tmp_10', aes.c:224 on array 'RoundKey' and 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_2', aes.c:203) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.2 seconds; current allocated memory: 115.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 116.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 116.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 116.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 118.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 121.578 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.94 MHz
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2110 ; free virtual = 16853
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2110 ; free virtual = 16853
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2106 ; free virtual = 16853
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2106 ; free virtual = 16853
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'Key' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'KeyExpansion' (aes.c:152)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2082 ; free virtual = 16830
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2078 ; free virtual = 16825
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Key_load_2', aes.c:165) on array 'Key' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Key'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('RoundKey_addr_4_write_ln224', aes.c:224) of variable 'tmp_20', aes.c:224 on array 'RoundKey' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 22, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.84 seconds; current allocated memory: 118.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 123.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 132.823 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 121.37 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2095 ; free virtual = 16839
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2095 ; free virtual = 16839
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2090 ; free virtual = 16838
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2091 ; free virtual = 16839
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'Key' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'KeyExpansion' (aes.c:152)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2068 ; free virtual = 16817
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2090 ; free virtual = 16835
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2090 ; free virtual = 16835
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2086 ; free virtual = 16833
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2087 ; free virtual = 16833
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'Key' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'KeyExpansion' (aes.c:152)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2063 ; free virtual = 16811
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2074 ; free virtual = 16819
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2074 ; free virtual = 16819
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2069 ; free virtual = 16818
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2069 ; free virtual = 16818
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-11] Balancing expressions in function 'KeyExpansion' (aes.c:152)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2048 ; free virtual = 16797
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2042 ; free virtual = 16792
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Key_0_load_2', aes.c:165) on array 'Key_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Key_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('RoundKey_0_addr_4_write_ln220', aes.c:220) of variable 'xor_ln220', aes.c:220 on array 'RoundKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 22, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.69 seconds; current allocated memory: 118.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 123.853 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1496 ; free virtual = 16336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1496 ; free virtual = 16336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1493 ; free virtual = 16335
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1493 ; free virtual = 16335
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1474 ; free virtual = 16318
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1473 ; free virtual = 16317
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_8_write_ln219', aes.c:219) of variable 'xor_ln219_3', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load_4', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_3_addr_8_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_3' and 'load' operation ('RoundKey_3_load', aes.c:181) on array 'RoundKey_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_0_load_1', aes.c:219) on array 'RoundKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_3_load_1', aesl_mux_load.4[64 x i8]P.i8.i64:11->aes.c:200) on array 'sbox_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_0_load', aesl_mux_load.4[64 x i8]P.i8.i64:2->aes.c:199) on array 'sbox_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.89 seconds; current allocated memory: 106.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 108.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 109.765 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1374 ; free virtual = 16216
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1374 ; free virtual = 16216
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1375 ; free virtual = 16214
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1375 ; free virtual = 16214
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1354 ; free virtual = 16198
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1354 ; free virtual = 16197
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_8_write_ln219', aes.c:219) of variable 'xor_ln219_3', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load_4', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_3_addr_8_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_3' and 'load' operation ('RoundKey_3_load', aes.c:181) on array 'RoundKey_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_0_load_1', aes.c:219) on array 'RoundKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_3_load_1', aesl_mux_load.4[64 x i8]P.i8.i64:11->aes.c:200) on array 'sbox_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_0_load', aesl_mux_load.4[64 x i8]P.i8.i64:2->aes.c:199) on array 'sbox_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.76 seconds; current allocated memory: 106.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 108.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 109.767 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1361 ; free virtual = 16204
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1361 ; free virtual = 16204
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1355 ; free virtual = 16203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1355 ; free virtual = 16203
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1339 ; free virtual = 16186
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1336 ; free virtual = 16184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_8_write_ln219', aes.c:219) of variable 'xor_ln219_3', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load_4', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_3_addr_8_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_3' and 'load' operation ('RoundKey_3_load', aes.c:181) on array 'RoundKey_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_0_load_1', aes.c:219) on array 'RoundKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_13_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:201) on array 'sbox_13' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.29 seconds; current allocated memory: 109.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 112.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1328 ; free virtual = 16172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1328 ; free virtual = 16172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1323 ; free virtual = 16171
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1323 ; free virtual = 16171
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1305 ; free virtual = 16153
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1304 ; free virtual = 16152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_1_write_ln219', aes.c:219) of variable 'xor_ln219', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:181) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:201) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.7 seconds; current allocated memory: 112.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 118.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 120.849 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1327 ; free virtual = 16174
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1327 ; free virtual = 16174
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1322 ; free virtual = 16173
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1322 ; free virtual = 16174
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Rcon'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1304 ; free virtual = 16156
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1303 ; free virtual = 16154
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln219', aes.c:219) of variable 'xor_ln219', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:181) on array 'RoundKey_15'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:181) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.66 seconds; current allocated memory: 112.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 111.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_mux_164_8_1_1' to 'KeyExpansion_mux_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'KeyExpansion_mux_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 114.202 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1320 ; free virtual = 16167
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1320 ; free virtual = 16167
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1317 ; free virtual = 16166
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1317 ; free virtual = 16166
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1297 ; free virtual = 16148
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1296 ; free virtual = 16147
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_1_write_ln219', aes.c:219) of variable 'xor_ln219', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:181) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:201) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.68 seconds; current allocated memory: 112.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 118.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 120.846 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1293 ; free virtual = 16152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1293 ; free virtual = 16152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1277 ; free virtual = 16151
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1277 ; free virtual = 16151
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:171) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1258 ; free virtual = 16133
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1257 ; free virtual = 16132
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_1_write_ln218', aes.c:218) of variable 'xor_ln218', aes.c:218 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:218) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln221', aes.c:221) of variable 'xor_ln221_3', aes.c:221 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:180) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.85 seconds; current allocated memory: 112.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 118.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 120.844 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1297 ; free virtual = 16145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1297 ; free virtual = 16145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1293 ; free virtual = 16145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1293 ; free virtual = 16145
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:171) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1273 ; free virtual = 16125
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1268 ; free virtual = 16122
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln218', aes.c:218) of variable 'xor_ln218', aes.c:218 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:218) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln221', aes.c:221) of variable 'xor_ln221_3', aes.c:221 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:180) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.42 seconds; current allocated memory: 110.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 112.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 115.045 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1084 ; free virtual = 15940
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1085 ; free virtual = 15940
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1082 ; free virtual = 15939
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1082 ; free virtual = 15939
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1062 ; free virtual = 15919
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1059 ; free virtual = 15917
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.83 seconds; current allocated memory: 110.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 112.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 115.045 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1066 ; free virtual = 15922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1066 ; free virtual = 15922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1036 ; free virtual = 15921
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1036 ; free virtual = 15921
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1015 ; free virtual = 15901
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1139 ; free virtual = 16005
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1139 ; free virtual = 16005
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1124 ; free virtual = 16004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1124 ; free virtual = 16004
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1097 ; free virtual = 15984
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1105 ; free virtual = 15982
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.62 seconds; current allocated memory: 110.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 112.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 115.046 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1155 ; free virtual = 16011
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1155 ; free virtual = 16011
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1149 ; free virtual = 16009
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1149 ; free virtual = 16010
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1126 ; free virtual = 15989
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1124 ; free virtual = 15987
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.36 seconds; current allocated memory: 110.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 112.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 115.044 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7500 ; free virtual = 18744
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7500 ; free virtual = 18744
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7497 ; free virtual = 18743
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7498 ; free virtual = 18743
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7478 ; free virtual = 18724
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7457 ; free virtual = 18703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.38 seconds; current allocated memory: 139.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 140.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 140.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 141.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 142.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 142.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 143.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_1632_8_1_1' to 'Cipher_mux_1632_8bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_1632_8bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 145.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 149.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 154.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7487 ; free virtual = 18732
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7487 ; free virtual = 18732
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7486 ; free virtual = 18732
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7486 ; free virtual = 18732
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7466 ; free virtual = 18713
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7445 ; free virtual = 18692
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.29 seconds; current allocated memory: 138.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 139.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 140.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 141.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 142.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 144.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 147.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 151.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7459 ; free virtual = 18704
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7459 ; free virtual = 18704
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7456 ; free virtual = 18702
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7456 ; free virtual = 18702
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:308)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7436 ; free virtual = 18683
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7417 ; free virtual = 18664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.35 seconds; current allocated memory: 135.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 136.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 136.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 136.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 136.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 137.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 137.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 137.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 138.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 140.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 141.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 144.050 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 180.78 MHz
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7301 ; free virtual = 18570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7301 ; free virtual = 18570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7331 ; free virtual = 18594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7331 ; free virtual = 18594
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:413) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:308)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7307 ; free virtual = 18571
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7267 ; free virtual = 18544
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.35 seconds; current allocated memory: 138.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 139.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 140.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 140.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 141.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 142.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 144.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 147.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 151.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6973 ; free virtual = 18269
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6973 ; free virtual = 18269
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6973 ; free virtual = 18268
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6972 ; free virtual = 18267
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6953 ; free virtual = 18250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6933 ; free virtual = 18229
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.88 seconds; current allocated memory: 138.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 140.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 141.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 142.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 143.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 146.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 150.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7093 ; free virtual = 18364
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7093 ; free virtual = 18364
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7092 ; free virtual = 18362
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7092 ; free virtual = 18362
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7071 ; free virtual = 18343
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7051 ; free virtual = 18323
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'AddRoundKey_label38'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.97 seconds; current allocated memory: 138.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 139.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 140.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 141.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 142.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 144.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 147.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 151.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7076 ; free virtual = 18346
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7076 ; free virtual = 18346
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7073 ; free virtual = 18345
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7073 ; free virtual = 18345
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7052 ; free virtual = 18324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7032 ; free virtual = 18304
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.22 seconds; current allocated memory: 138.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 139.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 140.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 141.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 142.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 144.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 147.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 151.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6977 ; free virtual = 18280
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6977 ; free virtual = 18280
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6972 ; free virtual = 18279
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6972 ; free virtual = 18279
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:413) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:308)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6952 ; free virtual = 18259
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6931 ; free virtual = 18239
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
WARNING: [SYN 201-223] Checking resource limit in 'AddRoundKey': cannot find any operation of 'ADD'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.94 seconds; current allocated memory: 138.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 139.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 140.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 141.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 142.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 144.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 147.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 151.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6970 ; free virtual = 18247
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6970 ; free virtual = 18248
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6966 ; free virtual = 18246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6966 ; free virtual = 18245
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6945 ; free virtual = 18226
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6925 ; free virtual = 18205
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.12 seconds; current allocated memory: 138.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 140.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 141.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 142.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 144.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 147.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 151.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6395 ; free virtual = 18156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6395 ; free virtual = 18156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6393 ; free virtual = 18155
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6392 ; free virtual = 18155
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:263) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:415) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:427) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:310)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6371 ; free virtual = 18134
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6358 ; free virtual = 18122
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.85 seconds; current allocated memory: 128.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 128.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 128.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 129.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 130.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 131.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 132.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 135.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6391 ; free virtual = 18152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6391 ; free virtual = 18152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6389 ; free virtual = 18151
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6389 ; free virtual = 18151
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:415) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:310)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6370 ; free virtual = 18133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6349 ; free virtual = 18112
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.07 seconds; current allocated memory: 138.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 138.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 141.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 142.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 143.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 146.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 149.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6340 ; free virtual = 18103
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6340 ; free virtual = 18103
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6338 ; free virtual = 18103
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6338 ; free virtual = 18102
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:415) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:310)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6319 ; free virtual = 18084
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6298 ; free virtual = 18064
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.3 seconds; current allocated memory: 138.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 139.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 140.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 141.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 142.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 143.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 146.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 149.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6321 ; free virtual = 18096
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6321 ; free virtual = 18096
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6308 ; free virtual = 18095
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6308 ; free virtual = 18095
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:263) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:415) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:427) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:310)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6283 ; free virtual = 18077
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6274 ; free virtual = 18066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.12 seconds; current allocated memory: 128.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 128.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 128.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 129.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 130.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 131.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 132.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 135.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6317 ; free virtual = 18082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6317 ; free virtual = 18082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6315 ; free virtual = 18082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:429) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6315 ; free virtual = 18082
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:416) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:416) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:429) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6295 ; free virtual = 18064
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6274 ; free virtual = 18044
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.98 seconds; current allocated memory: 137.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 138.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 139.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 141.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 142.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 147.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18032
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18032
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6276 ; free virtual = 18058
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6276 ; free virtual = 18058
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:417) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:312)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6260 ; free virtual = 18038
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6241 ; free virtual = 18019
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.17 seconds; current allocated memory: 137.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 138.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 138.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 141.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 142.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 144.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 147.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6275 ; free virtual = 18047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6275 ; free virtual = 18047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6269 ; free virtual = 18047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6269 ; free virtual = 18047
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:417) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18029
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6230 ; free virtual = 18008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.84 seconds; current allocated memory: 137.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 139.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 141.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 142.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 144.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 147.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6283 ; free virtual = 18056
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6283 ; free virtual = 18056
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6280 ; free virtual = 18056
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6280 ; free virtual = 18056
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:417) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6259 ; free virtual = 18038
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6245 ; free virtual = 18024
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.84 seconds; current allocated memory: 137.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 138.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 140.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 142.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 144.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 147.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6259 ; free virtual = 18033
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6259 ; free virtual = 18033
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6256 ; free virtual = 18032
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:321) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:431) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6254 ; free virtual = 18031
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:418) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:418) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:321) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:431) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:312)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6233 ; free virtual = 18012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6212 ; free virtual = 17992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.04 seconds; current allocated memory: 137.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 139.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 141.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 142.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 144.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 147.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18024
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18024
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6247 ; free virtual = 18024
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6247 ; free virtual = 18024
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:417) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6226 ; free virtual = 18005
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6206 ; free virtual = 17985
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.91 seconds; current allocated memory: 137.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 138.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 139.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 142.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 144.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 147.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
WARNING: [HLS 200-40] In file included from aes.c:1:
aes.c:337:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][0] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:338:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][1] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:339:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][2] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:340:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][3] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
4 warnings generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
WARNING: [HLS 200-40] In file included from aes.c:1:
aes.c:337:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][0] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:338:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][1] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:339:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][2] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:340:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][3] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
4 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6196 ; free virtual = 17987
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6196 ; free virtual = 17987
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6186 ; free virtual = 17987
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6186 ; free virtual = 17987
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
WARNING: [XFORM 203-105] Cannot partition array 'Tm' (aes.c:315): unsupported array access (aes.c:337:21) (reinterpret, etc.).
WARNING: [XFORM 203-105] Cannot partition array 'Tm' (aes.c:315): unsupported array access (aes.c:337:21) (reinterpret, etc.).
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:434) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'Tm' (aes.c:315) completely based on array size.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'Tm' (aes.c:315) completely based on array size.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6162 ; free virtual = 17968
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6143 ; free virtual = 17948
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.15 seconds; current allocated memory: 137.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 138.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 140.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 140.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 142.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 144.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 147.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6141 ; free virtual = 17930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6141 ; free virtual = 17930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6135 ; free virtual = 17930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6135 ; free virtual = 17930
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:434) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6117 ; free virtual = 17911
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6096 ; free virtual = 17891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.89 seconds; current allocated memory: 137.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 138.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 139.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 139.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 142.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 147.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6102 ; free virtual = 17904
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6102 ; free virtual = 17904
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6089 ; free virtual = 17903
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6088 ; free virtual = 17903
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:434) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6072 ; free virtual = 17886
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6051 ; free virtual = 17865
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.47 seconds; current allocated memory: 137.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 138.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 140.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 141.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 142.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 144.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 147.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6095 ; free virtual = 17885
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6095 ; free virtual = 17885
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6089 ; free virtual = 17884
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:436) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6089 ; free virtual = 17884
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:436) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6070 ; free virtual = 17866
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6050 ; free virtual = 17845
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.88 seconds; current allocated memory: 137.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 142.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 147.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6091 ; free virtual = 17882
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6091 ; free virtual = 17882
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6088 ; free virtual = 17882
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:436) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6088 ; free virtual = 17881
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:318) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:436) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6066 ; free virtual = 17861
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6046 ; free virtual = 17842
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.76 seconds; current allocated memory: 137.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 141.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 142.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 147.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6063 ; free virtual = 17878
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6063 ; free virtual = 17878
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6059 ; free virtual = 17871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6059 ; free virtual = 17871
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:258).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:311).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (aes.c:238).
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:318) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6029 ; free virtual = 17847
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6020 ; free virtual = 17838
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.83 seconds; current allocated memory: 137.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 138.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 138.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 139.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Loop: Cipher_label33): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'extractvalue' operation ('state_3_3_ret7', aes.c:439) and 'call' operation ('call_ret4', aes.c:436) to 'SubBytes'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 140.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 141.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 142.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 145.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6348 ; free virtual = 18162
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6348 ; free virtual = 18162
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6392 ; free virtual = 18203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6392 ; free virtual = 18203
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:258).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:311).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (aes.c:238).
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:318) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6365 ; free virtual = 18181
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6343 ; free virtual = 18159
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.8 seconds; current allocated memory: 137.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 138.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 138.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 139.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Loop: Cipher_label33): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'extractvalue' operation ('state_3_3_ret7', aes.c:439) and 'call' operation ('call_ret4', aes.c:436) to 'SubBytes'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 140.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 141.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 142.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 145.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6360 ; free virtual = 18178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6360 ; free virtual = 18178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6361 ; free virtual = 18178
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6360 ; free virtual = 18178
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:258).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:311).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (aes.c:238).
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:318) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:436) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6332 ; free virtual = 18150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6320 ; free virtual = 18138
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.91 seconds; current allocated memory: 127.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 128.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 128.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 129.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Loop: Cipher_label33): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'extractvalue' operation ('state_3_3_ret7', aes.c:439) and 'zext' operation ('zext_ln269_31', aes.c:269->aes.c:436).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state[2][0]', aes.c:269->aes.c:436) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 130.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 131.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 132.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 135.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6138 ; free virtual = 17956
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6138 ; free virtual = 17956
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:429).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6127 ; free virtual = 17945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:327) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6127 ; free virtual = 17945
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:259).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:312).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:319) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:316) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:424) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:424) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:327) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:312)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6152 ; free virtual = 17970
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6146 ; free virtual = 17964
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.05 seconds; current allocated memory: 118.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 118.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 120.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 121.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 122.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6351 ; free virtual = 18175
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6351 ; free virtual = 18175
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:441).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6339 ; free virtual = 18164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:328) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6338 ; free virtual = 18163
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:259).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:436) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:320) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:328) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:438) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6304 ; free virtual = 18134
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6300 ; free virtual = 18130
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.03 seconds; current allocated memory: 118.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 118.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 119.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 121.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 122.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6296 ; free virtual = 18119
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6296 ; free virtual = 18119
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:431).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6324 ; free virtual = 18160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:329->aes.c:441) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6320 ; free virtual = 18159
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:259).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:437) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:321) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:426) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:329->aes.c:441) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:426)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6292 ; free virtual = 18135
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6291 ; free virtual = 18132
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.35 seconds; current allocated memory: 109.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 111.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 113.466 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6272 ; free virtual = 18093
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6329 ; free virtual = 18142
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6329 ; free virtual = 18142
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:431).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:439).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6319 ; free virtual = 18135
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:329->aes.c:441) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6318 ; free virtual = 18134
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:437) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:321) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:426) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:329->aes.c:441) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:426)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6298 ; free virtual = 18117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6290 ; free virtual = 18109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.12 seconds; current allocated memory: 109.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 111.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 113.397 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6271 ; free virtual = 18091
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6311 ; free virtual = 18124
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6311 ; free virtual = 18124
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:431).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:439).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:440).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6308 ; free virtual = 18125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:329) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6301 ; free virtual = 18118
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:437) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:321) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:426) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:329) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6277 ; free virtual = 18096
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6275 ; free virtual = 18094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.97 seconds; current allocated memory: 118.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 118.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 119.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 121.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 122.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6256 ; free virtual = 18094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6256 ; free virtual = 18094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:431).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:439).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:440).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18091
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:329) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18090
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:437) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:321) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:426) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:329) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6219 ; free virtual = 18063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6219 ; free virtual = 18063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.94 seconds; current allocated memory: 118.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 118.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 119.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 121.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 122.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6235 ; free virtual = 18076
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6235 ; free virtual = 18076
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:444).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:441).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:442).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6228 ; free virtual = 18071
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6226 ; free virtual = 18070
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:439) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6199 ; free virtual = 18046
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6187 ; free virtual = 18034
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.19 seconds; current allocated memory: 118.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 118.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 119.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 121.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 122.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6208 ; free virtual = 18049
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6208 ; free virtual = 18049
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:444).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:441).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6201 ; free virtual = 18045
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:331->aes.c:443) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6200 ; free virtual = 18044
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:439) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:331->aes.c:443) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:428)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6179 ; free virtual = 18026
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6170 ; free virtual = 18018
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.19 seconds; current allocated memory: 109.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 111.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 113.440 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6203 ; free virtual = 18044
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6203 ; free virtual = 18044
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:434).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6194 ; free virtual = 18038
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6191 ; free virtual = 18038
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:440) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6170 ; free virtual = 18017
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6161 ; free virtual = 18008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.97 seconds; current allocated memory: 118.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 118.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 119.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 121.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 122.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6202 ; free virtual = 18043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6202 ; free virtual = 18043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:434).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6195 ; free virtual = 18040
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6195 ; free virtual = 18039
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:440) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6163 ; free virtual = 18010
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6165 ; free virtual = 18012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.14 seconds; current allocated memory: 118.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 118.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 119.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 121.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 122.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6193 ; free virtual = 18054
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6193 ; free virtual = 18054
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:434).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6162 ; free virtual = 18033
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6167 ; free virtual = 18033
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:440) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6150 ; free virtual = 18013
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6140 ; free virtual = 18014
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.07 seconds; current allocated memory: 118.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 118.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 119.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 121.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 122.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6202 ; free virtual = 18044
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6202 ; free virtual = 18044
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:434).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6183 ; free virtual = 18028
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6181 ; free virtual = 18028
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:440) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6159 ; free virtual = 18007
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6157 ; free virtual = 18005
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
WARNING: [SYN 201-223] Checking resource limit in 'Cipher': cannot find any operation of 'MUX'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.48 seconds; current allocated memory: 118.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 118.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 119.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 121.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 122.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6133 ; free virtual = 18031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6133 ; free virtual = 18031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6129 ; free virtual = 18031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6131 ; free virtual = 18030
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (aes.c:428).
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label33' (aes.c:440) in function 'Cipher' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6105 ; free virtual = 18007
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6100 ; free virtual = 18003
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.37 seconds; current allocated memory: 125.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 125.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Cipher'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:252->aes.c:452) and wire read on port 'state_0_0' (aes.c:252->aes.c:433).
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:252->aes.c:452) and wire read on port 'state_0_0' (aes.c:252->aes.c:433).
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:252->aes.c:452) and wire read on port 'state_0_0' (aes.c:252->aes.c:433).
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:252->aes.c:452) and wire read on port 'state_0_0' (aes.c:252->aes.c:433).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_7', aes.c:270->aes.c:442) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.97 seconds; current allocated memory: 129.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 133.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 135.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6126 ; free virtual = 18023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6126 ; free virtual = 18023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:443).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6119 ; free virtual = 18021
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6119 ; free virtual = 18021
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:438) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6099 ; free virtual = 18002
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6097 ; free virtual = 18001
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.99 seconds; current allocated memory: 118.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 118.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 119.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 121.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 122.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5201 ; free virtual = 17178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5201 ; free virtual = 17178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5221 ; free virtual = 17200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5221 ; free virtual = 17200
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5202 ; free virtual = 17182
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5176 ; free virtual = 17156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.26 seconds; current allocated memory: 138.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 140.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 141.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 142.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 144.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 147.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 151.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5027 ; free virtual = 17050
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5027 ; free virtual = 17050
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:443).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5022 ; free virtual = 17050
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5022 ; free virtual = 17050
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:438) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5002 ; free virtual = 17031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5000 ; free virtual = 17029
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.78 seconds; current allocated memory: 118.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 118.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 119.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 121.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 122.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4987 ; free virtual = 17020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4987 ; free virtual = 17020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4978 ; free virtual = 17019
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:429) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4978 ; free virtual = 17019
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:416) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:416) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:429) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4965 ; free virtual = 17000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4944 ; free virtual = 16980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.37 seconds; current allocated memory: 137.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 138.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 139.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 142.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 147.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4965 ; free virtual = 17018
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4965 ; free virtual = 17018
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:443).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4961 ; free virtual = 17017
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4962 ; free virtual = 17016
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:438) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4942 ; free virtual = 16997
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4940 ; free virtual = 16996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.03 seconds; current allocated memory: 118.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 118.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 119.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 121.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 122.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5121 ; free virtual = 17135
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5121 ; free virtual = 17135
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:443).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5123 ; free virtual = 17139
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5121 ; free virtual = 17137
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:438) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5101 ; free virtual = 17117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5099 ; free virtual = 17116
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.77 seconds; current allocated memory: 118.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 118.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 119.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 121.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 122.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5350 ; free virtual = 17344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5350 ; free virtual = 17344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5348 ; free virtual = 17344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5348 ; free virtual = 17344
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:376) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5329 ; free virtual = 17325
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5312 ; free virtual = 17309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.34 seconds; current allocated memory: 129.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 130.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 131.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 132.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 133.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 135.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 139.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5306 ; free virtual = 17314
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5306 ; free virtual = 17314
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5303 ; free virtual = 17313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Multiply' (aes.c:346) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-602] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:469) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5303 ; free virtual = 17313
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Multiply' (aes.c:346) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Multiply' (aes.c:343)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5283 ; free virtual = 17293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5263 ; free virtual = 17274
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.35 seconds; current allocated memory: 138.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 139.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 139.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 140.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 141.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 143.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 145.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 147.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 149.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5334 ; free virtual = 17342
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5334 ; free virtual = 17342
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5331 ; free virtual = 17342
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5331 ; free virtual = 17341
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:376) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5307 ; free virtual = 17321
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5295 ; free virtual = 17309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.32 seconds; current allocated memory: 129.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 130.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 131.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 132.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 133.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 135.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 139.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5423 ; free virtual = 17461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5423 ; free virtual = 17461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5418 ; free virtual = 17459
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5418 ; free virtual = 17459
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:376) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5395 ; free virtual = 17439
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5383 ; free virtual = 17427
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.23 seconds; current allocated memory: 129.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 130.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 130.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 131.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 132.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 133.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 135.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 139.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5535 ; free virtual = 17581
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5535 ; free virtual = 17581
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5530 ; free virtual = 17579
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Multiply' (aes.c:346) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-602] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:469) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5530 ; free virtual = 17579
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Multiply' (aes.c:346) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Multiply' (aes.c:343)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5507 ; free virtual = 17559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5487 ; free virtual = 17539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.31 seconds; current allocated memory: 138.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 139.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 140.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 141.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 143.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 145.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 147.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 149.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
