TimeQuest Timing Analyzer report for sd_audio
Wed Nov 11 21:37:16 2015
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 12. Slow 1200mV 85C Model Setup: 'clk_50m'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk_50m'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 32. Slow 1200mV 0C Model Setup: 'clk_50m'
 33. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'clk_50m'
 35. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 0C Model Metastability Report
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 51. Fast 1200mV 0C Model Setup: 'clk_50m'
 52. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'clk_50m'
 54. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Fast 1200mV 0C Model Metastability Report
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; sd_audio                                          ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE30F23C8                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------+
; clk_50m                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_50m }                                               ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { mywav:mywav_inst|reg_config:reg_config_inst|clock_20k } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50m ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 66.37 MHz  ; 66.37 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 124.38 MHz ; 124.38 MHz      ; clk_50m                                               ;      ;
; 268.24 MHz ; 268.24 MHz      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -2.728 ; -59.093       ;
; clk_50m                                               ; -0.016 ; -0.016        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 12.467 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_50m                                               ; -0.269 ; -0.269        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.450  ; 0.000         ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.451  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.487 ; -47.584       ;
; clk_50m                                               ; 9.639  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 19.688 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.728 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.647      ;
; -2.650 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.569      ;
; -2.322 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.241      ;
; -2.306 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.225      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.191      ;
; -2.190 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.109      ;
; -2.154 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 3.073      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.055 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.974      ;
; -2.046 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.965      ;
; -1.980 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.899      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.972 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.891      ;
; -1.966 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.885      ;
; -1.966 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.885      ;
; -1.957 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.876      ;
; -1.917 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.837      ;
; -1.899 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.818      ;
; -1.881 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.800      ;
; -1.881 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.800      ;
; -1.881 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.800      ;
; -1.881 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.800      ;
; -1.881 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.800      ;
; -1.881 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.800      ;
; -1.720 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.639      ;
; -1.718 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.637      ;
; -1.711 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.630      ;
; -1.697 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.616      ;
; -1.697 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.616      ;
; -1.697 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.616      ;
; -1.697 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.616      ;
; -1.697 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.616      ;
; -1.697 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.616      ;
; -1.678 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.598      ;
; -1.678 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.597      ;
; -1.668 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.588      ;
; -1.667 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.586      ;
; -1.666 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.585      ;
; -1.665 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.584      ;
; -1.665 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.584      ;
; -1.637 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.556      ;
; -1.622 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.541      ;
; -1.621 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.541      ;
; -1.594 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.514      ;
; -1.592 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.512      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.575 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.494      ;
; -1.565 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.484      ;
; -1.565 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.485      ;
; -1.550 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 2.470      ;
; -1.550 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 2.469      ;
; -1.535 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 2.453      ;
; -1.535 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 2.453      ;
; -1.535 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 2.453      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.016 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.500        ; 2.856      ; 3.624      ;
; 0.550  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 1.000        ; 2.856      ; 3.558      ;
; 11.806 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.842      ; 11.004     ;
; 11.823 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.847      ; 10.992     ;
; 11.960 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.223      ; 8.311      ;
; 12.175 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.228      ; 8.101      ;
; 12.217 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.226      ; 8.057      ;
; 12.248 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.241      ; 8.041      ;
; 12.254 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.847      ; 10.561     ;
; 12.255 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.225      ; 8.018      ;
; 12.273 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.244      ; 8.019      ;
; 12.277 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.239      ; 8.010      ;
; 12.279 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.244      ; 8.013      ;
; 12.300 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.220      ; 7.968      ;
; 12.474 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 7.805      ;
; 12.505 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.246      ; 7.789      ;
; 12.512 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.230      ; 7.766      ;
; 12.530 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.249      ; 7.767      ;
; 12.534 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.244      ; 7.758      ;
; 12.536 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.249      ; 7.761      ;
; 12.557 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.225      ; 7.716      ;
; 12.637 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.844      ; 10.175     ;
; 12.648 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.826      ; 10.146     ;
; 12.652 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.823      ; 10.139     ;
; 12.714 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.829      ; 10.083     ;
; 12.752 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.828      ; 10.044     ;
; 12.752 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.229      ; 7.525      ;
; 12.855 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 7.057      ;
; 12.872 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 7.040      ;
; 12.897 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 7.015      ;
; 12.928 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.229      ; 7.349      ;
; 12.974 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 6.938      ;
; 13.024 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.229      ; 7.253      ;
; 13.077 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.514      ; 9.358      ;
; 13.087 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.229      ; 7.190      ;
; 13.087 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.084     ; 6.830      ;
; 13.112 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.084     ; 6.805      ;
; 13.114 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.514      ; 9.321      ;
; 13.138 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.226      ; 7.136      ;
; 13.146 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.514      ; 9.289      ;
; 13.151 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 6.761      ;
; 13.154 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.084     ; 6.763      ;
; 13.179 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 6.733      ;
; 13.183 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.229      ; 7.094      ;
; 13.189 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 6.723      ;
; 13.189 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.084     ; 6.728      ;
; 13.205 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.514      ; 9.230      ;
; 13.263 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.232      ; 7.017      ;
; 13.278 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 6.634      ;
; 13.294 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.247      ; 7.001      ;
; 13.301 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 6.978      ;
; 13.314 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.226      ; 6.960      ;
; 13.319 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.979      ;
; 13.325 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.973      ;
; 13.327 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 6.585      ;
; 13.327 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.229      ; 6.950      ;
; 13.366 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.084     ; 6.551      ;
; 13.375 ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.229      ; 6.902      ;
; 13.378 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.245      ; 6.915      ;
; 13.381 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.232      ; 6.899      ;
; 13.394 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.084     ; 6.523      ;
; 13.395 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.903      ;
; 13.408 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.232      ; 6.872      ;
; 13.410 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.226      ; 6.864      ;
; 13.412 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.247      ; 6.883      ;
; 13.419 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 6.860      ;
; 13.437 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.861      ;
; 13.446 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 6.833      ;
; 13.446 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.084     ; 6.471      ;
; 13.466 ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.229      ; 6.811      ;
; 13.473 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.226      ; 6.801      ;
; 13.493 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.084     ; 6.424      ;
; 13.494 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.514      ; 8.941      ;
; 13.518 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.247      ; 6.777      ;
; 13.526 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 6.386      ;
; 13.533 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.232      ; 6.747      ;
; 13.543 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.755      ;
; 13.548 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 6.364      ;
; 13.549 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.749      ;
; 13.552 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.089     ; 6.360      ;
; 13.561 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.514      ; 8.874      ;
; 13.564 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.247      ; 6.731      ;
; 13.567 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.232      ; 6.713      ;
; 13.569 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.226      ; 6.705      ;
; 13.571 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 6.708      ;
; 13.578 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.514      ; 8.857      ;
; 13.584 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.084     ; 6.333      ;
; 13.589 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.709      ;
; 13.595 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.703      ;
; 13.605 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 6.674      ;
; 13.635 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.232      ; 6.645      ;
; 13.646 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.231      ; 6.633      ;
; 13.662 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.514      ; 8.773      ;
; 13.677 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.247      ; 6.618      ;
; 13.679 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.232      ; 6.601      ;
; 13.691 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.226      ; 6.583      ;
; 13.702 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.596      ;
; 13.703 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.245      ; 6.590      ;
; 13.708 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.250      ; 6.590      ;
; 13.710 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.247      ; 6.585      ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.467 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.366      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.472 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.361      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.474 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.359      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.479 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.354      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.680 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.153      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.814 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.019      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 12.858 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.975      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.295 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.538      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.532 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.341      ;
; 13.551 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.322      ;
; 13.551 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.322      ;
; 13.551 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.322      ;
; 13.551 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.322      ;
; 13.551 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.322      ;
; 13.551 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.322      ;
; 13.551 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.322      ;
; 13.551 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.322      ;
; 13.551 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.322      ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.269 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.000        ; 2.967      ; 3.201      ;
; 0.194  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; -0.500       ; 2.967      ; 3.164      ;
; 0.451  ; ram_rw_control:ram_rw_control_inst|next_read_reg              ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.451  ; ram_rw_control:ram_rw_control_inst|myen                       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 0.746      ;
; 0.736  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.030      ;
; 0.744  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.039      ;
; 0.755  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.050      ;
; 0.759  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.054      ;
; 0.760  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.055      ;
; 0.760  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.055      ;
; 0.760  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.055      ;
; 0.760  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.055      ;
; 0.761  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.056      ;
; 0.762  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.057      ;
; 0.762  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.057      ;
; 0.762  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.057      ;
; 0.762  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.057      ;
; 0.763  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.058      ;
; 0.763  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.058      ;
; 0.764  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.059      ;
; 0.764  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.059      ;
; 0.764  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.059      ;
; 0.784  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.079      ;
; 0.785  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.080      ;
; 0.808  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.103      ;
; 0.874  ; ram_rw_control:ram_rw_control_inst|read_req_a                 ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.169      ;
; 0.906  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a          ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.200      ;
; 0.983  ; ram_rw_control:ram_rw_control_inst|read_req_a                 ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.082      ; 1.277      ;
; 1.045  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.416      ; 1.715      ;
; 1.045  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.415      ; 1.714      ;
; 1.046  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.399      ; 1.699      ;
; 1.055  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.396      ; 1.705      ;
; 1.058  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.399      ; 1.711      ;
; 1.065  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.415      ; 1.734      ;
; 1.079  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.415      ; 1.748      ;
; 1.080  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.380      ; 1.714      ;
; 1.083  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.378      ; 1.715      ;
; 1.086  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.395      ; 1.735      ;
; 1.100  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.399      ; 1.753      ;
; 1.107  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.402      ;
; 1.109  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.396      ; 1.759      ;
; 1.113  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.416      ; 1.783      ;
; 1.114  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.409      ;
; 1.114  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.409      ;
; 1.115  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.410      ;
; 1.115  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.410      ;
; 1.115  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.410      ;
; 1.116  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.411      ;
; 1.116  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.411      ;
; 1.120  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.395      ; 1.769      ;
; 1.122  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.417      ;
; 1.123  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.418      ;
; 1.123  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.418      ;
; 1.124  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.419      ;
; 1.124  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.419      ;
; 1.124  ; ram_rw_control:ram_rw_control_inst|read_req_b                 ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.084      ; 1.420      ;
; 1.125  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.420      ;
; 1.125  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.420      ;
; 1.125  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.420      ;
; 1.131  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.426      ;
; 1.132  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.427      ;
; 1.132  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.427      ;
; 1.133  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.428      ;
; 1.134  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.429      ;
; 1.134  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.429      ;
; 1.134  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.429      ;
; 1.138  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.433      ;
; 1.141  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.378      ; 1.773      ;
; 1.146  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.441      ;
; 1.155  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.450      ;
; 1.230  ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.395      ; 1.879      ;
; 1.245  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.540      ;
; 1.245  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.540      ;
; 1.246  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.541      ;
; 1.246  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.541      ;
; 1.246  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.541      ;
; 1.247  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.542      ;
; 1.247  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.542      ;
; 1.254  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.549      ;
; 1.254  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.549      ;
; 1.255  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.550      ;
; 1.255  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.550      ;
; 1.256  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.551      ;
; 1.256  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.551      ;
; 1.262  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.557      ;
; 1.262  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.086      ; 1.560      ;
; 1.262  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.416      ; 1.932      ;
; 1.263  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.558      ;
; 1.263  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.558      ;
; 1.264  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.559      ;
; 1.265  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.560      ;
; 1.265  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.560      ;
; 1.265  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.560      ;
; 1.269  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.564      ;
; 1.271  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.566      ;
; 1.272  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.567      ;
; 1.272  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.567      ;
; 1.273  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.568      ;
; 1.274  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.569      ;
; 1.274  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.083      ; 1.569      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.450 ; sd_read:sd_read_inst|data_come                      ; sd_read:sd_read_inst|data_come                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sd_read:sd_read_inst|cntb[1]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sd_read:sd_read_inst|cntb[2]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sd_read:sd_read_inst|read_finish                    ; sd_read:sd_read_inst|read_finish                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; sd_read:sd_read_inst|read_cnt[9]                    ; sd_read:sd_read_inst|read_cnt[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; ram_rw_control:ram_rw_control_inst|read_req         ; ram_rw_control:ram_rw_control_inst|read_req                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; ram_rw_control:ram_rw_control_inst|ram_addr[1]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.189      ;
; 0.452 ; sd_initial:sd_initial_inst|CMD55[0]                 ; sd_initial:sd_initial_inst|CMD55[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_initial:sd_initial_inst|state[2]                 ; sd_initial:sd_initial_inst|state[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_initial:sd_initial_inst|CMD0[0]                  ; sd_initial:sd_initial_inst|CMD0[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_initial:sd_initial_inst|ACMD41[0]                ; sd_initial:sd_initial_inst|ACMD41[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_initial:sd_initial_inst|state[3]                 ; sd_initial:sd_initial_inst|state[3]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_initial:sd_initial_inst|init_o                   ; sd_initial:sd_initial_inst|init_o                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_read:sd_read_inst|CMD17[0]                       ; sd_read:sd_read_inst|CMD17[0]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_read:sd_read_inst|mystate[0]                     ; sd_read:sd_read_inst|mystate[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_read:sd_read_inst|mystate[2]                     ; sd_read:sd_read_inst|mystate[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_read:sd_read_inst|mystate[1]                     ; sd_read:sd_read_inst|mystate[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_read:sd_read_inst|read_start                     ; sd_read:sd_read_inst|read_start                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_initial:sd_initial_inst|CMD8[0]                  ; sd_initial:sd_initial_inst|CMD8[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_initial:sd_initial_inst|counter[0]               ; sd_initial:sd_initial_inst|counter[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.462 ; sd_read:sd_read_inst|en                             ; sd_read:sd_read_inst|en                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.758      ;
; 0.462 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.758      ;
; 0.463 ; sd_initial:sd_initial_inst|en                       ; sd_initial:sd_initial_inst|en                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.758      ;
; 0.479 ; ram_rw_control:ram_rw_control_inst|ram_addr[4]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.216      ;
; 0.490 ; sd_initial:sd_initial_inst|CMD8[9]                  ; sd_initial:sd_initial_inst|CMD8[10]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.783      ;
; 0.490 ; sd_initial:sd_initial_inst|CMD8[13]                 ; sd_initial:sd_initial_inst|CMD8[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.783      ;
; 0.491 ; sd_initial:sd_initial_inst|ACMD41[39]               ; sd_initial:sd_initial_inst|ACMD41[40]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.784      ;
; 0.491 ; sd_initial:sd_initial_inst|CMD8[16]                 ; sd_initial:sd_initial_inst|CMD8[17]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.783      ;
; 0.492 ; sd_initial:sd_initial_inst|CMD0[46]                 ; sd_initial:sd_initial_inst|CMD0[47]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; sd_initial:sd_initial_inst|ACMD41[44]               ; sd_initial:sd_initial_inst|ACMD41[45]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sd_initial:sd_initial_inst|CMD55[42]                ; sd_initial:sd_initial_inst|CMD55[43]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sd_initial:sd_initial_inst|ACMD41[37]               ; sd_initial:sd_initial_inst|ACMD41[38]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sd_initial:sd_initial_inst|ACMD41[38]               ; sd_initial:sd_initial_inst|ACMD41[39]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sd_initial:sd_initial_inst|ACMD41[42]               ; sd_initial:sd_initial_inst|ACMD41[43]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.784      ;
; 0.492 ; sd_initial:sd_initial_inst|CMD8[46]                 ; sd_initial:sd_initial_inst|CMD8[47]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sd_initial:sd_initial_inst|CMD0[7]                  ; sd_initial:sd_initial_inst|CMD0[8]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.494 ; sd_initial:sd_initial_inst|CMD8[43]                 ; sd_initial:sd_initial_inst|CMD8[44]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.787      ;
; 0.496 ; sd_initial:sd_initial_inst|CMD8[2]                  ; sd_initial:sd_initial_inst|CMD8[3]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.789      ;
; 0.498 ; sd_initial:sd_initial_inst|rx[9]                    ; sd_initial:sd_initial_inst|rx[10]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; sd_initial:sd_initial_inst|rx[0]                    ; sd_initial:sd_initial_inst|rx[1]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sd_initial:sd_initial_inst|rx[4]                    ; sd_initial:sd_initial_inst|rx[5]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sd_initial:sd_initial_inst|rx[5]                    ; sd_initial:sd_initial_inst|rx[6]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sd_initial:sd_initial_inst|rx[10]                   ; sd_initial:sd_initial_inst|rx[11]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sd_initial:sd_initial_inst|rx[12]                   ; sd_initial:sd_initial_inst|rx[13]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sd_initial:sd_initial_inst|rx[13]                   ; sd_initial:sd_initial_inst|rx[14]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sd_initial:sd_initial_inst|rx[20]                   ; sd_initial:sd_initial_inst|rx[21]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sd_initial:sd_initial_inst|rx[33]                   ; sd_initial:sd_initial_inst|rx[34]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; ram_rw_control:ram_rw_control_inst|ram_addr[8]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.236      ;
; 0.500 ; sd_initial:sd_initial_inst|rx[6]                    ; sd_initial:sd_initial_inst|rx[7]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; sd_initial:sd_initial_inst|rx[24]                   ; sd_initial:sd_initial_inst|rx[25]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sd_initial:sd_initial_inst|rx[29]                   ; sd_initial:sd_initial_inst|rx[30]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sd_initial:sd_initial_inst|rx[30]                   ; sd_initial:sd_initial_inst|rx[31]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sd_initial:sd_initial_inst|rx[32]                   ; sd_initial:sd_initial_inst|rx[33]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; ram_rw_control:ram_rw_control_inst|next_read_reg_r2 ; ram_rw_control:ram_rw_control_inst|next_read                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[7]                    ; sd_initial:sd_initial_inst|rx[8]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[8]                    ; sd_initial:sd_initial_inst|rx[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[31]                   ; sd_initial:sd_initial_inst|rx[32]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[35]                   ; sd_initial:sd_initial_inst|rx[36]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sd_initial:sd_initial_inst|rx[37]                   ; sd_initial:sd_initial_inst|rx[38]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; sd_initial:sd_initial_inst|rx[22]                   ; sd_initial:sd_initial_inst|rx[23]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; sd_initial:sd_initial_inst|rx[34]                   ; sd_initial:sd_initial_inst|rx[35]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.506 ; sd_initial:sd_initial_inst|rx[16]                   ; sd_initial:sd_initial_inst|rx[17]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.801      ;
; 0.506 ; sd_initial:sd_initial_inst|rx[19]                   ; sd_initial:sd_initial_inst|rx[20]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.801      ;
; 0.507 ; sd_initial:sd_initial_inst|rx[41]                   ; sd_initial:sd_initial_inst|rx[42]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.802      ;
; 0.507 ; sd_initial:sd_initial_inst|rx[42]                   ; sd_initial:sd_initial_inst|rx[43]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.802      ;
; 0.507 ; sd_initial:sd_initial_inst|rx[45]                   ; sd_initial:sd_initial_inst|rx[46]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.802      ;
; 0.507 ; sd_initial:sd_initial_inst|CMD55[4]                 ; sd_initial:sd_initial_inst|CMD55[5]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sd_initial:sd_initial_inst|CMD55[45]                ; sd_initial:sd_initial_inst|CMD55[46]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sd_initial:sd_initial_inst|CMD55[6]                 ; sd_initial:sd_initial_inst|CMD55[7]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sd_initial:sd_initial_inst|CMD55[3]                 ; sd_initial:sd_initial_inst|CMD55[4]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sd_initial:sd_initial_inst|ACMD41[2]                ; sd_initial:sd_initial_inst|ACMD41[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sd_initial:sd_initial_inst|ACMD41[6]                ; sd_initial:sd_initial_inst|ACMD41[7]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sd_initial:sd_initial_inst|CMD55[41]                ; sd_initial:sd_initial_inst|CMD55[42]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sd_initial:sd_initial_inst|CMD8[1]                  ; sd_initial:sd_initial_inst|CMD8[2]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sd_initial:sd_initial_inst|CMD55[5]                 ; sd_initial:sd_initial_inst|CMD55[6]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sd_initial:sd_initial_inst|ACMD41[5]                ; sd_initial:sd_initial_inst|ACMD41[6]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sd_initial:sd_initial_inst|CMD55[44]                ; sd_initial:sd_initial_inst|CMD55[45]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sd_initial:sd_initial_inst|rx[18]                   ; sd_initial:sd_initial_inst|rx[19]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.805      ;
; 0.510 ; sd_initial:sd_initial_inst|ACMD41[45]               ; sd_initial:sd_initial_inst|ACMD41[46]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sd_initial:sd_initial_inst|CMD55[1]                 ; sd_initial:sd_initial_inst|CMD55[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.805      ;
; 0.512 ; sd_initial:sd_initial_inst|ACMD41[4]                ; sd_initial:sd_initial_inst|ACMD41[5]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.522 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.818      ;
; 0.523 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.819      ;
; 0.526 ; sd_initial:sd_initial_inst|CMD8[0]                  ; sd_initial:sd_initial_inst|CMD8[1]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; sd_read:sd_read_inst|mystate[1]                     ; sd_read:sd_read_inst|read_start                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.846      ;
; 0.609 ; sd_read:sd_read_inst|mydata_o[7]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.337      ;
; 0.631 ; sd_initial:sd_initial_inst|CMD8[6]                  ; sd_initial:sd_initial_inst|CMD8[7]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.634 ; sd_initial:sd_initial_inst|CMD55[46]                ; sd_initial:sd_initial_inst|CMD55[47]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.637 ; sd_initial:sd_initial_inst|en                       ; sd_initial:sd_initial_inst|aa[0]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.932      ;
; 0.646 ; sd_initial:sd_initial_inst|CMD0[24]                 ; sd_initial:sd_initial_inst|CMD0[25]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.940      ;
; 0.646 ; sd_initial:sd_initial_inst|CMD0[43]                 ; sd_initial:sd_initial_inst|CMD0[44]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.940      ;
; 0.646 ; sd_read:sd_read_inst|CMD17[39]                      ; sd_read:sd_read_inst|CMD17[40]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.940      ;
; 0.647 ; sd_initial:sd_initial_inst|CMD55[18]                ; sd_initial:sd_initial_inst|CMD55[19]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.941      ;
; 0.647 ; sd_initial:sd_initial_inst|CMD55[26]                ; sd_initial:sd_initial_inst|CMD55[27]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.941      ;
; 0.647 ; sd_read:sd_read_inst|CMD17[19]                      ; sd_read:sd_read_inst|CMD17[20]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.941      ;
; 0.647 ; sd_read:sd_read_inst|CMD17[21]                      ; sd_read:sd_read_inst|CMD17[22]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.941      ;
; 0.647 ; sd_initial:sd_initial_inst|CMD8[36]                 ; sd_initial:sd_initial_inst|CMD8[37]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.648 ; sd_initial:sd_initial_inst|CMD55[10]                ; sd_initial:sd_initial_inst|CMD55[11]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.648 ; sd_initial:sd_initial_inst|CMD55[16]                ; sd_initial:sd_initial_inst|CMD55[17]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.648 ; sd_initial:sd_initial_inst|CMD55[24]                ; sd_initial:sd_initial_inst|CMD55[25]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.499 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 0.795      ;
; 0.553 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 0.847      ;
; 0.758 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.053      ;
; 0.774 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.069      ;
; 0.778 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.073      ;
; 0.782 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.077      ;
; 0.783 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.078      ;
; 0.790 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.084      ;
; 0.795 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.089      ;
; 0.796 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.090      ;
; 0.803 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.097      ;
; 0.804 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.099      ;
; 0.834 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.128      ;
; 0.836 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.130      ;
; 0.839 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.133      ;
; 0.842 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.137      ;
; 0.880 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.175      ;
; 0.900 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.194      ;
; 0.926 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.221      ;
; 0.947 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.241      ;
; 0.954 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.249      ;
; 0.990 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.285      ;
; 0.992 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.287      ;
; 1.005 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.300      ;
; 1.027 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.321      ;
; 1.039 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.334      ;
; 1.045 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.340      ;
; 1.047 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.341      ;
; 1.065 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.360      ;
; 1.071 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.365      ;
; 1.077 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.371      ;
; 1.090 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.385      ;
; 1.091 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.386      ;
; 1.112 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.084      ; 1.408      ;
; 1.127 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.422      ;
; 1.130 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.425      ;
; 1.142 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.436      ;
; 1.149 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.443      ;
; 1.150 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.445      ;
; 1.158 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.452      ;
; 1.165 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.459      ;
; 1.166 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.460      ;
; 1.167 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.461      ;
; 1.175 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.469      ;
; 1.195 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.490      ;
; 1.195 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.490      ;
; 1.195 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.490      ;
; 1.195 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.490      ;
; 1.195 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.490      ;
; 1.195 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.490      ;
; 1.196 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.490      ;
; 1.209 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.504      ;
; 1.210 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.505      ;
; 1.229 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.524      ;
; 1.231 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.526      ;
; 1.231 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.526      ;
; 1.231 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.526      ;
; 1.232 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.527      ;
; 1.241 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.535      ;
; 1.273 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.567      ;
; 1.282 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.576      ;
; 1.288 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.582      ;
; 1.291 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.586      ;
; 1.296 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.590      ;
; 1.298 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.592      ;
; 1.301 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.596      ;
; 1.305 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.599      ;
; 1.307 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.601      ;
; 1.340 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.635      ;
; 1.359 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.654      ;
; 1.360 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.655      ;
; 1.376 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.670      ;
; 1.388 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.683      ;
; 1.397 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.084      ; 1.693      ;
; 1.397 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.692      ;
; 1.400 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.084      ; 1.696      ;
; 1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.709      ;
; 1.436 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.730      ;
; 1.445 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.739      ;
; 1.499 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.793      ;
; 1.528 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.821      ;
; 1.589 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.083      ; 1.884      ;
; 1.600 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.894      ;
; 1.609 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.902      ;
; 1.631 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.925      ;
; 1.639 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.084      ; 1.935      ;
; 1.648 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.942      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.228  ; 0.448        ; 0.220          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|clock_20k~clkctrl|inclk[0]               ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|clock_20k~clkctrl|outclk                 ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|u1|ack1|clk                              ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|u1|ack2|clk                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 9.639 ; 9.874        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.640 ; 9.875        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                           ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                           ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                           ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                           ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                           ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                           ;
; 9.644 ; 9.879        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.644 ; 9.879        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.644 ; 9.879        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                           ;
; 9.645 ; 9.880        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.645 ; 9.880        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.645 ; 9.880        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.645 ; 9.880        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                           ;
; 9.646 ; 9.881        ; 0.235          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.766 ; 9.954        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ;
; 9.766 ; 9.954        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ;
; 9.766 ; 9.954        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_a                                                                            ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ;
; 9.767 ; 9.955        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.769 ; 9.957        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.769 ; 9.957        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.769 ; 9.957        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.769 ; 9.957        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.770 ; 9.958        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.820 ; 10.040       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.821 ; 10.041       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.821 ; 10.041       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.821 ; 10.041       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.821 ; 10.041       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.822 ; 10.042       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.822 ; 10.042       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.822 ; 10.042       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.822 ; 10.042       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.822 ; 10.042       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.823 ; 10.043       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.823 ; 10.043       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.823 ; 10.043       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.823 ; 10.043       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
; 9.823 ; 10.043       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ;
; 9.823 ; 10.043       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ;
; 9.823 ; 10.043       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ;
; 9.823 ; 10.043       ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[0]                ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[10]               ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[11]               ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[12]               ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[13]               ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[14]               ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[1]                ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[2]                ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[3]                ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[4]                ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[5]                ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[6]                ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[7]                ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[8]                ;
; 19.688 ; 19.908       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[9]                ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[15]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[22]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[23]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[24]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[25]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[26]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[27]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[28]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[29]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[30]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[31]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[32]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[33]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[34]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[35]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[36]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[37]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[38]               ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[39]               ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|cntb[0]                    ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|cntb[1]                    ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|cntb[2]                    ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|myvalid_o                  ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[1]                ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[3]                ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[6]                ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[7]                ;
; 19.691 ; 19.911       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_finish                ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[0]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[10] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[11] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[12] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[13] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[14] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[15] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[16] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[17] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[18] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[19] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[1]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[20] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[21] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[22] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[23] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[24] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[25] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[26] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[27] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[28] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[29] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[2]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[30] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[31] ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[3]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[4]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[5]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[6]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[7]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[8]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|read_sec[9]  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|data_come                  ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[0]                ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[2]                ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[4]                ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[5]                ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[8]                ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[9]                ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_step.01               ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|aa[0]                      ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|aa[1]                      ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|aa[2]                      ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|aa[3]                      ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|aa[4]                      ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|aa[5]                      ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|en                         ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[0]                  ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[1]                  ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[2]                  ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[3]                  ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[4]                  ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[5]                  ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[6]                  ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[0]                ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[1]                ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[2]                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; 2.506 ; 2.885 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; 2.275 ; 2.637 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 2.678 ; 2.981 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.219 ; 4.460 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; 6.455 ; 6.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; -2.009 ; -2.375 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; -1.771 ; -2.109 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.419 ; -1.702 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -3.739 ; -3.969 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; -4.440 ; -4.731 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 12.854 ; 12.594 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 10.082 ; 9.721  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 7.386  ; 7.608  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 5.462  ;        ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 5.505  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;        ; 5.024  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 9.639  ; 9.232  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 8.428  ; 8.138  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 8.699 ; 8.380 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 8.065 ; 5.074 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 7.095 ; 7.314 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 5.266 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 4.923 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 4.445 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 6.474 ; 6.014 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 6.652 ; 6.222 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 70.89 MHz  ; 70.89 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 130.74 MHz ; 130.74 MHz      ; clk_50m                                               ;      ;
; 288.43 MHz ; 288.43 MHz      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -2.467 ; -52.657       ;
; clk_50m                                               ; -0.022 ; -0.022        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 12.947 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_50m                                               ; -0.217 ; -0.217        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.399  ; 0.000         ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.400  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.487 ; -47.584       ;
; clk_50m                                               ; 9.637  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 19.693 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.467 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 3.395      ;
; -2.370 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 3.298      ;
; -2.073 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 3.001      ;
; -2.064 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.992      ;
; -2.054 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.982      ;
; -2.054 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.982      ;
; -2.054 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.982      ;
; -2.053 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.981      ;
; -2.053 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.981      ;
; -2.053 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.981      ;
; -2.053 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.981      ;
; -2.053 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.981      ;
; -2.053 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.981      ;
; -2.053 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.981      ;
; -2.053 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.981      ;
; -2.053 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.981      ;
; -1.983 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.911      ;
; -1.914 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.842      ;
; -1.868 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.796      ;
; -1.868 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.796      ;
; -1.868 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.796      ;
; -1.867 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.795      ;
; -1.867 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.795      ;
; -1.867 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.795      ;
; -1.867 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.795      ;
; -1.867 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.795      ;
; -1.867 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.795      ;
; -1.867 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.795      ;
; -1.867 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.795      ;
; -1.867 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.795      ;
; -1.864 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.792      ;
; -1.807 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.735      ;
; -1.791 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.719      ;
; -1.787 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.715      ;
; -1.787 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.715      ;
; -1.787 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.715      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.714      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.714      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.714      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.714      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.714      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.714      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.714      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.714      ;
; -1.786 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.714      ;
; -1.737 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.665      ;
; -1.716 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.644      ;
; -1.713 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.643      ;
; -1.705 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.633      ;
; -1.693 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.621      ;
; -1.693 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.621      ;
; -1.693 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.621      ;
; -1.693 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.621      ;
; -1.693 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.621      ;
; -1.693 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.621      ;
; -1.534 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.462      ;
; -1.533 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.461      ;
; -1.528 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.456      ;
; -1.528 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.456      ;
; -1.527 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.457      ;
; -1.524 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.454      ;
; -1.509 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.437      ;
; -1.504 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.432      ;
; -1.478 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.406      ;
; -1.478 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.406      ;
; -1.478 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.406      ;
; -1.478 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.406      ;
; -1.478 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.406      ;
; -1.478 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.406      ;
; -1.469 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.397      ;
; -1.462 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.392      ;
; -1.453 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.383      ;
; -1.442 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.370      ;
; -1.439 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.367      ;
; -1.439 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.367      ;
; -1.439 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.367      ;
; -1.439 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.367      ;
; -1.439 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.367      ;
; -1.439 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.367      ;
; -1.416 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.344      ;
; -1.416 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.344      ;
; -1.416 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.344      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.343      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.343      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.343      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.343      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.343      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.343      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.343      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.343      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.343      ;
; -1.415 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.345      ;
; -1.407 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.337      ;
; -1.401 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.331      ;
; -1.397 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.325      ;
; -1.388 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.316      ;
; -1.366 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 2.296      ;
; -1.341 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.269      ;
; -1.341 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.269      ;
; -1.341 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 2.269      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.022 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.500        ; 2.612      ; 3.366      ;
; 0.430  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 1.000        ; 2.612      ; 3.414      ;
; 11.881 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.479      ; 10.557     ;
; 11.893 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.481      ; 10.547     ;
; 12.307 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.482      ; 10.134     ;
; 12.351 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.197      ; 7.885      ;
; 12.547 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.215      ; 7.707      ;
; 12.559 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.217      ; 7.697      ;
; 12.599 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.202      ; 7.642      ;
; 12.610 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.214      ; 7.643      ;
; 12.619 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.200      ; 7.620      ;
; 12.638 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.218      ; 7.619      ;
; 12.638 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.199      ; 7.600      ;
; 12.672 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.478      ; 9.765      ;
; 12.685 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.198      ; 7.552      ;
; 12.689 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.462      ; 9.732      ;
; 12.698 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.461      ; 9.722      ;
; 12.762 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.466      ; 9.663      ;
; 12.801 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.463      ; 9.621      ;
; 12.815 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.218      ; 7.442      ;
; 12.827 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.220      ; 7.432      ;
; 12.867 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.205      ; 7.377      ;
; 12.878 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.217      ; 7.378      ;
; 12.906 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.221      ; 7.354      ;
; 12.906 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.202      ; 7.335      ;
; 12.953 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.201      ; 7.287      ;
; 13.163 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.186      ; 8.945      ;
; 13.183 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.186      ; 8.925      ;
; 13.184 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.201      ; 7.056      ;
; 13.224 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.186      ; 8.884      ;
; 13.236 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.688      ;
; 13.258 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.666      ;
; 13.262 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.186      ; 8.846      ;
; 13.310 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.614      ;
; 13.342 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.201      ; 6.898      ;
; 13.369 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.555      ;
; 13.431 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.201      ; 6.809      ;
; 13.480 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.201      ; 6.760      ;
; 13.504 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.423      ;
; 13.512 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.412      ;
; 13.513 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.411      ;
; 13.526 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.401      ;
; 13.555 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.202      ; 6.686      ;
; 13.567 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.186      ; 8.541      ;
; 13.567 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.201      ; 6.673      ;
; 13.567 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.206      ; 6.678      ;
; 13.578 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.218      ; 6.679      ;
; 13.578 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.349      ;
; 13.587 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.337      ;
; 13.595 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.329      ;
; 13.606 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.655      ;
; 13.606 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.203      ; 6.636      ;
; 13.609 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.186      ; 8.499      ;
; 13.611 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.221      ; 6.649      ;
; 13.637 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.186      ; 8.471      ;
; 13.637 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.290      ;
; 13.639 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.285      ;
; 13.665 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.219      ; 6.593      ;
; 13.677 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.221      ; 6.583      ;
; 13.692 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.201      ; 6.548      ;
; 13.713 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.202      ; 6.528      ;
; 13.716 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.186      ; 8.392      ;
; 13.727 ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.201      ; 6.513      ;
; 13.744 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.206      ; 6.501      ;
; 13.755 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.218      ; 6.502      ;
; 13.765 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.206      ; 6.480      ;
; 13.780 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.147      ;
; 13.781 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.146      ;
; 13.783 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.478      ;
; 13.783 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.203      ; 6.459      ;
; 13.802 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.202      ; 6.439      ;
; 13.804 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.203      ; 6.438      ;
; 13.810 ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.201      ; 6.430      ;
; 13.829 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.095      ;
; 13.851 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.202      ; 6.390      ;
; 13.855 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.072      ;
; 13.863 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.064      ;
; 13.873 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.218      ; 6.384      ;
; 13.876 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.206      ; 6.369      ;
; 13.881 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.380      ;
; 13.883 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.041      ;
; 13.885 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.078     ; 6.039      ;
; 13.887 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.218      ; 6.370      ;
; 13.900 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 2.186      ; 8.208      ;
; 13.903 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.206      ; 6.342      ;
; 13.903 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.206      ; 6.342      ;
; 13.906 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.221      ; 6.354      ;
; 13.907 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.075     ; 6.020      ;
; 13.912 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.203      ; 6.330      ;
; 13.915 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.346      ;
; 13.915 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.203      ; 6.327      ;
; 13.920 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.221      ; 6.340      ;
; 13.938 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.202      ; 6.303      ;
; 13.942 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.203      ; 6.300      ;
; 13.959 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.202      ; 6.282      ;
; 13.968 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.219      ; 6.290      ;
; 14.002 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.206      ; 6.243      ;
; 14.011 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.218      ; 6.246      ;
; 14.013 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.218      ; 6.244      ;
; 14.019 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.222      ; 6.242      ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.947 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.896      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.949 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.894      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.950 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.893      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 12.951 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.892      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.124 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.719      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.249 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.594      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.312 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.531      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.658 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.185      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 13.965 ; sd_initial:sd_initial_inst|rx[40]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.878      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
; 14.015 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.858      ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.217 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.000        ; 2.710      ; 2.958      ;
; 0.142  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; -0.500       ; 2.710      ; 2.817      ;
; 0.399  ; ram_rw_control:ram_rw_control_inst|next_read_reg              ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 0.669      ;
; 0.400  ; ram_rw_control:ram_rw_control_inst|myen                       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.669      ;
; 0.650  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.919      ;
; 0.693  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 0.963      ;
; 0.699  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 0.969      ;
; 0.704  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.973      ;
; 0.704  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.973      ;
; 0.704  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.973      ;
; 0.705  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.974      ;
; 0.705  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.974      ;
; 0.706  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.975      ;
; 0.706  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.975      ;
; 0.707  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.976      ;
; 0.707  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.976      ;
; 0.709  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.978      ;
; 0.710  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.979      ;
; 0.710  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.979      ;
; 0.710  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.979      ;
; 0.710  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.979      ;
; 0.711  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 0.980      ;
; 0.729  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 0.999      ;
; 0.732  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.001      ;
; 0.759  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 1.029      ;
; 0.810  ; ram_rw_control:ram_rw_control_inst|read_req_a                 ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.079      ;
; 0.838  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a          ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.107      ;
; 0.915  ; ram_rw_control:ram_rw_control_inst|read_req_a                 ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.073      ; 1.183      ;
; 0.951  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.354      ; 1.535      ;
; 0.953  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.366      ; 1.549      ;
; 0.954  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.365      ; 1.549      ;
; 0.960  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.354      ; 1.544      ;
; 0.963  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.348      ; 1.541      ;
; 0.971  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.365      ; 1.566      ;
; 0.984  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.336      ; 1.550      ;
; 0.987  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.365      ; 1.582      ;
; 0.990  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.331      ; 1.551      ;
; 0.991  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.348      ; 1.569      ;
; 1.001  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.354      ; 1.585      ;
; 1.013  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.348      ; 1.591      ;
; 1.015  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 1.285      ;
; 1.017  ; ram_rw_control:ram_rw_control_inst|read_req_b                 ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 1.287      ;
; 1.018  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.366      ; 1.614      ;
; 1.021  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.348      ; 1.599      ;
; 1.025  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.294      ;
; 1.026  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.295      ;
; 1.026  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.295      ;
; 1.026  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.295      ;
; 1.026  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.295      ;
; 1.027  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.296      ;
; 1.027  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.296      ;
; 1.027  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.296      ;
; 1.028  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.297      ;
; 1.028  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.297      ;
; 1.028  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.297      ;
; 1.029  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.298      ;
; 1.029  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.298      ;
; 1.031  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.300      ;
; 1.031  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.300      ;
; 1.040  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.309      ;
; 1.042  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.311      ;
; 1.043  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.312      ;
; 1.044  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.313      ;
; 1.044  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.313      ;
; 1.044  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.313      ;
; 1.045  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.314      ;
; 1.047  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.331      ; 1.608      ;
; 1.049  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 1.319      ;
; 1.054  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 1.324      ;
; 1.069  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 1.339      ;
; 1.116  ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.348      ; 1.694      ;
; 1.119  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.388      ;
; 1.120  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.389      ;
; 1.120  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.389      ;
; 1.120  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.389      ;
; 1.124  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.393      ;
; 1.126  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.395      ;
; 1.127  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.396      ;
; 1.145  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.414      ;
; 1.146  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.366      ; 1.742      ;
; 1.147  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.416      ;
; 1.148  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.417      ;
; 1.148  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.417      ;
; 1.148  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.417      ;
; 1.149  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.418      ;
; 1.149  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.418      ;
; 1.149  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.418      ;
; 1.150  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.419      ;
; 1.150  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.419      ;
; 1.151  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.420      ;
; 1.151  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.420      ;
; 1.153  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.422      ;
; 1.153  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.422      ;
; 1.156  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.075      ; 1.426      ;
; 1.162  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.431      ;
; 1.164  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.433      ;
; 1.165  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.434      ;
; 1.166  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.435      ;
; 1.166  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.435      ;
; 1.167  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.074      ; 1.436      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.399 ; sd_read:sd_read_inst|data_come                      ; sd_read:sd_read_inst|data_come                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sd_read:sd_read_inst|cntb[1]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sd_read:sd_read_inst|cntb[2]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sd_read:sd_read_inst|read_finish                    ; sd_read:sd_read_inst|read_finish                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ram_rw_control:ram_rw_control_inst|read_req         ; ram_rw_control:ram_rw_control_inst|read_req                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; sd_read:sd_read_inst|read_cnt[9]                    ; sd_read:sd_read_inst|read_cnt[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.402 ; sd_read:sd_read_inst|CMD17[0]                       ; sd_read:sd_read_inst|CMD17[0]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_read:sd_read_inst|mystate[0]                     ; sd_read:sd_read_inst|mystate[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_read:sd_read_inst|mystate[2]                     ; sd_read:sd_read_inst|mystate[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_read:sd_read_inst|mystate[1]                     ; sd_read:sd_read_inst|mystate[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_read:sd_read_inst|read_start                     ; sd_read:sd_read_inst|read_start                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sd_initial:sd_initial_inst|CMD55[0]                 ; sd_initial:sd_initial_inst|CMD55[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_initial:sd_initial_inst|state[2]                 ; sd_initial:sd_initial_inst|state[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_initial:sd_initial_inst|CMD0[0]                  ; sd_initial:sd_initial_inst|CMD0[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_initial:sd_initial_inst|ACMD41[0]                ; sd_initial:sd_initial_inst|ACMD41[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_initial:sd_initial_inst|state[3]                 ; sd_initial:sd_initial_inst|state[3]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sd_initial:sd_initial_inst|init_o                   ; sd_initial:sd_initial_inst|init_o                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|counter[0]               ; sd_initial:sd_initial_inst|counter[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sd_initial:sd_initial_inst|CMD8[0]                  ; sd_initial:sd_initial_inst|CMD8[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.414 ; sd_read:sd_read_inst|en                             ; sd_read:sd_read_inst|en                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.684      ;
; 0.414 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.684      ;
; 0.415 ; sd_initial:sd_initial_inst|en                       ; sd_initial:sd_initial_inst|en                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.428 ; ram_rw_control:ram_rw_control_inst|ram_addr[1]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.084      ;
; 0.455 ; ram_rw_control:ram_rw_control_inst|ram_addr[4]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.111      ;
; 0.456 ; sd_initial:sd_initial_inst|CMD8[16]                 ; sd_initial:sd_initial_inst|CMD8[17]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.721      ;
; 0.457 ; sd_initial:sd_initial_inst|CMD8[13]                 ; sd_initial:sd_initial_inst|CMD8[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.722      ;
; 0.457 ; sd_initial:sd_initial_inst|ACMD41[39]               ; sd_initial:sd_initial_inst|ACMD41[40]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.722      ;
; 0.458 ; sd_initial:sd_initial_inst|CMD8[9]                  ; sd_initial:sd_initial_inst|CMD8[10]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.723      ;
; 0.458 ; sd_initial:sd_initial_inst|ACMD41[42]               ; sd_initial:sd_initial_inst|ACMD41[43]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.723      ;
; 0.459 ; sd_initial:sd_initial_inst|CMD0[46]                 ; sd_initial:sd_initial_inst|CMD0[47]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.725      ;
; 0.459 ; sd_initial:sd_initial_inst|ACMD41[44]               ; sd_initial:sd_initial_inst|ACMD41[45]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.724      ;
; 0.459 ; sd_initial:sd_initial_inst|ACMD41[37]               ; sd_initial:sd_initial_inst|ACMD41[38]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.724      ;
; 0.459 ; sd_initial:sd_initial_inst|CMD8[46]                 ; sd_initial:sd_initial_inst|CMD8[47]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.724      ;
; 0.460 ; sd_initial:sd_initial_inst|CMD55[42]                ; sd_initial:sd_initial_inst|CMD55[43]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.725      ;
; 0.460 ; sd_initial:sd_initial_inst|CMD0[7]                  ; sd_initial:sd_initial_inst|CMD0[8]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.725      ;
; 0.460 ; sd_initial:sd_initial_inst|ACMD41[38]               ; sd_initial:sd_initial_inst|ACMD41[39]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.725      ;
; 0.460 ; sd_initial:sd_initial_inst|CMD8[43]                 ; sd_initial:sd_initial_inst|CMD8[44]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.725      ;
; 0.461 ; sd_initial:sd_initial_inst|CMD8[2]                  ; sd_initial:sd_initial_inst|CMD8[3]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.726      ;
; 0.467 ; sd_initial:sd_initial_inst|rx[33]                   ; sd_initial:sd_initial_inst|rx[34]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.736      ;
; 0.468 ; sd_initial:sd_initial_inst|rx[9]                    ; sd_initial:sd_initial_inst|rx[10]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sd_initial:sd_initial_inst|rx[24]                   ; sd_initial:sd_initial_inst|rx[25]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; ram_rw_control:ram_rw_control_inst|next_read_reg_r2 ; ram_rw_control:ram_rw_control_inst|next_read                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[0]                    ; sd_initial:sd_initial_inst|rx[1]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[4]                    ; sd_initial:sd_initial_inst|rx[5]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[5]                    ; sd_initial:sd_initial_inst|rx[6]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[10]                   ; sd_initial:sd_initial_inst|rx[11]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[12]                   ; sd_initial:sd_initial_inst|rx[13]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[13]                   ; sd_initial:sd_initial_inst|rx[14]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[20]                   ; sd_initial:sd_initial_inst|rx[21]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[29]                   ; sd_initial:sd_initial_inst|rx[30]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[30]                   ; sd_initial:sd_initial_inst|rx[31]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[32]                   ; sd_initial:sd_initial_inst|rx[33]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sd_initial:sd_initial_inst|rx[35]                   ; sd_initial:sd_initial_inst|rx[36]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; sd_initial:sd_initial_inst|rx[6]                    ; sd_initial:sd_initial_inst|rx[7]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sd_initial:sd_initial_inst|rx[8]                    ; sd_initial:sd_initial_inst|rx[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sd_initial:sd_initial_inst|rx[31]                   ; sd_initial:sd_initial_inst|rx[32]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sd_initial:sd_initial_inst|rx[37]                   ; sd_initial:sd_initial_inst|rx[38]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[7]                    ; sd_initial:sd_initial_inst|rx[8]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sd_initial:sd_initial_inst|rx[22]                   ; sd_initial:sd_initial_inst|rx[23]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.472 ; sd_initial:sd_initial_inst|rx[34]                   ; sd_initial:sd_initial_inst|rx[35]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.741      ;
; 0.474 ; ram_rw_control:ram_rw_control_inst|ram_addr[8]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.130      ;
; 0.476 ; sd_initial:sd_initial_inst|rx[19]                   ; sd_initial:sd_initial_inst|rx[20]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sd_initial:sd_initial_inst|rx[41]                   ; sd_initial:sd_initial_inst|rx[42]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; sd_initial:sd_initial_inst|rx[16]                   ; sd_initial:sd_initial_inst|rx[17]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sd_initial:sd_initial_inst|rx[42]                   ; sd_initial:sd_initial_inst|rx[43]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sd_initial:sd_initial_inst|rx[45]                   ; sd_initial:sd_initial_inst|rx[46]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.478 ; sd_initial:sd_initial_inst|rx[18]                   ; sd_initial:sd_initial_inst|rx[19]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sd_initial:sd_initial_inst|ACMD41[2]                ; sd_initial:sd_initial_inst|ACMD41[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.743      ;
; 0.478 ; sd_initial:sd_initial_inst|CMD55[41]                ; sd_initial:sd_initial_inst|CMD55[42]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.743      ;
; 0.478 ; sd_initial:sd_initial_inst|CMD55[45]                ; sd_initial:sd_initial_inst|CMD55[46]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.743      ;
; 0.479 ; sd_initial:sd_initial_inst|CMD55[5]                 ; sd_initial:sd_initial_inst|CMD55[6]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.750      ;
; 0.480 ; sd_initial:sd_initial_inst|CMD55[6]                 ; sd_initial:sd_initial_inst|CMD55[7]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sd_initial:sd_initial_inst|CMD55[3]                 ; sd_initial:sd_initial_inst|CMD55[4]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sd_initial:sd_initial_inst|CMD55[4]                 ; sd_initial:sd_initial_inst|CMD55[5]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sd_initial:sd_initial_inst|ACMD41[6]                ; sd_initial:sd_initial_inst|ACMD41[7]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.745      ;
; 0.481 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.751      ;
; 0.481 ; sd_initial:sd_initial_inst|ACMD41[5]                ; sd_initial:sd_initial_inst|ACMD41[6]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.746      ;
; 0.481 ; sd_initial:sd_initial_inst|CMD8[1]                  ; sd_initial:sd_initial_inst|CMD8[2]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.746      ;
; 0.482 ; sd_initial:sd_initial_inst|CMD55[1]                 ; sd_initial:sd_initial_inst|CMD55[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.748      ;
; 0.482 ; sd_initial:sd_initial_inst|ACMD41[45]               ; sd_initial:sd_initial_inst|ACMD41[46]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.747      ;
; 0.482 ; sd_initial:sd_initial_inst|CMD55[44]                ; sd_initial:sd_initial_inst|CMD55[45]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.747      ;
; 0.483 ; sd_initial:sd_initial_inst|ACMD41[4]                ; sd_initial:sd_initial_inst|ACMD41[5]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.748      ;
; 0.496 ; sd_initial:sd_initial_inst|CMD8[0]                  ; sd_initial:sd_initial_inst|CMD8[1]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.761      ;
; 0.520 ; sd_read:sd_read_inst|mystate[1]                     ; sd_read:sd_read_inst|read_start                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.787      ;
; 0.565 ; sd_read:sd_read_inst|mydata_o[7]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.214      ;
; 0.588 ; sd_initial:sd_initial_inst|CMD8[6]                  ; sd_initial:sd_initial_inst|CMD8[7]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.853      ;
; 0.590 ; sd_initial:sd_initial_inst|CMD55[46]                ; sd_initial:sd_initial_inst|CMD55[47]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.855      ;
; 0.591 ; sd_initial:sd_initial_inst|en                       ; sd_initial:sd_initial_inst|aa[0]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.860      ;
; 0.604 ; sd_read:sd_read_inst|CMD17[39]                      ; sd_read:sd_read_inst|CMD17[40]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.871      ;
; 0.605 ; sd_initial:sd_initial_inst|CMD0[24]                 ; sd_initial:sd_initial_inst|CMD0[25]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.871      ;
; 0.606 ; sd_initial:sd_initial_inst|CMD55[18]                ; sd_initial:sd_initial_inst|CMD55[19]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.606 ; sd_initial:sd_initial_inst|CMD0[43]                 ; sd_initial:sd_initial_inst|CMD0[44]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.872      ;
; 0.606 ; sd_read:sd_read_inst|CMD17[19]                      ; sd_read:sd_read_inst|CMD17[20]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.872      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD55[10]                ; sd_initial:sd_initial_inst|CMD55[11]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD55[16]                ; sd_initial:sd_initial_inst|CMD55[17]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD55[24]                ; sd_initial:sd_initial_inst|CMD55[25]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD55[26]                ; sd_initial:sd_initial_inst|CMD55[27]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD55[34]                ; sd_initial:sd_initial_inst|CMD55[35]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.607 ; sd_initial:sd_initial_inst|CMD0[32]                 ; sd_initial:sd_initial_inst|CMD0[33]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.669      ;
; 0.463 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.732      ;
; 0.464 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.733      ;
; 0.512 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.781      ;
; 0.704 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.973      ;
; 0.723 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.992      ;
; 0.724 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 0.993      ;
; 0.732 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.001      ;
; 0.735 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.004      ;
; 0.736 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.005      ;
; 0.739 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.008      ;
; 0.740 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.009      ;
; 0.745 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.014      ;
; 0.756 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.025      ;
; 0.780 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.049      ;
; 0.782 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.051      ;
; 0.784 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.053      ;
; 0.787 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.056      ;
; 0.827 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.096      ;
; 0.827 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.096      ;
; 0.844 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.113      ;
; 0.875 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.144      ;
; 0.880 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.149      ;
; 0.885 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.154      ;
; 0.896 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.165      ;
; 0.902 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.171      ;
; 0.935 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.204      ;
; 0.936 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.205      ;
; 0.957 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.226      ;
; 0.958 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.227      ;
; 0.960 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.229      ;
; 0.967 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.236      ;
; 0.986 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.076      ; 1.257      ;
; 0.986 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.255      ;
; 0.995 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.264      ;
; 0.996 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.265      ;
; 0.997 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.266      ;
; 1.001 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.270      ;
; 1.026 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.295      ;
; 1.053 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.322      ;
; 1.059 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.328      ;
; 1.062 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.331      ;
; 1.067 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.336      ;
; 1.077 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.346      ;
; 1.079 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.348      ;
; 1.079 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.348      ;
; 1.082 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.351      ;
; 1.103 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.372      ;
; 1.105 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.374      ;
; 1.105 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.374      ;
; 1.117 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.386      ;
; 1.122 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.391      ;
; 1.128 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.397      ;
; 1.128 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.397      ;
; 1.128 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.397      ;
; 1.128 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.397      ;
; 1.128 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.397      ;
; 1.128 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.397      ;
; 1.132 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.401      ;
; 1.133 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.402      ;
; 1.139 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.408      ;
; 1.154 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.423      ;
; 1.156 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.425      ;
; 1.159 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.428      ;
; 1.175 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.444      ;
; 1.181 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.450      ;
; 1.184 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.453      ;
; 1.185 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.454      ;
; 1.188 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.457      ;
; 1.199 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.468      ;
; 1.201 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.470      ;
; 1.204 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.473      ;
; 1.224 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.493      ;
; 1.237 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.506      ;
; 1.241 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.076      ; 1.512      ;
; 1.243 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.076      ; 1.514      ;
; 1.248 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.517      ;
; 1.272 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.541      ;
; 1.303 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.572      ;
; 1.314 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.583      ;
; 1.323 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.592      ;
; 1.365 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.632      ;
; 1.407 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.676      ;
; 1.432 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.699      ;
; 1.455 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.724      ;
; 1.483 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.752      ;
; 1.484 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.074      ; 1.753      ;
; 1.486 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.076      ; 1.757      ;
; 1.507 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.076      ; 1.778      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.00|clk                       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.01|clk                       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.10|clk                       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|reg_index[0]|clk                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                           ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                           ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                           ;
; 9.639 ; 9.869        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.639 ; 9.869        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.639 ; 9.869        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.639 ; 9.869        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.639 ; 9.869        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.639 ; 9.869        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                           ;
; 9.639 ; 9.869        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                           ;
; 9.640 ; 9.870        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.640 ; 9.870        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.640 ; 9.870        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.640 ; 9.870        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.640 ; 9.870        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.640 ; 9.870        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                           ;
; 9.642 ; 9.872        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.643 ; 9.873        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                           ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.645 ; 9.875        ; 0.230          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                           ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_a                                                                            ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.777 ; 9.961        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.779 ; 9.963        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.779 ; 9.963        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.779 ; 9.963        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.779 ; 9.963        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.818 ; 10.034       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.818 ; 10.034       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.819 ; 10.035       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.819 ; 10.035       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.820 ; 10.036       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.824 ; 10.040       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ;
; 9.825 ; 10.041       ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[0]                ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[10]               ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[11]               ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[12]               ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[13]               ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[14]               ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[15]               ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[1]                ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[2]                ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[3]                ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[4]                ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[5]                ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[6]                ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[7]                ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[8]                ;
; 19.693 ; 19.909       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[9]                ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[22]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[23]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[24]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[25]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[26]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[27]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[28]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[29]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[30]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[31]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[32]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[33]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[34]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[35]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[36]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[37]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[38]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[39]               ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[0]                  ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[1]                  ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[2]                  ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[3]                  ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[4]                  ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[5]                  ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata[6]                  ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[0]                ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[1]                ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[2]                ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[3]                ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[4]                ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[5]                ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[6]                ;
; 19.695 ; 19.911       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|mydata_o[7]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|cntb[0]                    ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|cntb[1]                    ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|cntb[2]                    ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|myvalid_o                  ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[0]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[1]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[2]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[3]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[4]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[5]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[6]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[7]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[8]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_cnt[9]                ;
; 19.696 ; 19.912       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_read:sd_read_inst|read_finish                ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[16]               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[17]               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[18]               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[19]               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[20]               ;
; 19.698 ; 19.914       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[21]               ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[0]                ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[1]                ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[2]                ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[3]                ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[4]                ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|aa[5]                ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|en                   ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[40]               ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[41]               ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[42]               ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[43]               ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[44]               ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[45]               ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[46]               ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx[47]               ;
; 19.700 ; 19.916       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_initial:sd_initial_inst|rx_valid             ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[0]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[1]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[2]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[3]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[4]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[5]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[6]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[7]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[8]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|counter[9]   ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[0]  ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[10] ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[11] ;
; 19.701 ; 19.917       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_addr[12] ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; 2.259 ; 2.471 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; 2.052 ; 2.230 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 2.429 ; 2.538 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.925 ; 3.888 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; 5.765 ; 5.872 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; -1.813 ; -2.021 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; -1.599 ; -1.765 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.272 ; -1.395 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -3.481 ; -3.455 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; -3.912 ; -4.027 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 11.973 ; 11.487 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 9.328  ; 8.752  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 6.673  ; 6.971  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.960  ;        ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 5.040  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;        ; 4.505  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 9.141  ; 8.564  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 7.986  ; 7.578  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 8.027 ; 7.550 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 7.340 ; 4.629 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 6.388 ; 6.681 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.762 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 4.512 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 3.979 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 6.123 ; 5.505 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 6.331 ; 5.683 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -0.598 ; -7.345        ;
; clk_50m                                               ; 0.257  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 16.812 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_50m                                               ; -0.228 ; -0.228        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.161  ; 0.000         ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.185  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.000 ; -32.000       ;
; clk_50m                                               ; 9.211  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 19.749 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.598 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.548      ;
; -0.569 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.519      ;
; -0.437 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.387      ;
; -0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.353      ;
; -0.392 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.342      ;
; -0.363 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 1.312      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.357 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.307      ;
; -0.330 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 1.279      ;
; -0.293 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.243      ;
; -0.284 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 1.233      ;
; -0.270 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.220      ;
; -0.262 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.212      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.255 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.205      ;
; -0.243 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.193      ;
; -0.238 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.188      ;
; -0.238 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.188      ;
; -0.238 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.188      ;
; -0.238 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.188      ;
; -0.238 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.188      ;
; -0.238 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.188      ;
; -0.237 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.188      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.221 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.171      ;
; -0.198 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.149      ;
; -0.179 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.130      ;
; -0.173 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.123      ;
; -0.167 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.118      ;
; -0.166 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.116      ;
; -0.164 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.114      ;
; -0.159 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.110      ;
; -0.156 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.106      ;
; -0.156 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.106      ;
; -0.156 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.106      ;
; -0.156 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.106      ;
; -0.156 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.106      ;
; -0.156 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.106      ;
; -0.154 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.105      ;
; -0.151 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.102      ;
; -0.142 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.092      ;
; -0.141 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.091      ;
; -0.140 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.090      ;
; -0.140 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.090      ;
; -0.140 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.090      ;
; -0.140 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.090      ;
; -0.140 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.090      ;
; -0.140 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.090      ;
; -0.137 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.087      ;
; -0.133 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.084      ;
; -0.128 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.079      ;
; -0.125 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.075      ;
; -0.116 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.066      ;
; -0.102 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.052      ;
; -0.098 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.049      ;
; -0.091 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.041      ;
; -0.078 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 1.029      ;
; -0.070 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.020      ;
; -0.070 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.020      ;
; -0.070 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.020      ;
; -0.070 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.020      ;
; -0.067 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 1.015      ;
; -0.056 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.006      ;
; -0.056 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.006      ;
; -0.056 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.006      ;
; -0.056 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.006      ;
; -0.056 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.006      ;
; -0.056 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.006      ;
; -0.056 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 1.006      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.257  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.500        ; 1.252      ; 1.577      ;
; 0.814  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 1.000        ; 1.252      ; 1.520      ;
; 15.888 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.386      ; 5.427      ;
; 15.907 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.391      ; 5.413      ;
; 16.104 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.393      ; 5.218      ;
; 16.286 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.389      ; 5.032      ;
; 16.323 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.376      ; 4.982      ;
; 16.388 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.378      ; 4.919      ;
; 16.397 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.108      ; 3.720      ;
; 16.406 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.382      ; 4.905      ;
; 16.407 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.380      ; 4.902      ;
; 16.416 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.113      ; 3.706      ;
; 16.420 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.100      ; 3.689      ;
; 16.481 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.111      ; 3.639      ;
; 16.500 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.116      ; 3.625      ;
; 16.504 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.103      ; 3.608      ;
; 16.608 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.098      ; 3.499      ;
; 16.613 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.115      ; 3.511      ;
; 16.617 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.104      ; 3.496      ;
; 16.621 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.236      ; 4.522      ;
; 16.631 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.236      ; 4.512      ;
; 16.638 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.102      ; 3.473      ;
; 16.654 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.236      ; 4.489      ;
; 16.659 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.111      ; 3.461      ;
; 16.692 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.101      ; 3.418      ;
; 16.695 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.236      ; 4.448      ;
; 16.697 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.118      ; 3.430      ;
; 16.701 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.107      ; 3.415      ;
; 16.722 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.105      ; 3.392      ;
; 16.743 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.114      ; 3.380      ;
; 16.746 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.104      ; 3.367      ;
; 16.820 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.236      ; 4.323      ;
; 16.833 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.104      ; 3.280      ;
; 16.859 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.112      ; 3.262      ;
; 16.865 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 3.080      ;
; 16.870 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.236      ; 4.273      ;
; 16.878 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.117      ; 3.248      ;
; 16.881 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.104      ; 3.232      ;
; 16.883 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.236      ; 4.260      ;
; 16.909 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.104      ; 3.204      ;
; 16.912 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.236      ; 4.231      ;
; 16.934 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.102      ; 3.177      ;
; 16.944 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 3.001      ;
; 16.947 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.108      ; 3.170      ;
; 16.949 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.039     ; 2.999      ;
; 16.954 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.104      ; 3.159      ;
; 16.965 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 2.980      ;
; 16.985 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 2.960      ;
; 16.985 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.115      ; 3.139      ;
; 16.989 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.119      ; 3.139      ;
; 16.992 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.117      ; 3.134      ;
; 17.007 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.106      ; 3.108      ;
; 17.017 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.117      ; 3.109      ;
; 17.020 ; sd_initial:sd_initial_inst|init_o                     ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m     ; 20.000       ; 1.236      ; 4.123      ;
; 17.021 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.102      ; 3.090      ;
; 17.022 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.104      ; 3.091      ;
; 17.028 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.039     ; 2.920      ;
; 17.030 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.108      ; 3.087      ;
; 17.036 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 2.909      ;
; 17.042 ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.104      ; 3.071      ;
; 17.044 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 2.901      ;
; 17.049 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.039     ; 2.899      ;
; 17.050 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.108      ; 3.067      ;
; 17.051 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 2.894      ;
; 17.051 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.106      ; 3.064      ;
; 17.069 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.102      ; 3.042      ;
; 17.069 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.039     ; 2.879      ;
; 17.072 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.115      ; 3.052      ;
; 17.075 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.119      ; 3.053      ;
; 17.076 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.119      ; 3.052      ;
; 17.088 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.115      ; 3.036      ;
; 17.091 ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.104      ; 3.022      ;
; 17.097 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.102      ; 3.014      ;
; 17.099 ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.106      ; 3.016      ;
; 17.106 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.108      ; 3.011      ;
; 17.120 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.039     ; 2.828      ;
; 17.121 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.108      ; 2.996      ;
; 17.124 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 2.821      ;
; 17.127 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.106      ; 2.988      ;
; 17.128 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.039     ; 2.820      ;
; 17.135 ; ram_rw_control:ram_rw_control_inst|myen               ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.039     ; 2.813      ;
; 17.138 ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.112      ; 2.983      ;
; 17.140 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 2.805      ;
; 17.141 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.108      ; 2.976      ;
; 17.142 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.102      ; 2.969      ;
; 17.148 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.115      ; 2.976      ;
; 17.151 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.106      ; 2.964      ;
; 17.152 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.119      ; 2.976      ;
; 17.154 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.119      ; 2.974      ;
; 17.155 ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.117      ; 2.971      ;
; 17.159 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.115      ; 2.965      ;
; 17.163 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.119      ; 2.965      ;
; 17.163 ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.112      ; 2.958      ;
; 17.166 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.117      ; 2.960      ;
; 17.169 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.115      ; 2.955      ;
; 17.172 ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.106      ; 2.943      ;
; 17.172 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.102      ; 2.939      ;
; 17.180 ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.117      ; 2.946      ;
; 17.188 ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 20.000       ; 0.108      ; 2.929      ;
; 17.189 ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ; clk_50m                                               ; clk_50m     ; 20.000       ; -0.042     ; 2.756      ;
+--------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.812 ; sd_initial:sd_initial_inst|rx[45]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.134      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.813 ; sd_initial:sd_initial_inst|rx[44]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.133      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.817 ; sd_initial:sd_initial_inst|rx[46]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.129      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.819 ; sd_initial:sd_initial_inst|rx[42]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.127      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.914 ; sd_initial:sd_initial_inst|rx[43]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.032      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.967 ; sd_initial:sd_initial_inst|rx[41]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.979      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 16.979 ; sd_initial:sd_initial_inst|rx[47]   ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.967      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.170 ; sd_initial:sd_initial_inst|rx_valid ; sd_initial:sd_initial_inst|cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 2.776      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.239 ; sd_initial:sd_initial_inst|rx[19]   ; sd_initial:sd_initial_inst|CMD55[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.724      ;
; 17.258 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.705      ;
; 17.258 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.705      ;
; 17.258 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.705      ;
; 17.258 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.705      ;
; 17.258 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.705      ;
; 17.258 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.705      ;
; 17.258 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.705      ;
; 17.258 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.705      ;
; 17.258 ; sd_initial:sd_initial_inst|rx[16]   ; sd_initial:sd_initial_inst|CMD55[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.705      ;
+--------+-------------------------------------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.228 ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; 0.000        ; 1.305      ; 1.296      ;
; 0.185  ; ram_rw_control:ram_rw_control_inst|next_read_reg              ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; ram_rw_control:ram_rw_control_inst|myen                       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.307      ;
; 0.280  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.401      ;
; 0.298  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.420      ;
; 0.301  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.423      ;
; 0.302  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.424      ;
; 0.303  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.425      ;
; 0.304  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.426      ;
; 0.304  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.426      ;
; 0.304  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.426      ;
; 0.305  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.427      ;
; 0.305  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.427      ;
; 0.305  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.427      ;
; 0.305  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.427      ;
; 0.306  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.428      ;
; 0.306  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.428      ;
; 0.315  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.437      ;
; 0.319  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.441      ;
; 0.332  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.454      ;
; 0.337  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a          ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.458      ;
; 0.363  ; ram_rw_control:ram_rw_control_inst|read_req_a                 ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.485      ;
; 0.371  ; ram_rw_control:ram_rw_control_inst|read_req_a                 ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.037      ; 0.492      ;
; 0.371  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m     ; -0.500       ; 1.305      ; 1.395      ;
; 0.425  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.198      ; 0.727      ;
; 0.426  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.196      ; 0.726      ;
; 0.430  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.196      ; 0.730      ;
; 0.430  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.182      ; 0.716      ;
; 0.432  ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.182      ; 0.718      ;
; 0.435  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.196      ; 0.735      ;
; 0.438  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.179      ; 0.721      ;
; 0.446  ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]              ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.198      ; 0.748      ;
; 0.448  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.182      ; 0.734      ;
; 0.449  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.172      ; 0.725      ;
; 0.449  ; ram_rw_control:ram_rw_control_inst|read_req_b                 ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.039      ; 0.572      ;
; 0.450  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.185      ; 0.739      ;
; 0.452  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.574      ;
; 0.452  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.574      ;
; 0.452  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.574      ;
; 0.452  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.574      ;
; 0.452  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.574      ;
; 0.453  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.575      ;
; 0.453  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.575      ;
; 0.456  ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.168      ; 0.728      ;
; 0.457  ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.179      ; 0.740      ;
; 0.457  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.579      ;
; 0.462  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.584      ;
; 0.462  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.584      ;
; 0.462  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.185      ; 0.751      ;
; 0.463  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.585      ;
; 0.463  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.585      ;
; 0.463  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.585      ;
; 0.463  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.585      ;
; 0.464  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.586      ;
; 0.464  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.586      ;
; 0.465  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.587      ;
; 0.465  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.587      ;
; 0.466  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.588      ;
; 0.466  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.588      ;
; 0.466  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.588      ;
; 0.467  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.589      ;
; 0.467  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.589      ;
; 0.467  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.589      ;
; 0.479  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.601      ;
; 0.482  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.604      ;
; 0.483  ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.168      ; 0.755      ;
; 0.498  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.198      ; 0.800      ;
; 0.503  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b        ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.041      ; 0.628      ;
; 0.511  ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.196      ; 0.811      ;
; 0.515  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.637      ;
; 0.515  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.637      ;
; 0.515  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.637      ;
; 0.515  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.637      ;
; 0.515  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.637      ;
; 0.515  ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]               ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.185      ; 0.804      ;
; 0.516  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.638      ;
; 0.516  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.638      ;
; 0.518  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.640      ;
; 0.518  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.640      ;
; 0.518  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.640      ;
; 0.518  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.640      ;
; 0.519  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.641      ;
; 0.519  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.641      ;
; 0.528  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.650      ;
; 0.528  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.650      ;
; 0.529  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.651      ;
; 0.529  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.651      ;
; 0.529  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.651      ;
; 0.530  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.652      ;
; 0.530  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.652      ;
; 0.530  ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]     ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.652      ;
; 0.531  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.653      ;
; 0.531  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.653      ;
; 0.532  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.654      ;
; 0.532  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.654      ;
; 0.532  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ; clk_50m                                               ; clk_50m     ; 0.000        ; 0.038      ; 0.654      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.161 ; ram_rw_control:ram_rw_control_inst|ram_addr[1]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.168 ; ram_rw_control:ram_rw_control_inst|ram_addr[4]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.497      ;
; 0.175 ; ram_rw_control:ram_rw_control_inst|ram_addr[8]      ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.504      ;
; 0.184 ; sd_initial:sd_initial_inst|CMD55[0]                 ; sd_initial:sd_initial_inst|CMD55[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_initial:sd_initial_inst|state[2]                 ; sd_initial:sd_initial_inst|state[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_initial:sd_initial_inst|CMD0[0]                  ; sd_initial:sd_initial_inst|CMD0[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_initial:sd_initial_inst|ACMD41[0]                ; sd_initial:sd_initial_inst|ACMD41[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_initial:sd_initial_inst|state[3]                 ; sd_initial:sd_initial_inst|state[3]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_initial:sd_initial_inst|init_o                   ; sd_initial:sd_initial_inst|init_o                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_read:sd_read_inst|CMD17[0]                       ; sd_read:sd_read_inst|CMD17[0]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_read:sd_read_inst|mystate[0]                     ; sd_read:sd_read_inst|mystate[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_read:sd_read_inst|mystate[2]                     ; sd_read:sd_read_inst|mystate[2]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_read:sd_read_inst|mystate[1]                     ; sd_read:sd_read_inst|mystate[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_read:sd_read_inst|read_start                     ; sd_read:sd_read_inst|read_start                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sd_initial:sd_initial_inst|counter[0]               ; sd_initial:sd_initial_inst|counter[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; sd_read:sd_read_inst|data_come                      ; sd_read:sd_read_inst|data_come                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_read:sd_read_inst|read_cnt[9]                    ; sd_read:sd_read_inst|read_cnt[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_read:sd_read_inst|read_finish                    ; sd_read:sd_read_inst|read_finish                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ram_rw_control:ram_rw_control_inst|read_req         ; ram_rw_control:ram_rw_control_inst|read_req                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_initial:sd_initial_inst|CMD8[0]                  ; sd_initial:sd_initial_inst|CMD8[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sd_read:sd_read_inst|cntb[1]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_read:sd_read_inst|cntb[2]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; sd_initial:sd_initial_inst|rx[9]                    ; sd_initial:sd_initial_inst|rx[10]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sd_initial:sd_initial_inst|rx[20]                   ; sd_initial:sd_initial_inst|rx[21]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_initial:sd_initial_inst|rx[33]                   ; sd_initial:sd_initial_inst|rx[34]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sd_initial:sd_initial_inst|en                       ; sd_initial:sd_initial_inst|en                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ram_rw_control:ram_rw_control_inst|next_read_reg_r2 ; ram_rw_control:ram_rw_control_inst|next_read                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_read:sd_read_inst|en                             ; sd_read:sd_read_inst|en                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[0]                    ; sd_initial:sd_initial_inst|rx[1]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[4]                    ; sd_initial:sd_initial_inst|rx[5]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[5]                    ; sd_initial:sd_initial_inst|rx[6]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[12]                   ; sd_initial:sd_initial_inst|rx[13]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[13]                   ; sd_initial:sd_initial_inst|rx[14]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[24]                   ; sd_initial:sd_initial_inst|rx[25]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[29]                   ; sd_initial:sd_initial_inst|rx[30]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[30]                   ; sd_initial:sd_initial_inst|rx[31]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_initial:sd_initial_inst|rx[32]                   ; sd_initial:sd_initial_inst|rx[33]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[0]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sd_initial:sd_initial_inst|rx[6]                    ; sd_initial:sd_initial_inst|rx[7]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sd_initial:sd_initial_inst|rx[10]                   ; sd_initial:sd_initial_inst|rx[11]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sd_initial:sd_initial_inst|rx[31]                   ; sd_initial:sd_initial_inst|rx[32]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sd_initial:sd_initial_inst|rx[35]                   ; sd_initial:sd_initial_inst|rx[36]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sd_initial:sd_initial_inst|rx[37]                   ; sd_initial:sd_initial_inst|rx[38]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sd_initial:sd_initial_inst|rx[7]                    ; sd_initial:sd_initial_inst|rx[8]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sd_initial:sd_initial_inst|rx[8]                    ; sd_initial:sd_initial_inst|rx[9]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sd_initial:sd_initial_inst|rx[22]                   ; sd_initial:sd_initial_inst|rx[23]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sd_initial:sd_initial_inst|CMD55[6]                 ; sd_initial:sd_initial_inst|CMD55[7]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; sd_initial:sd_initial_inst|CMD55[4]                 ; sd_initial:sd_initial_inst|CMD55[5]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; sd_initial:sd_initial_inst|ACMD41[2]                ; sd_initial:sd_initial_inst|ACMD41[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sd_initial:sd_initial_inst|CMD55[45]                ; sd_initial:sd_initial_inst|CMD55[46]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.196 ; sd_initial:sd_initial_inst|rx[16]                   ; sd_initial:sd_initial_inst|rx[17]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sd_initial:sd_initial_inst|rx[34]                   ; sd_initial:sd_initial_inst|rx[35]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sd_initial:sd_initial_inst|rx[41]                   ; sd_initial:sd_initial_inst|rx[42]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sd_initial:sd_initial_inst|CMD55[5]                 ; sd_initial:sd_initial_inst|CMD55[6]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; sd_initial:sd_initial_inst|ACMD41[6]                ; sd_initial:sd_initial_inst|ACMD41[7]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sd_initial:sd_initial_inst|CMD55[41]                ; sd_initial:sd_initial_inst|CMD55[42]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sd_initial:sd_initial_inst|CMD8[1]                  ; sd_initial:sd_initial_inst|CMD8[2]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; sd_initial:sd_initial_inst|rx[19]                   ; sd_initial:sd_initial_inst|rx[20]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; sd_initial:sd_initial_inst|CMD55[3]                 ; sd_initial:sd_initial_inst|CMD55[4]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.320      ;
; 0.198 ; sd_initial:sd_initial_inst|rx[42]                   ; sd_initial:sd_initial_inst|rx[43]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sd_initial:sd_initial_inst|rx[45]                   ; sd_initial:sd_initial_inst|rx[46]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sd_initial:sd_initial_inst|CMD55[1]                 ; sd_initial:sd_initial_inst|CMD55[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; sd_initial:sd_initial_inst|ACMD41[5]                ; sd_initial:sd_initial_inst|ACMD41[6]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; sd_initial:sd_initial_inst|ACMD41[45]               ; sd_initial:sd_initial_inst|ACMD41[46]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; sd_initial:sd_initial_inst|CMD55[44]                ; sd_initial:sd_initial_inst|CMD55[45]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; sd_initial:sd_initial_inst|CMD8[16]                 ; sd_initial:sd_initial_inst|CMD8[17]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.321      ;
; 0.199 ; sd_initial:sd_initial_inst|rx[18]                   ; sd_initial:sd_initial_inst|rx[19]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; sd_initial:sd_initial_inst|ACMD41[4]                ; sd_initial:sd_initial_inst|ACMD41[5]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; sd_initial:sd_initial_inst|CMD8[9]                  ; sd_initial:sd_initial_inst|CMD8[10]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; sd_initial:sd_initial_inst|CMD8[13]                 ; sd_initial:sd_initial_inst|CMD8[14]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; sd_initial:sd_initial_inst|ACMD41[39]               ; sd_initial:sd_initial_inst|ACMD41[40]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; sd_initial:sd_initial_inst|ACMD41[42]               ; sd_initial:sd_initial_inst|ACMD41[43]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.322      ;
; 0.200 ; sd_initial:sd_initial_inst|ACMD41[44]               ; sd_initial:sd_initial_inst|ACMD41[45]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; sd_initial:sd_initial_inst|CMD0[46]                 ; sd_initial:sd_initial_inst|CMD0[47]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.324      ;
; 0.201 ; sd_initial:sd_initial_inst|CMD55[42]                ; sd_initial:sd_initial_inst|CMD55[43]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.323      ;
; 0.201 ; sd_initial:sd_initial_inst|ACMD41[37]               ; sd_initial:sd_initial_inst|ACMD41[38]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.323      ;
; 0.201 ; sd_initial:sd_initial_inst|ACMD41[38]               ; sd_initial:sd_initial_inst|ACMD41[39]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.323      ;
; 0.202 ; sd_initial:sd_initial_inst|CMD0[7]                  ; sd_initial:sd_initial_inst|CMD0[8]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.324      ;
; 0.202 ; sd_initial:sd_initial_inst|CMD8[43]                 ; sd_initial:sd_initial_inst|CMD8[44]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.324      ;
; 0.202 ; sd_initial:sd_initial_inst|CMD8[46]                 ; sd_initial:sd_initial_inst|CMD8[47]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.324      ;
; 0.203 ; sd_initial:sd_initial_inst|CMD8[2]                  ; sd_initial:sd_initial_inst|CMD8[3]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.205 ; sd_initial:sd_initial_inst|CMD8[0]                  ; sd_initial:sd_initial_inst|CMD8[1]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.327      ;
; 0.213 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; sd_read:sd_read_inst|cntb[0]                        ; sd_read:sd_read_inst|cntb[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.219 ; sd_read:sd_read_inst|mystate[1]                     ; sd_read:sd_read_inst|read_start                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.342      ;
; 0.227 ; sd_read:sd_read_inst|mydata_o[7]                    ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.553      ;
; 0.252 ; sd_read:sd_read_inst|CMD17[39]                      ; sd_read:sd_read_inst|CMD17[40]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.375      ;
; 0.253 ; sd_initial:sd_initial_inst|CMD0[43]                 ; sd_initial:sd_initial_inst|CMD0[44]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.376      ;
; 0.253 ; sd_read:sd_read_inst|CMD17[19]                      ; sd_read:sd_read_inst|CMD17[20]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.376      ;
; 0.253 ; sd_initial:sd_initial_inst|CMD8[31]                 ; sd_initial:sd_initial_inst|CMD8[32]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.376      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD55[10]                ; sd_initial:sd_initial_inst|CMD55[11]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD55[18]                ; sd_initial:sd_initial_inst|CMD55[19]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD55[24]                ; sd_initial:sd_initial_inst|CMD55[25]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD55[26]                ; sd_initial:sd_initial_inst|CMD55[27]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_initial:sd_initial_inst|CMD0[24]                 ; sd_initial:sd_initial_inst|CMD0[25]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.376      ;
; 0.254 ; sd_read:sd_read_inst|CMD17[10]                      ; sd_read:sd_read_inst|CMD17[11]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_read:sd_read_inst|CMD17[21]                      ; sd_read:sd_read_inst|CMD17[22]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; sd_read:sd_read_inst|CMD17[29]                      ; sd_read:sd_read_inst|CMD17[30]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; sd_read:sd_read_inst|CMD17[30]                      ; sd_read:sd_read_inst|CMD17[31]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; sd_initial:sd_initial_inst|ACMD41[26]               ; sd_initial:sd_initial_inst|ACMD41[27]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.376      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.185 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.307      ;
; 0.205 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.328      ;
; 0.228 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.349      ;
; 0.305 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.426      ;
; 0.311 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.435      ;
; 0.319 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.440      ;
; 0.323 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.446      ;
; 0.325 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.447      ;
; 0.330 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.451      ;
; 0.339 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.460      ;
; 0.343 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.464      ;
; 0.345 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.466      ;
; 0.349 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.470      ;
; 0.351 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.472      ;
; 0.362 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.483      ;
; 0.377 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.498      ;
; 0.392 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.513      ;
; 0.395 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.516      ;
; 0.399 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.520      ;
; 0.400 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.521      ;
; 0.403 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.524      ;
; 0.406 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.527      ;
; 0.407 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.528      ;
; 0.419 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.540      ;
; 0.422 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.543      ;
; 0.427 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.548      ;
; 0.437 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.558      ;
; 0.440 ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.561      ;
; 0.444 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.567      ;
; 0.448 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.570      ;
; 0.451 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.573      ;
; 0.453 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.575      ;
; 0.460 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.582      ;
; 0.467 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.588      ;
; 0.471 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.592      ;
; 0.473 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.594      ;
; 0.480 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.601      ;
; 0.482 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.603      ;
; 0.485 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.606      ;
; 0.486 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.607      ;
; 0.487 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.608      ;
; 0.488 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.609      ;
; 0.491 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.613      ;
; 0.491 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.613      ;
; 0.493 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.615      ;
; 0.499 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.620      ;
; 0.499 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.620      ;
; 0.515 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.640      ;
; 0.524 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.645      ;
; 0.530 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.651      ;
; 0.533 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.654      ;
; 0.540 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.662      ;
; 0.541 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.663      ;
; 0.541 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.662      ;
; 0.543 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.665      ;
; 0.543 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.664      ;
; 0.545 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.666      ;
; 0.546 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.667      ;
; 0.548 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.669      ;
; 0.551 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.672      ;
; 0.552 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.674      ;
; 0.559 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.680      ;
; 0.561 ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.038      ; 0.683      ;
; 0.564 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.687      ;
; 0.566 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.689      ;
; 0.595 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.715      ;
; 0.598 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.719      ;
; 0.609 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.730      ;
; 0.612 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.733      ;
; 0.646 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.766      ;
; 0.653 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.773      ;
; 0.655 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.776      ;
; 0.656 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.777      ;
; 0.664 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.785      ;
; 0.665 ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.039      ; 0.788      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mywav:mywav_inst|reg_config:reg_config_inst|clock_20k'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.00          ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.01          ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|config_step.10          ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[0]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[10]            ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[11]            ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[12]            ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[1]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[2]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[3]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[4]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[5]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[6]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[7]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_data[9]             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[0]            ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[1]            ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[2]            ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|reg_index[3]            ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|start                   ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack1         ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack2         ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|i2c_com:u1|ack3         ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.00|clk                       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.01|clk                       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|config_step.10|clk                       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; Rise       ; mywav_inst|reg_config_inst|i2c_data[0]|clk                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                   ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[1]                                                                           ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[2]                                                                           ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[3]                                                                           ;
; 9.213 ; 9.443        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[6]                                                                           ;
; 9.214 ; 9.444        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.214 ; 9.444        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 9.214 ; 9.444        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 9.214 ; 9.444        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.214 ; 9.444        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[0]                                                                           ;
; 9.214 ; 9.444        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[4]                                                                           ;
; 9.214 ; 9.444        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[5]                                                                           ;
; 9.214 ; 9.444        ; 0.230          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|wav_data[7]                                                                           ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_a                                                                     ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|bclk_b                                                                     ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_a                                                                   ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|dacclk_b                                                                   ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[0]                                                                ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[1]                                                                ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[2]                                                                ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|data_num[3]                                                                ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|sinwave_gen:sinwave_gen_inst|myvalid                                                                    ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|myen                                                                                  ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|next_read_reg                                                                         ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[10]                                                                         ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[11]                                                                         ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[12]                                                                         ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[1]                                                                          ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[2]                                                                          ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[3]                                                                          ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[4]                                                                          ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[5]                                                                          ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[6]                                                                          ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[7]                                                                          ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[8]                                                                          ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|ram_raddr[9]                                                                          ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_a                                                                            ;
; 9.275 ; 9.459        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control:ram_rw_control_inst|read_req_b                                                                            ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k                                                                    ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[0]                                                             ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[10]                                                            ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[11]                                                            ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[12]                                                            ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[13]                                                            ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[14]                                                            ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[15]                                                            ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[1]                                                             ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[2]                                                             ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[3]                                                             ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[4]                                                             ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[5]                                                             ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[6]                                                             ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[7]                                                             ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[8]                                                             ;
; 9.277 ; 9.461        ; 0.184          ; Low Pulse Width ; clk_50m ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k_cnt[9]                                                             ;
; 9.412 ; 9.412        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                     ;
; 9.412 ; 9.412        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout                                                           ;
; 9.448 ; 9.448        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; clk_50m~input|o                                                                                                          ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a3|clk1                                                         ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a5|clk1                                                         ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a7|clk1                                                         ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a1|clk1                                                         ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a2|clk1                                                         ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a4|clk1                                                         ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a6|clk1                                                         ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_1|auto_generated|ram_block1a2|clk1                                                         ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_1|auto_generated|ram_block1a3|clk1                                                         ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|bclk_a|clk                                                                                   ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|bclk_b|clk                                                                                   ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|dacclk_a|clk                                                                                 ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|dacclk_b|clk                                                                                 ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|data_num[0]|clk                                                                              ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|data_num[1]|clk                                                                              ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|data_num[2]|clk                                                                              ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|data_num[3]|clk                                                                              ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; mywav_inst|sinwave_gen_inst|myvalid|clk                                                                                  ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myen|clk                                                                                             ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_0|auto_generated|ram_block1a0|clk1                                                         ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_1|auto_generated|ram_block1a0|clk1                                                         ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_1|auto_generated|ram_block1a1|clk1                                                         ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_1|auto_generated|ram_block1a4|clk1                                                         ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_1|auto_generated|ram_block1a5|clk1                                                         ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|myram_rtl_1|auto_generated|ram_block1a6|clk1                                                         ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|next_read_reg|clk                                                                                    ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|ram_raddr[10]|clk                                                                                    ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|ram_raddr[11]|clk                                                                                    ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|ram_raddr[12]|clk                                                                                    ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|ram_raddr[1]|clk                                                                                     ;
; 9.454 ; 9.454        ; 0.000          ; Low Pulse Width ; clk_50m ; Rise       ; ram_rw_control_inst|ram_raddr[2]|clk                                                                                     ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~porta_we_reg       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~porta_we_reg       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~porta_we_reg       ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~porta_we_reg       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~porta_we_reg       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_we_reg       ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_0|altsyncram_60e1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram_rw_control:ram_rw_control_inst|altsyncram:myram_rtl_1|altsyncram_m6d1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[12]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[13]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[14]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[15]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[16]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[17]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[18]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[19]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[20]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[21]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[22]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[23]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[24]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[25]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[26]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[27]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[28]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[30]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[31]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[32]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[33]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[34]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[35]                                                                                     ;
; 19.771 ; 19.987       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD55[36]                                                                                     ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[11]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[12]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[13]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[14]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[15]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[16]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[17]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[18]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[19]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[20]                                                                                             ;
; 19.772 ; 19.988       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_read:sd_read_inst|cnt[21]                                                                                             ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[0]                                                                                     ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[41]                                                                                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[42]                                                                                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|ACMD41[43]                                                                                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[0]                                                                                       ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[17]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[18]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[19]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[20]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[21]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[22]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[23]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[24]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[25]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[26]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[27]                                                                                      ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_initial:sd_initial_inst|CMD0[28]                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; 1.145 ; 1.968 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; 1.059 ; 1.885 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.113 ; 1.909 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 1.784 ; 2.665 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; 3.032 ; 3.901 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; -0.925 ; -1.736 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; -0.838 ; -1.646 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -0.589 ; -1.342 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.574 ; -2.434 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; -2.160 ; -2.961 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 5.917 ; 5.984 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.604 ; 4.677 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.637 ; 3.656 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 2.735 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 3.127 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 2.894 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 4.413 ; 4.421 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 3.898 ; 3.911 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 4.019 ; 4.048 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.816 ; 2.503 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.505 ; 3.528 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 2.649 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 2.856 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 2.622 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 2.922 ; 2.970 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 2.970 ; 3.059 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -2.728  ; -0.269 ; N/A      ; N/A     ; -1.487              ;
;  clk_50m                                               ; -0.022  ; -0.269 ; N/A      ; N/A     ; 9.211               ;
;  mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -2.728  ; 0.185  ; N/A      ; N/A     ; -1.487              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 12.467  ; 0.161  ; N/A      ; N/A     ; 19.688              ;
; Design-wide TNS                                        ; -59.109 ; -0.269 ; 0.0      ; 0.0     ; -47.584             ;
;  clk_50m                                               ; -0.022  ; -0.269 ; N/A      ; N/A     ; 0.000               ;
;  mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -59.093 ; 0.000  ; N/A      ; N/A     ; -47.584             ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; 2.506 ; 2.885 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; 2.275 ; 2.637 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 2.678 ; 2.981 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 4.219 ; 4.460 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; 6.455 ; 6.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; BCLK       ; clk_50m                                               ; -0.925 ; -1.736 ; Rise       ; clk_50m                                               ;
; DACLRC     ; clk_50m                                               ; -0.838 ; -1.646 ; Rise       ; clk_50m                                               ;
; I2C_SDAT   ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -0.589 ; -1.342 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; rst_n      ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; -1.574 ; -2.434 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_dataout ; clk_50m                                               ; -2.160 ; -2.961 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 12.854 ; 12.594 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 10.082 ; 9.721  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 7.386  ; 7.608  ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 5.462  ;        ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 5.505  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;        ; 5.024  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 9.639  ; 9.232  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 8.428  ; 8.138  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; DACDAT    ; clk_50m                                               ; 4.019 ; 4.048 ; Rise       ; clk_50m                                               ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.816 ; 2.503 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SDAT  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 3.505 ; 3.528 ; Rise       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; I2C_SCLK  ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 2.649 ;       ; Fall       ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ;
; SD_clk    ; clk_50m                                               ; 2.856 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_clk    ; clk_50m                                               ;       ; 2.622 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_cs     ; clk_50m                                               ; 2.922 ; 2.970 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; SD_datain ; clk_50m                                               ; 2.970 ; 3.059 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SD_clk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_cs         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_datain     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ADCLRC                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADCDAT                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_50m                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DACLRC                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BCLK                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_dataout              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.09 V              ; -0.00842 V          ; 0.277 V                              ; 0.268 V                              ; 5.24e-09 s                  ; 3.95e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.09 V             ; -0.00842 V         ; 0.277 V                             ; 0.268 V                             ; 5.24e-09 s                 ; 3.95e-09 s                 ; No                        ; Yes                       ;
; SD_cs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SD_datain     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; DACDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.08 V              ; -0.00375 V          ; 0.284 V                              ; 0.246 V                              ; 6.17e-09 s                  ; 4.91e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.08 V             ; -0.00375 V         ; 0.284 V                             ; 0.246 V                             ; 6.17e-09 s                 ; 4.91e-09 s                 ; No                        ; Yes                       ;
; SD_cs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SD_datain     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; DACDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.48 V              ; -0.0129 V           ; 0.351 V                              ; 0.278 V                              ; 4.12e-09 s                  ; 3.46e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.48 V             ; -0.0129 V          ; 0.351 V                             ; 0.278 V                             ; 4.12e-09 s                 ; 3.46e-09 s                 ; No                        ; No                        ;
; SD_cs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SD_datain     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; DACDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk_50m                                               ; clk_50m                                               ; 1718     ; 0        ; 0        ; 0        ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m                                               ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m                                               ; 14       ; 109      ; 0        ; 0        ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 309      ; 0        ; 0        ; 0        ;
; clk_50m                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4002     ; 70       ; 929      ; 18344    ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk_50m                                               ; clk_50m                                               ; 1718     ; 0        ; 0        ; 0        ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; clk_50m                                               ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_50m                                               ; 14       ; 109      ; 0        ; 0        ;
; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; mywav:mywav_inst|reg_config:reg_config_inst|clock_20k ; 309      ; 0        ; 0        ; 0        ;
; clk_50m                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4002     ; 70       ; 929      ; 18344    ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Nov 11 21:37:13 2015
Info: Command: quartus_sta sd_audio -c sd_audio
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sd_audio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50m clk_50m
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name mywav:mywav_inst|reg_config:reg_config_inst|clock_20k mywav:mywav_inst|reg_config:reg_config_inst|clock_20k
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.728
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.728       -59.093 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.016        -0.016 clk_50m 
    Info (332119):    12.467         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.269
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.269        -0.269 clk_50m 
    Info (332119):     0.450         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.451         0.000 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -47.584 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):     9.639         0.000 clk_50m 
    Info (332119):    19.688         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.467
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.467       -52.657 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.022        -0.022 clk_50m 
    Info (332119):    12.947         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.217        -0.217 clk_50m 
    Info (332119):     0.399         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400         0.000 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -47.584 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):     9.637         0.000 clk_50m 
    Info (332119):    19.693         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.598        -7.345 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.257         0.000 clk_50m 
    Info (332119):    16.812         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.228
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.228        -0.228 clk_50m 
    Info (332119):     0.161         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185         0.000 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -32.000 mywav:mywav_inst|reg_config:reg_config_inst|clock_20k 
    Info (332119):     9.211         0.000 clk_50m 
    Info (332119):    19.749         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 497 megabytes
    Info: Processing ended: Wed Nov 11 21:37:16 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


