// Seed: 1984904513
module module_0 (
    id_1,
    id_2,
    module_0
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_8 = 32'd76
) (
    input  wand  id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  wor   id_3,
    output tri1  id_4,
    output uwire id_5,
    output tri1  id_6
);
  parameter id_8 = -1 ==? 1;
  wire [-1 : -1] id_9;
  wire id_10;
  parameter id_11 = id_8;
  assign id_4 = -1 ? id_10 : -1;
  wire [1 'b0 : id_8] id_12;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9
  );
  logic [-1 : -1] id_14 = id_8 != id_10;
endmodule
