
5. Printing statistics.

=== $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010 ===

   Number of wires:                 54
   Number of wire bits:            921
   Number of public wires:          54
   Number of public wire bits:     921
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $adffe                         50

=== adder_with_1_reg ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           5
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            1
     $dffe                           1

=== fir ===

   Number of wires:                160
   Number of wire bits:           2834
   Number of public wires:         160
   Number of public wire bits:    2834
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $adffe                          1
     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010      1
     adder_with_1_reg               49
     multiplier_with_reg            25
     one_register                    3

=== multiplier_with_reg ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           5
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                           1
     $mul                            1

=== one_register ===

   Number of wires:                  4
   Number of wire bits:             38
   Number of public wires:           4
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe                           1

=== design hierarchy ===

   fir                               1
     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010      1
     adder_with_1_reg               49
     multiplier_with_reg            25
     one_register                    3

   Number of wires:                670
   Number of wire bits:           9345
   Number of public wires:         596
   Number of public wire bits:    8013
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                202
     $add                           49
     $adffe                         51
     $dffe                          77
     $mul                           25

