// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/28/2024 16:19:08"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Final_Desgin_p2 (
	function_number,
	Enable,
	clk,
	reset,
	data_in,
	LS_Bin,
	Reg_A,
	Reg_B,
	LS_result,
	RS_Bin,
	RS_resultf,
	st_id_Bin,
	student_id);
output 	[7:0] function_number;
input 	Enable;
input 	clk;
input 	reset;
input 	data_in;
output 	[3:0] LS_Bin;
input 	[7:0] Reg_A;
input 	[7:0] Reg_B;
output 	[6:0] LS_result;
output 	[3:0] RS_Bin;
output 	[6:0] RS_resultf;
output 	[3:0] st_id_Bin;
output 	[6:0] student_id;

// Design Ports Information
// function_number[7]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// function_number[6]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// function_number[5]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// function_number[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// function_number[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// function_number[2]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// function_number[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// function_number[0]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_Bin[3]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_Bin[2]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_Bin[1]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_Bin[0]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_result[6]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_result[5]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_result[4]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_result[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_result[2]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_result[1]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LS_result[0]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_Bin[3]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_Bin[2]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_Bin[1]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_Bin[0]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_resultf[6]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_resultf[5]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_resultf[4]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_resultf[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_resultf[2]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_resultf[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RS_resultf[0]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// st_id_Bin[3]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// st_id_Bin[2]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// st_id_Bin[1]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// st_id_Bin[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[6]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[5]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[4]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[2]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[1]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// student_id[0]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enable	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_B[7]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_A[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_B[6]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_A[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_B[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_A[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_B[4]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_A[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_B[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_A[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_B[2]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_A[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_B[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_A[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reg_A[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst2|Add0~6_combout ;
wire \inst2|Add0~10_combout ;
wire \inst2|Add0~12_combout ;
wire \inst2|Add2~4_combout ;
wire \inst2|Add2~6_combout ;
wire \inst2|Add2~8_combout ;
wire \inst2|Mux0~0_combout ;
wire \inst2|Mux2~0_combout ;
wire \inst2|Mux6~4_combout ;
wire \inst2|Mux7~5_combout ;
wire \inst2|Mux7~10_combout ;
wire \clk~combout ;
wire \data_in~combout ;
wire \inst|Selector2~0_combout ;
wire \reset~combout ;
wire \inst|yfsm.s2~regout ;
wire \inst|Selector3~0_combout ;
wire \inst|yfsm.s3~regout ;
wire \inst|Selector4~0_combout ;
wire \inst|yfsm.s4~regout ;
wire \inst|Selector5~0_combout ;
wire \inst|yfsm.s5~regout ;
wire \inst|Selector6~0_combout ;
wire \inst|yfsm.s6~regout ;
wire \inst|Selector7~0_combout ;
wire \inst|yfsm.s7~regout ;
wire \inst|Selector0~0_combout ;
wire \inst|yfsm.s0~regout ;
wire \inst|WideOr1~combout ;
wire \Enable~combout ;
wire \inst|WideOr2~0_combout ;
wire \inst|Selector1~0_combout ;
wire \inst|yfsm.s1~regout ;
wire \inst|WideOr0~combout ;
wire \inst3|Mux0~0_combout ;
wire \inst3|Mux1~0_combout ;
wire \inst3|Mux2~0_combout ;
wire \inst3|Mux3~0_combout ;
wire \inst3|Mux4~0_combout ;
wire \inst3|Mux5~0_combout ;
wire \inst3|Mux6~0_combout ;
wire \inst3|Mux7~0_combout ;
wire \clk~clk_delay_ctrl_clkout ;
wire \clk~clkctrl_outclk ;
wire \inst2|Add3~1_cout ;
wire \inst2|Add3~3 ;
wire \inst2|Add3~5 ;
wire \inst2|Add3~7 ;
wire \inst2|Add3~9 ;
wire \inst2|Add3~11 ;
wire \inst2|Add3~13 ;
wire \inst2|Add3~14_combout ;
wire \inst2|Result[7]~0_combout ;
wire \inst2|Result[7]~1_combout ;
wire \inst2|Result[7]~2_combout ;
wire \inst5|Q[6]~feeder_combout ;
wire \inst2|Add0~1 ;
wire \inst2|Add0~3 ;
wire \inst2|Add0~5 ;
wire \inst2|Add0~7 ;
wire \inst2|Add0~9 ;
wire \inst2|Add0~11 ;
wire \inst2|Add0~13 ;
wire \inst2|Add0~14_combout ;
wire \inst2|Add0~8_combout ;
wire \inst2|Add0~4_combout ;
wire \inst2|Add0~2_combout ;
wire \inst2|Add0~0_combout ;
wire \inst2|Add1~1 ;
wire \inst2|Add1~3 ;
wire \inst2|Add1~5 ;
wire \inst2|Add1~7 ;
wire \inst2|Add1~9 ;
wire \inst2|Add1~11 ;
wire \inst2|Add1~13 ;
wire \inst2|Add1~14_combout ;
wire \inst2|Add2~1_cout ;
wire \inst2|Add2~3 ;
wire \inst2|Add2~5 ;
wire \inst2|Add2~7 ;
wire \inst2|Add2~9 ;
wire \inst2|Add2~11 ;
wire \inst2|Add2~13 ;
wire \inst2|Add2~14_combout ;
wire \inst2|Mux0~1_combout ;
wire \inst2|Mux0~2_combout ;
wire \inst2|Mux0~3_combout ;
wire \inst2|Result[7]~4_combout ;
wire \inst2|Temp_Reg[7]~0_combout ;
wire \inst2|Add3~12_combout ;
wire \inst2|Mux1~0_combout ;
wire \inst2|Add2~12_combout ;
wire \inst2|Add1~12_combout ;
wire \inst2|Mux1~1_combout ;
wire \inst2|Mux1~2_combout ;
wire \inst2|Mux1~3_combout ;
wire \inst2|Add3~10_combout ;
wire \inst2|Add2~10_combout ;
wire \inst2|Add1~10_combout ;
wire \inst2|Mux2~1_combout ;
wire \inst2|Mux2~2_combout ;
wire \inst2|Mux2~3_combout ;
wire \inst2|Add3~8_combout ;
wire \inst2|Mux3~0_combout ;
wire \inst2|Result[7]~3_combout ;
wire \inst2|Add1~8_combout ;
wire \inst2|Mux3~1_combout ;
wire \inst2|Mux3~2_combout ;
wire \inst2|Mux3~3_combout ;
wire \inst7|Mux0~0_combout ;
wire \inst7|Mux1~0_combout ;
wire \inst7|Mux2~0_combout ;
wire \inst7|Mux3~0_combout ;
wire \inst7|Mux4~0_combout ;
wire \inst7|Mux5~0_combout ;
wire \inst7|Mux6~0_combout ;
wire \inst2|Add3~6_combout ;
wire \inst2|Mux4~0_combout ;
wire \inst2|Add1~6_combout ;
wire \inst2|Mux4~1_combout ;
wire \inst2|Mux4~2_combout ;
wire \inst2|Mux4~3_combout ;
wire \inst2|Add3~4_combout ;
wire \inst2|Mux5~0_combout ;
wire \inst2|Add1~4_combout ;
wire \inst2|Mux5~1_combout ;
wire \inst2|Mux5~2_combout ;
wire \inst2|Mux5~3_combout ;
wire \inst2|Result[7]~5_combout ;
wire \inst2|Mux6~0_combout ;
wire \inst2|Mux6~1_combout ;
wire \inst2|Add1~2_combout ;
wire \inst2|Mux6~5_combout ;
wire \inst2|Add3~2_combout ;
wire \inst2|Add2~2_combout ;
wire \inst2|Mux6~2_combout ;
wire \inst2|Mux6~3_combout ;
wire \inst2|Mux6~6_combout ;
wire \inst2|Mux6~7_combout ;
wire \inst2|Mux7~2_combout ;
wire \inst2|Mux7~4_combout ;
wire \inst2|Mux7~3_combout ;
wire \inst2|Mux7~6_combout ;
wire \inst2|Mux7~7_combout ;
wire \inst2|Add1~0_combout ;
wire \inst2|Mux7~8_combout ;
wire \inst2|Mux7~9_combout ;
wire \inst2|Mux7~11_combout ;
wire \inst9|Mux0~0_combout ;
wire \inst9|Mux1~0_combout ;
wire \inst9|Mux2~0_combout ;
wire \inst9|Mux3~0_combout ;
wire \inst9|Mux4~0_combout ;
wire \inst9|Mux5~0_combout ;
wire \inst9|Mux6~0_combout ;
wire \inst|WideOr2~1_combout ;
wire \inst|WideOr3~combout ;
wire \inst|WideOr4~0_combout ;
wire \inst|WideOr4~1_combout ;
wire \inst4|Mux0~4_combout ;
wire \inst4|Mux1~4_combout ;
wire \inst4|Mux2~4_combout ;
wire \inst4|Mux3~0_combout ;
wire \inst4|Mux4~0_combout ;
wire \inst4|Mux5~4_combout ;
wire \inst4|Mux6~0_combout ;
wire [7:0] \inst6|Q ;
wire [7:0] \inst2|Temp_Reg ;
wire [7:0] \inst2|Result ;
wire [7:0] \inst5|Q ;
wire [7:0] \Reg_A~combout ;
wire [7:0] \Reg_B~combout ;


// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \inst2|Add0~6 (
// Equation(s):
// \inst2|Add0~6_combout  = (\inst5|Q [3] & ((\inst6|Q [3] & (\inst2|Add0~5  & VCC)) # (!\inst6|Q [3] & (!\inst2|Add0~5 )))) # (!\inst5|Q [3] & ((\inst6|Q [3] & (!\inst2|Add0~5 )) # (!\inst6|Q [3] & ((\inst2|Add0~5 ) # (GND)))))
// \inst2|Add0~7  = CARRY((\inst5|Q [3] & (!\inst6|Q [3] & !\inst2|Add0~5 )) # (!\inst5|Q [3] & ((!\inst2|Add0~5 ) # (!\inst6|Q [3]))))

	.dataa(\inst5|Q [3]),
	.datab(\inst6|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~5 ),
	.combout(\inst2|Add0~6_combout ),
	.cout(\inst2|Add0~7 ));
// synopsys translate_off
defparam \inst2|Add0~6 .lut_mask = 16'h9617;
defparam \inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \inst2|Add0~10 (
// Equation(s):
// \inst2|Add0~10_combout  = (\inst6|Q [5] & ((\inst5|Q [5] & (\inst2|Add0~9  & VCC)) # (!\inst5|Q [5] & (!\inst2|Add0~9 )))) # (!\inst6|Q [5] & ((\inst5|Q [5] & (!\inst2|Add0~9 )) # (!\inst5|Q [5] & ((\inst2|Add0~9 ) # (GND)))))
// \inst2|Add0~11  = CARRY((\inst6|Q [5] & (!\inst5|Q [5] & !\inst2|Add0~9 )) # (!\inst6|Q [5] & ((!\inst2|Add0~9 ) # (!\inst5|Q [5]))))

	.dataa(\inst6|Q [5]),
	.datab(\inst5|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~9 ),
	.combout(\inst2|Add0~10_combout ),
	.cout(\inst2|Add0~11 ));
// synopsys translate_off
defparam \inst2|Add0~10 .lut_mask = 16'h9617;
defparam \inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \inst2|Add0~12 (
// Equation(s):
// \inst2|Add0~12_combout  = ((\inst6|Q [6] $ (\inst5|Q [6] $ (!\inst2|Add0~11 )))) # (GND)
// \inst2|Add0~13  = CARRY((\inst6|Q [6] & ((\inst5|Q [6]) # (!\inst2|Add0~11 ))) # (!\inst6|Q [6] & (\inst5|Q [6] & !\inst2|Add0~11 )))

	.dataa(\inst6|Q [6]),
	.datab(\inst5|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~11 ),
	.combout(\inst2|Add0~12_combout ),
	.cout(\inst2|Add0~13 ));
// synopsys translate_off
defparam \inst2|Add0~12 .lut_mask = 16'h698E;
defparam \inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \inst2|Add2~4 (
// Equation(s):
// \inst2|Add2~4_combout  = (\inst6|Q [2] & (!\inst2|Add2~3  & VCC)) # (!\inst6|Q [2] & (\inst2|Add2~3  $ (GND)))
// \inst2|Add2~5  = CARRY((!\inst6|Q [2] & !\inst2|Add2~3 ))

	.dataa(vcc),
	.datab(\inst6|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~3 ),
	.combout(\inst2|Add2~4_combout ),
	.cout(\inst2|Add2~5 ));
// synopsys translate_off
defparam \inst2|Add2~4 .lut_mask = 16'h3C03;
defparam \inst2|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \inst2|Add2~6 (
// Equation(s):
// \inst2|Add2~6_combout  = (\inst6|Q [3] & ((\inst2|Add2~5 ) # (GND))) # (!\inst6|Q [3] & (!\inst2|Add2~5 ))
// \inst2|Add2~7  = CARRY((\inst6|Q [3]) # (!\inst2|Add2~5 ))

	.dataa(vcc),
	.datab(\inst6|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~5 ),
	.combout(\inst2|Add2~6_combout ),
	.cout(\inst2|Add2~7 ));
// synopsys translate_off
defparam \inst2|Add2~6 .lut_mask = 16'hC3CF;
defparam \inst2|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \inst2|Add2~8 (
// Equation(s):
// \inst2|Add2~8_combout  = (\inst6|Q [4] & (!\inst2|Add2~7  & VCC)) # (!\inst6|Q [4] & (\inst2|Add2~7  $ (GND)))
// \inst2|Add2~9  = CARRY((!\inst6|Q [4] & !\inst2|Add2~7 ))

	.dataa(\inst6|Q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~7 ),
	.combout(\inst2|Add2~8_combout ),
	.cout(\inst2|Add2~9 ));
// synopsys translate_off
defparam \inst2|Add2~8 .lut_mask = 16'h5A05;
defparam \inst2|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y21_N9
cycloneii_lcell_ff \inst2|Temp_Reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst5|Q [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Temp_Reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Temp_Reg [7]));

// Location: LCFF_X36_Y21_N11
cycloneii_lcell_ff \inst6|Q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_B~combout [5]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|Q [5]));

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \inst2|Mux0~0 (
// Equation(s):
// \inst2|Mux0~0_combout  = (\inst2|Result[7]~2_combout  & ((\inst5|Q [7] & ((!\inst2|Result[7]~3_combout ) # (!\inst6|Q [7]))) # (!\inst5|Q [7] & ((\inst2|Result[7]~3_combout ))))) # (!\inst2|Result[7]~2_combout  & (((\inst2|Result[7]~3_combout ))))

	.dataa(\inst6|Q [7]),
	.datab(\inst2|Result[7]~2_combout ),
	.datac(\inst5|Q [7]),
	.datad(\inst2|Result[7]~3_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~0 .lut_mask = 16'h7FC0;
defparam \inst2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \inst2|Mux2~0 (
// Equation(s):
// \inst2|Mux2~0_combout  = (\inst2|Result[7]~2_combout  & ((\inst2|Result[7]~3_combout  & ((!\inst5|Q [5]) # (!\inst6|Q [5]))) # (!\inst2|Result[7]~3_combout  & ((\inst5|Q [5]))))) # (!\inst2|Result[7]~2_combout  & (((\inst2|Result[7]~3_combout ))))

	.dataa(\inst6|Q [5]),
	.datab(\inst2|Result[7]~2_combout ),
	.datac(\inst2|Result[7]~3_combout ),
	.datad(\inst5|Q [5]),
	.cin(gnd),
	.combout(\inst2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~0 .lut_mask = 16'h7CF0;
defparam \inst2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N7
cycloneii_lcell_ff \inst2|Temp_Reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst5|Q [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Temp_Reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Temp_Reg [3]));

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \inst2|Mux6~4 (
// Equation(s):
// \inst2|Mux6~4_combout  = (\inst3|Mux6~0_combout  & (((!\inst6|Q [1])) # (!\inst5|Q [1]))) # (!\inst3|Mux6~0_combout  & (((\inst2|Result [1]))))

	.dataa(\inst5|Q [1]),
	.datab(\inst2|Result [1]),
	.datac(\inst6|Q [1]),
	.datad(\inst3|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~4 .lut_mask = 16'h5FCC;
defparam \inst2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \inst2|Mux7~5 (
// Equation(s):
// \inst2|Mux7~5_combout  = (\inst3|Mux6~0_combout  & ((\inst6|Q [0] & (!\inst5|Q [0])) # (!\inst6|Q [0] & ((\inst2|Mux7~2_combout )))))

	.dataa(\inst5|Q [0]),
	.datab(\inst3|Mux6~0_combout ),
	.datac(\inst6|Q [0]),
	.datad(\inst2|Mux7~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~5 .lut_mask = 16'h4C40;
defparam \inst2|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneii_lcell_comb \inst2|Mux7~10 (
// Equation(s):
// \inst2|Mux7~10_combout  = (\inst|WideOr1~combout  & ((\inst|WideOr2~0_combout  & (\inst6|Q [0] & \Enable~combout )) # (!\inst|WideOr2~0_combout  & ((!\Enable~combout ))))) # (!\inst|WideOr1~combout  & (((!\inst|WideOr2~0_combout ))))

	.dataa(\inst|WideOr1~combout ),
	.datab(\inst6|Q [0]),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\Enable~combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~10 .lut_mask = 16'h850F;
defparam \inst2|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_B[5]));
// synopsys translate_off
defparam \Reg_B[5]~I .input_async_reset = "none";
defparam \Reg_B[5]~I .input_power_up = "low";
defparam \Reg_B[5]~I .input_register_mode = "none";
defparam \Reg_B[5]~I .input_sync_reset = "none";
defparam \Reg_B[5]~I .oe_async_reset = "none";
defparam \Reg_B[5]~I .oe_power_up = "low";
defparam \Reg_B[5]~I .oe_register_mode = "none";
defparam \Reg_B[5]~I .oe_sync_reset = "none";
defparam \Reg_B[5]~I .operation_mode = "input";
defparam \Reg_B[5]~I .output_async_reset = "none";
defparam \Reg_B[5]~I .output_power_up = "low";
defparam \Reg_B[5]~I .output_register_mode = "none";
defparam \Reg_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in));
// synopsys translate_off
defparam \data_in~I .input_async_reset = "none";
defparam \data_in~I .input_power_up = "low";
defparam \data_in~I .input_register_mode = "none";
defparam \data_in~I .input_sync_reset = "none";
defparam \data_in~I .oe_async_reset = "none";
defparam \data_in~I .oe_power_up = "low";
defparam \data_in~I .oe_register_mode = "none";
defparam \data_in~I .oe_sync_reset = "none";
defparam \data_in~I .operation_mode = "input";
defparam \data_in~I .output_async_reset = "none";
defparam \data_in~I .output_power_up = "low";
defparam \data_in~I .output_register_mode = "none";
defparam \data_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (\inst|yfsm.s1~regout  & (\data_in~combout )) # (!\inst|yfsm.s1~regout  & (!\data_in~combout  & \inst|yfsm.s2~regout ))

	.dataa(\inst|yfsm.s1~regout ),
	.datab(\data_in~combout ),
	.datac(\inst|yfsm.s2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'h9898;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y21_N11
cycloneii_lcell_ff \inst|yfsm.s2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|yfsm.s2~regout ));

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (\data_in~combout  & ((\inst|yfsm.s2~regout ))) # (!\data_in~combout  & (\inst|yfsm.s3~regout  & !\inst|yfsm.s2~regout ))

	.dataa(vcc),
	.datab(\data_in~combout ),
	.datac(\inst|yfsm.s3~regout ),
	.datad(\inst|yfsm.s2~regout ),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'hCC30;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N1
cycloneii_lcell_ff \inst|yfsm.s3 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|yfsm.s3~regout ));

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (\data_in~combout  & ((\inst|yfsm.s3~regout ))) # (!\data_in~combout  & (\inst|yfsm.s4~regout  & !\inst|yfsm.s3~regout ))

	.dataa(vcc),
	.datab(\data_in~combout ),
	.datac(\inst|yfsm.s4~regout ),
	.datad(\inst|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'hCC30;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N23
cycloneii_lcell_ff \inst|yfsm.s4 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|yfsm.s4~regout ));

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\data_in~combout  & ((\inst|yfsm.s4~regout ))) # (!\data_in~combout  & (\inst|yfsm.s5~regout  & !\inst|yfsm.s4~regout ))

	.dataa(vcc),
	.datab(\data_in~combout ),
	.datac(\inst|yfsm.s5~regout ),
	.datad(\inst|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'hCC30;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N9
cycloneii_lcell_ff \inst|yfsm.s5 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|yfsm.s5~regout ));

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\data_in~combout  & ((\inst|yfsm.s5~regout ))) # (!\data_in~combout  & (\inst|yfsm.s6~regout  & !\inst|yfsm.s5~regout ))

	.dataa(vcc),
	.datab(\data_in~combout ),
	.datac(\inst|yfsm.s6~regout ),
	.datad(\inst|yfsm.s5~regout ),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'hCC30;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N5
cycloneii_lcell_ff \inst|yfsm.s6 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|yfsm.s6~regout ));

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\data_in~combout  & ((\inst|yfsm.s6~regout ))) # (!\data_in~combout  & (\inst|yfsm.s7~regout  & !\inst|yfsm.s6~regout ))

	.dataa(vcc),
	.datab(\data_in~combout ),
	.datac(\inst|yfsm.s7~regout ),
	.datad(\inst|yfsm.s6~regout ),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'hCC30;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N13
cycloneii_lcell_ff \inst|yfsm.s7 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|yfsm.s7~regout ));

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\data_in~combout  & ((!\inst|yfsm.s7~regout ))) # (!\data_in~combout  & ((\inst|yfsm.s0~regout ) # (\inst|yfsm.s7~regout )))

	.dataa(vcc),
	.datab(\data_in~combout ),
	.datac(\inst|yfsm.s0~regout ),
	.datad(\inst|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'h33FC;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N27
cycloneii_lcell_ff \inst|yfsm.s0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|yfsm.s0~regout ));

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \inst|WideOr1 (
// Equation(s):
// \inst|WideOr1~combout  = (\inst|yfsm.s1~regout ) # ((\inst|yfsm.s4~regout ) # ((\inst|yfsm.s5~regout ) # (!\inst|yfsm.s0~regout )))

	.dataa(\inst|yfsm.s1~regout ),
	.datab(\inst|yfsm.s4~regout ),
	.datac(\inst|yfsm.s5~regout ),
	.datad(\inst|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr1 .lut_mask = 16'hFEFF;
defparam \inst|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Enable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Enable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enable));
// synopsys translate_off
defparam \Enable~I .input_async_reset = "none";
defparam \Enable~I .input_power_up = "low";
defparam \Enable~I .input_register_mode = "none";
defparam \Enable~I .input_sync_reset = "none";
defparam \Enable~I .oe_async_reset = "none";
defparam \Enable~I .oe_power_up = "low";
defparam \Enable~I .oe_register_mode = "none";
defparam \Enable~I .oe_sync_reset = "none";
defparam \Enable~I .operation_mode = "input";
defparam \Enable~I .output_async_reset = "none";
defparam \Enable~I .output_power_up = "low";
defparam \Enable~I .output_register_mode = "none";
defparam \Enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = (\inst|yfsm.s2~regout ) # ((\inst|yfsm.s4~regout ) # ((\inst|yfsm.s6~regout ) # (!\inst|yfsm.s0~regout )))

	.dataa(\inst|yfsm.s2~regout ),
	.datab(\inst|yfsm.s4~regout ),
	.datac(\inst|yfsm.s6~regout ),
	.datad(\inst|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr2~0 .lut_mask = 16'hFEFF;
defparam \inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (\data_in~combout  & ((!\inst|yfsm.s0~regout ))) # (!\data_in~combout  & (\inst|yfsm.s1~regout  & \inst|yfsm.s0~regout ))

	.dataa(vcc),
	.datab(\data_in~combout ),
	.datac(\inst|yfsm.s1~regout ),
	.datad(\inst|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'h30CC;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N21
cycloneii_lcell_ff \inst|yfsm.s1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|yfsm.s1~regout ));

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \inst|WideOr0 (
// Equation(s):
// \inst|WideOr0~combout  = (\inst|yfsm.s2~regout ) # ((\inst|yfsm.s3~regout ) # ((\inst|yfsm.s1~regout ) # (!\inst|yfsm.s0~regout )))

	.dataa(\inst|yfsm.s2~regout ),
	.datab(\inst|yfsm.s3~regout ),
	.datac(\inst|yfsm.s1~regout ),
	.datad(\inst|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr0 .lut_mask = 16'hFEFF;
defparam \inst|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \inst3|Mux0~0 (
// Equation(s):
// \inst3|Mux0~0_combout  = (!\inst|WideOr1~combout  & (\Enable~combout  & (!\inst|WideOr2~0_combout  & !\inst|WideOr0~combout )))

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~0 .lut_mask = 16'h0004;
defparam \inst3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \inst3|Mux1~0 (
// Equation(s):
// \inst3|Mux1~0_combout  = (!\inst|WideOr1~combout  & (\Enable~combout  & (\inst|WideOr2~0_combout  & !\inst|WideOr0~combout )))

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux1~0 .lut_mask = 16'h0040;
defparam \inst3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \inst3|Mux2~0 (
// Equation(s):
// \inst3|Mux2~0_combout  = (\Enable~combout  & (!\inst|WideOr2~0_combout  & (\inst|WideOr1~combout  & !\inst|WideOr0~combout )))

	.dataa(\Enable~combout ),
	.datab(\inst|WideOr2~0_combout ),
	.datac(\inst|WideOr1~combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux2~0 .lut_mask = 16'h0020;
defparam \inst3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \inst3|Mux3~0 (
// Equation(s):
// \inst3|Mux3~0_combout  = (\inst|WideOr1~combout  & (\Enable~combout  & (\inst|WideOr2~0_combout  & !\inst|WideOr0~combout )))

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux3~0 .lut_mask = 16'h0080;
defparam \inst3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \inst3|Mux4~0 (
// Equation(s):
// \inst3|Mux4~0_combout  = (!\inst|WideOr1~combout  & (\Enable~combout  & (!\inst|WideOr2~0_combout  & \inst|WideOr0~combout )))

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux4~0 .lut_mask = 16'h0400;
defparam \inst3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneii_lcell_comb \inst3|Mux5~0 (
// Equation(s):
// \inst3|Mux5~0_combout  = (!\inst|WideOr1~combout  & (\Enable~combout  & (\inst|WideOr2~0_combout  & \inst|WideOr0~combout )))

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux5~0 .lut_mask = 16'h4000;
defparam \inst3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \inst3|Mux6~0 (
// Equation(s):
// \inst3|Mux6~0_combout  = (\inst|WideOr1~combout  & (\Enable~combout  & (!\inst|WideOr2~0_combout  & \inst|WideOr0~combout )))

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~0 .lut_mask = 16'h0800;
defparam \inst3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneii_lcell_comb \inst3|Mux7~0 (
// Equation(s):
// \inst3|Mux7~0_combout  = (((!\inst|WideOr0~combout ) # (!\inst|WideOr2~0_combout )) # (!\Enable~combout )) # (!\inst|WideOr1~combout )

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux7~0 .lut_mask = 16'h7FFF;
defparam \inst3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKDELAYCTRL_G7
cycloneii_clk_delay_ctrl \clk~clk_delay_ctrl (
	.clk(\clk~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\clk~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \clk~clk_delay_ctrl .delay_chain_mode = "none";
defparam \clk~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_A[5]));
// synopsys translate_off
defparam \Reg_A[5]~I .input_async_reset = "none";
defparam \Reg_A[5]~I .input_power_up = "low";
defparam \Reg_A[5]~I .input_register_mode = "none";
defparam \Reg_A[5]~I .input_sync_reset = "none";
defparam \Reg_A[5]~I .oe_async_reset = "none";
defparam \Reg_A[5]~I .oe_power_up = "low";
defparam \Reg_A[5]~I .oe_register_mode = "none";
defparam \Reg_A[5]~I .oe_sync_reset = "none";
defparam \Reg_A[5]~I .operation_mode = "input";
defparam \Reg_A[5]~I .output_async_reset = "none";
defparam \Reg_A[5]~I .output_power_up = "low";
defparam \Reg_A[5]~I .output_register_mode = "none";
defparam \Reg_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N13
cycloneii_lcell_ff \inst5|Q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_A~combout [5]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Q [5]));

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_A[4]));
// synopsys translate_off
defparam \Reg_A[4]~I .input_async_reset = "none";
defparam \Reg_A[4]~I .input_power_up = "low";
defparam \Reg_A[4]~I .input_register_mode = "none";
defparam \Reg_A[4]~I .input_sync_reset = "none";
defparam \Reg_A[4]~I .oe_async_reset = "none";
defparam \Reg_A[4]~I .oe_power_up = "low";
defparam \Reg_A[4]~I .oe_register_mode = "none";
defparam \Reg_A[4]~I .oe_sync_reset = "none";
defparam \Reg_A[4]~I .operation_mode = "input";
defparam \Reg_A[4]~I .output_async_reset = "none";
defparam \Reg_A[4]~I .output_power_up = "low";
defparam \Reg_A[4]~I .output_register_mode = "none";
defparam \Reg_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y21_N19
cycloneii_lcell_ff \inst5|Q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_A~combout [4]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Q [4]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_A[3]));
// synopsys translate_off
defparam \Reg_A[3]~I .input_async_reset = "none";
defparam \Reg_A[3]~I .input_power_up = "low";
defparam \Reg_A[3]~I .input_register_mode = "none";
defparam \Reg_A[3]~I .input_sync_reset = "none";
defparam \Reg_A[3]~I .oe_async_reset = "none";
defparam \Reg_A[3]~I .oe_power_up = "low";
defparam \Reg_A[3]~I .oe_register_mode = "none";
defparam \Reg_A[3]~I .oe_sync_reset = "none";
defparam \Reg_A[3]~I .operation_mode = "input";
defparam \Reg_A[3]~I .output_async_reset = "none";
defparam \Reg_A[3]~I .output_power_up = "low";
defparam \Reg_A[3]~I .output_register_mode = "none";
defparam \Reg_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N23
cycloneii_lcell_ff \inst5|Q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_A~combout [3]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Q [3]));

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \inst2|Add3~1 (
// Equation(s):
// \inst2|Add3~1_cout  = CARRY(!\inst5|Q [0])

	.dataa(\inst5|Q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst2|Add3~1_cout ));
// synopsys translate_off
defparam \inst2|Add3~1 .lut_mask = 16'h0055;
defparam \inst2|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \inst2|Add3~2 (
// Equation(s):
// \inst2|Add3~2_combout  = (\inst5|Q [1] & ((\inst2|Add3~1_cout ) # (GND))) # (!\inst5|Q [1] & (!\inst2|Add3~1_cout ))
// \inst2|Add3~3  = CARRY((\inst5|Q [1]) # (!\inst2|Add3~1_cout ))

	.dataa(\inst5|Q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~1_cout ),
	.combout(\inst2|Add3~2_combout ),
	.cout(\inst2|Add3~3 ));
// synopsys translate_off
defparam \inst2|Add3~2 .lut_mask = 16'hA5AF;
defparam \inst2|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneii_lcell_comb \inst2|Add3~4 (
// Equation(s):
// \inst2|Add3~4_combout  = (\inst5|Q [2] & (!\inst2|Add3~3  & VCC)) # (!\inst5|Q [2] & (\inst2|Add3~3  $ (GND)))
// \inst2|Add3~5  = CARRY((!\inst5|Q [2] & !\inst2|Add3~3 ))

	.dataa(\inst5|Q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~3 ),
	.combout(\inst2|Add3~4_combout ),
	.cout(\inst2|Add3~5 ));
// synopsys translate_off
defparam \inst2|Add3~4 .lut_mask = 16'h5A05;
defparam \inst2|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \inst2|Add3~6 (
// Equation(s):
// \inst2|Add3~6_combout  = (\inst5|Q [3] & ((\inst2|Add3~5 ) # (GND))) # (!\inst5|Q [3] & (!\inst2|Add3~5 ))
// \inst2|Add3~7  = CARRY((\inst5|Q [3]) # (!\inst2|Add3~5 ))

	.dataa(vcc),
	.datab(\inst5|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~5 ),
	.combout(\inst2|Add3~6_combout ),
	.cout(\inst2|Add3~7 ));
// synopsys translate_off
defparam \inst2|Add3~6 .lut_mask = 16'hC3CF;
defparam \inst2|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \inst2|Add3~8 (
// Equation(s):
// \inst2|Add3~8_combout  = (\inst5|Q [4] & (!\inst2|Add3~7  & VCC)) # (!\inst5|Q [4] & (\inst2|Add3~7  $ (GND)))
// \inst2|Add3~9  = CARRY((!\inst5|Q [4] & !\inst2|Add3~7 ))

	.dataa(vcc),
	.datab(\inst5|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~7 ),
	.combout(\inst2|Add3~8_combout ),
	.cout(\inst2|Add3~9 ));
// synopsys translate_off
defparam \inst2|Add3~8 .lut_mask = 16'h3C03;
defparam \inst2|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \inst2|Add3~10 (
// Equation(s):
// \inst2|Add3~10_combout  = (\inst5|Q [5] & ((\inst2|Add3~9 ) # (GND))) # (!\inst5|Q [5] & (!\inst2|Add3~9 ))
// \inst2|Add3~11  = CARRY((\inst5|Q [5]) # (!\inst2|Add3~9 ))

	.dataa(vcc),
	.datab(\inst5|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~9 ),
	.combout(\inst2|Add3~10_combout ),
	.cout(\inst2|Add3~11 ));
// synopsys translate_off
defparam \inst2|Add3~10 .lut_mask = 16'hC3CF;
defparam \inst2|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \inst2|Add3~12 (
// Equation(s):
// \inst2|Add3~12_combout  = (\inst5|Q [6] & (!\inst2|Add3~11  & VCC)) # (!\inst5|Q [6] & (\inst2|Add3~11  $ (GND)))
// \inst2|Add3~13  = CARRY((!\inst5|Q [6] & !\inst2|Add3~11 ))

	.dataa(\inst5|Q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~11 ),
	.combout(\inst2|Add3~12_combout ),
	.cout(\inst2|Add3~13 ));
// synopsys translate_off
defparam \inst2|Add3~12 .lut_mask = 16'h5A05;
defparam \inst2|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneii_lcell_comb \inst2|Add3~14 (
// Equation(s):
// \inst2|Add3~14_combout  = \inst5|Q [7] $ (!\inst2|Add3~13 )

	.dataa(\inst5|Q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add3~13 ),
	.combout(\inst2|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add3~14 .lut_mask = 16'hA5A5;
defparam \inst2|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \inst2|Result[7]~0 (
// Equation(s):
// \inst2|Result[7]~0_combout  = ((\inst|WideOr2~0_combout ) # (\inst|WideOr0~combout )) # (!\Enable~combout )

	.dataa(vcc),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst2|Result[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[7]~0 .lut_mask = 16'hFFF3;
defparam \inst2|Result[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \inst2|Result[7]~1 (
// Equation(s):
// \inst2|Result[7]~1_combout  = (\Enable~combout  & (!\inst|WideOr0~combout  & (\inst|WideOr1~combout  $ (!\inst|WideOr2~0_combout ))))

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst2|Result[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[7]~1 .lut_mask = 16'h0084;
defparam \inst2|Result[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_B[7]));
// synopsys translate_off
defparam \Reg_B[7]~I .input_async_reset = "none";
defparam \Reg_B[7]~I .input_power_up = "low";
defparam \Reg_B[7]~I .input_register_mode = "none";
defparam \Reg_B[7]~I .input_sync_reset = "none";
defparam \Reg_B[7]~I .oe_async_reset = "none";
defparam \Reg_B[7]~I .oe_power_up = "low";
defparam \Reg_B[7]~I .oe_register_mode = "none";
defparam \Reg_B[7]~I .oe_sync_reset = "none";
defparam \Reg_B[7]~I .operation_mode = "input";
defparam \Reg_B[7]~I .output_async_reset = "none";
defparam \Reg_B[7]~I .output_power_up = "low";
defparam \Reg_B[7]~I .output_register_mode = "none";
defparam \Reg_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y21_N1
cycloneii_lcell_ff \inst6|Q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_B~combout [7]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|Q [7]));

// Location: LCCOMB_X34_Y21_N6
cycloneii_lcell_comb \inst2|Result[7]~2 (
// Equation(s):
// \inst2|Result[7]~2_combout  = ((\inst|WideOr1~combout ) # (!\inst|WideOr0~combout )) # (!\Enable~combout )

	.dataa(vcc),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr1~combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst2|Result[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[7]~2 .lut_mask = 16'hF3FF;
defparam \inst2|Result[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_A[7]));
// synopsys translate_off
defparam \Reg_A[7]~I .input_async_reset = "none";
defparam \Reg_A[7]~I .input_power_up = "low";
defparam \Reg_A[7]~I .input_register_mode = "none";
defparam \Reg_A[7]~I .input_sync_reset = "none";
defparam \Reg_A[7]~I .oe_async_reset = "none";
defparam \Reg_A[7]~I .oe_power_up = "low";
defparam \Reg_A[7]~I .oe_register_mode = "none";
defparam \Reg_A[7]~I .oe_sync_reset = "none";
defparam \Reg_A[7]~I .operation_mode = "input";
defparam \Reg_A[7]~I .output_async_reset = "none";
defparam \Reg_A[7]~I .output_power_up = "low";
defparam \Reg_A[7]~I .output_register_mode = "none";
defparam \Reg_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y21_N17
cycloneii_lcell_ff \inst5|Q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_A~combout [7]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Q [7]));

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_A[6]));
// synopsys translate_off
defparam \Reg_A[6]~I .input_async_reset = "none";
defparam \Reg_A[6]~I .input_power_up = "low";
defparam \Reg_A[6]~I .input_register_mode = "none";
defparam \Reg_A[6]~I .input_sync_reset = "none";
defparam \Reg_A[6]~I .oe_async_reset = "none";
defparam \Reg_A[6]~I .oe_power_up = "low";
defparam \Reg_A[6]~I .oe_register_mode = "none";
defparam \Reg_A[6]~I .oe_sync_reset = "none";
defparam \Reg_A[6]~I .operation_mode = "input";
defparam \Reg_A[6]~I .output_async_reset = "none";
defparam \Reg_A[6]~I .output_power_up = "low";
defparam \Reg_A[6]~I .output_register_mode = "none";
defparam \Reg_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \inst5|Q[6]~feeder (
// Equation(s):
// \inst5|Q[6]~feeder_combout  = \Reg_A~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reg_A~combout [6]),
	.cin(gnd),
	.combout(\inst5|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \inst5|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N25
cycloneii_lcell_ff \inst5|Q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst5|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Q [6]));

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_B[3]));
// synopsys translate_off
defparam \Reg_B[3]~I .input_async_reset = "none";
defparam \Reg_B[3]~I .input_power_up = "low";
defparam \Reg_B[3]~I .input_register_mode = "none";
defparam \Reg_B[3]~I .input_sync_reset = "none";
defparam \Reg_B[3]~I .oe_async_reset = "none";
defparam \Reg_B[3]~I .oe_power_up = "low";
defparam \Reg_B[3]~I .oe_register_mode = "none";
defparam \Reg_B[3]~I .oe_sync_reset = "none";
defparam \Reg_B[3]~I .operation_mode = "input";
defparam \Reg_B[3]~I .output_async_reset = "none";
defparam \Reg_B[3]~I .output_power_up = "low";
defparam \Reg_B[3]~I .output_register_mode = "none";
defparam \Reg_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N7
cycloneii_lcell_ff \inst6|Q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_B~combout [3]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|Q [3]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_A[2]));
// synopsys translate_off
defparam \Reg_A[2]~I .input_async_reset = "none";
defparam \Reg_A[2]~I .input_power_up = "low";
defparam \Reg_A[2]~I .input_register_mode = "none";
defparam \Reg_A[2]~I .input_sync_reset = "none";
defparam \Reg_A[2]~I .oe_async_reset = "none";
defparam \Reg_A[2]~I .oe_power_up = "low";
defparam \Reg_A[2]~I .oe_register_mode = "none";
defparam \Reg_A[2]~I .oe_sync_reset = "none";
defparam \Reg_A[2]~I .operation_mode = "input";
defparam \Reg_A[2]~I .output_async_reset = "none";
defparam \Reg_A[2]~I .output_power_up = "low";
defparam \Reg_A[2]~I .output_register_mode = "none";
defparam \Reg_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N21
cycloneii_lcell_ff \inst5|Q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_A~combout [2]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Q [2]));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_A[1]));
// synopsys translate_off
defparam \Reg_A[1]~I .input_async_reset = "none";
defparam \Reg_A[1]~I .input_power_up = "low";
defparam \Reg_A[1]~I .input_register_mode = "none";
defparam \Reg_A[1]~I .input_sync_reset = "none";
defparam \Reg_A[1]~I .oe_async_reset = "none";
defparam \Reg_A[1]~I .oe_power_up = "low";
defparam \Reg_A[1]~I .oe_register_mode = "none";
defparam \Reg_A[1]~I .oe_sync_reset = "none";
defparam \Reg_A[1]~I .operation_mode = "input";
defparam \Reg_A[1]~I .output_async_reset = "none";
defparam \Reg_A[1]~I .output_power_up = "low";
defparam \Reg_A[1]~I .output_register_mode = "none";
defparam \Reg_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N15
cycloneii_lcell_ff \inst5|Q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_A~combout [1]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Q [1]));

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_B[0]));
// synopsys translate_off
defparam \Reg_B[0]~I .input_async_reset = "none";
defparam \Reg_B[0]~I .input_power_up = "low";
defparam \Reg_B[0]~I .input_register_mode = "none";
defparam \Reg_B[0]~I .input_sync_reset = "none";
defparam \Reg_B[0]~I .oe_async_reset = "none";
defparam \Reg_B[0]~I .oe_power_up = "low";
defparam \Reg_B[0]~I .oe_register_mode = "none";
defparam \Reg_B[0]~I .oe_sync_reset = "none";
defparam \Reg_B[0]~I .operation_mode = "input";
defparam \Reg_B[0]~I .output_async_reset = "none";
defparam \Reg_B[0]~I .output_power_up = "low";
defparam \Reg_B[0]~I .output_register_mode = "none";
defparam \Reg_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N1
cycloneii_lcell_ff \inst6|Q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_B~combout [0]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|Q [0]));

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \inst2|Add0~0 (
// Equation(s):
// \inst2|Add0~0_combout  = (\inst5|Q [0] & (\inst6|Q [0] $ (VCC))) # (!\inst5|Q [0] & (\inst6|Q [0] & VCC))
// \inst2|Add0~1  = CARRY((\inst5|Q [0] & \inst6|Q [0]))

	.dataa(\inst5|Q [0]),
	.datab(\inst6|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add0~0_combout ),
	.cout(\inst2|Add0~1 ));
// synopsys translate_off
defparam \inst2|Add0~0 .lut_mask = 16'h6688;
defparam \inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \inst2|Add0~2 (
// Equation(s):
// \inst2|Add0~2_combout  = (\inst6|Q [1] & ((\inst5|Q [1] & (\inst2|Add0~1  & VCC)) # (!\inst5|Q [1] & (!\inst2|Add0~1 )))) # (!\inst6|Q [1] & ((\inst5|Q [1] & (!\inst2|Add0~1 )) # (!\inst5|Q [1] & ((\inst2|Add0~1 ) # (GND)))))
// \inst2|Add0~3  = CARRY((\inst6|Q [1] & (!\inst5|Q [1] & !\inst2|Add0~1 )) # (!\inst6|Q [1] & ((!\inst2|Add0~1 ) # (!\inst5|Q [1]))))

	.dataa(\inst6|Q [1]),
	.datab(\inst5|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~1 ),
	.combout(\inst2|Add0~2_combout ),
	.cout(\inst2|Add0~3 ));
// synopsys translate_off
defparam \inst2|Add0~2 .lut_mask = 16'h9617;
defparam \inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \inst2|Add0~4 (
// Equation(s):
// \inst2|Add0~4_combout  = ((\inst6|Q [2] $ (\inst5|Q [2] $ (!\inst2|Add0~3 )))) # (GND)
// \inst2|Add0~5  = CARRY((\inst6|Q [2] & ((\inst5|Q [2]) # (!\inst2|Add0~3 ))) # (!\inst6|Q [2] & (\inst5|Q [2] & !\inst2|Add0~3 )))

	.dataa(\inst6|Q [2]),
	.datab(\inst5|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~3 ),
	.combout(\inst2|Add0~4_combout ),
	.cout(\inst2|Add0~5 ));
// synopsys translate_off
defparam \inst2|Add0~4 .lut_mask = 16'h698E;
defparam \inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \inst2|Add0~8 (
// Equation(s):
// \inst2|Add0~8_combout  = ((\inst6|Q [4] $ (\inst5|Q [4] $ (!\inst2|Add0~7 )))) # (GND)
// \inst2|Add0~9  = CARRY((\inst6|Q [4] & ((\inst5|Q [4]) # (!\inst2|Add0~7 ))) # (!\inst6|Q [4] & (\inst5|Q [4] & !\inst2|Add0~7 )))

	.dataa(\inst6|Q [4]),
	.datab(\inst5|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add0~7 ),
	.combout(\inst2|Add0~8_combout ),
	.cout(\inst2|Add0~9 ));
// synopsys translate_off
defparam \inst2|Add0~8 .lut_mask = 16'h698E;
defparam \inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \inst2|Add0~14 (
// Equation(s):
// \inst2|Add0~14_combout  = \inst5|Q [7] $ (\inst2|Add0~13  $ (\inst6|Q [7]))

	.dataa(vcc),
	.datab(\inst5|Q [7]),
	.datac(vcc),
	.datad(\inst6|Q [7]),
	.cin(\inst2|Add0~13 ),
	.combout(\inst2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~14 .lut_mask = 16'hC33C;
defparam \inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \inst2|Add1~0 (
// Equation(s):
// \inst2|Add1~0_combout  = \inst2|Add0~0_combout  $ (VCC)
// \inst2|Add1~1  = CARRY(\inst2|Add0~0_combout )

	.dataa(vcc),
	.datab(\inst2|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add1~0_combout ),
	.cout(\inst2|Add1~1 ));
// synopsys translate_off
defparam \inst2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \inst2|Add1~2 (
// Equation(s):
// \inst2|Add1~2_combout  = (\inst2|Add0~2_combout  & (\inst2|Add1~1  & VCC)) # (!\inst2|Add0~2_combout  & (!\inst2|Add1~1 ))
// \inst2|Add1~3  = CARRY((!\inst2|Add0~2_combout  & !\inst2|Add1~1 ))

	.dataa(vcc),
	.datab(\inst2|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~1 ),
	.combout(\inst2|Add1~2_combout ),
	.cout(\inst2|Add1~3 ));
// synopsys translate_off
defparam \inst2|Add1~2 .lut_mask = 16'hC303;
defparam \inst2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \inst2|Add1~4 (
// Equation(s):
// \inst2|Add1~4_combout  = (\inst2|Add0~4_combout  & (\inst2|Add1~3  $ (GND))) # (!\inst2|Add0~4_combout  & (!\inst2|Add1~3  & VCC))
// \inst2|Add1~5  = CARRY((\inst2|Add0~4_combout  & !\inst2|Add1~3 ))

	.dataa(vcc),
	.datab(\inst2|Add0~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~3 ),
	.combout(\inst2|Add1~4_combout ),
	.cout(\inst2|Add1~5 ));
// synopsys translate_off
defparam \inst2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \inst2|Add1~6 (
// Equation(s):
// \inst2|Add1~6_combout  = (\inst2|Add0~6_combout  & (\inst2|Add1~5  & VCC)) # (!\inst2|Add0~6_combout  & (!\inst2|Add1~5 ))
// \inst2|Add1~7  = CARRY((!\inst2|Add0~6_combout  & !\inst2|Add1~5 ))

	.dataa(\inst2|Add0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~5 ),
	.combout(\inst2|Add1~6_combout ),
	.cout(\inst2|Add1~7 ));
// synopsys translate_off
defparam \inst2|Add1~6 .lut_mask = 16'hA505;
defparam \inst2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \inst2|Add1~8 (
// Equation(s):
// \inst2|Add1~8_combout  = (\inst2|Add0~8_combout  & ((GND) # (!\inst2|Add1~7 ))) # (!\inst2|Add0~8_combout  & (\inst2|Add1~7  $ (GND)))
// \inst2|Add1~9  = CARRY((\inst2|Add0~8_combout ) # (!\inst2|Add1~7 ))

	.dataa(vcc),
	.datab(\inst2|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~7 ),
	.combout(\inst2|Add1~8_combout ),
	.cout(\inst2|Add1~9 ));
// synopsys translate_off
defparam \inst2|Add1~8 .lut_mask = 16'h3CCF;
defparam \inst2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \inst2|Add1~10 (
// Equation(s):
// \inst2|Add1~10_combout  = (\inst2|Add0~10_combout  & (\inst2|Add1~9  & VCC)) # (!\inst2|Add0~10_combout  & (!\inst2|Add1~9 ))
// \inst2|Add1~11  = CARRY((!\inst2|Add0~10_combout  & !\inst2|Add1~9 ))

	.dataa(\inst2|Add0~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~9 ),
	.combout(\inst2|Add1~10_combout ),
	.cout(\inst2|Add1~11 ));
// synopsys translate_off
defparam \inst2|Add1~10 .lut_mask = 16'hA505;
defparam \inst2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \inst2|Add1~12 (
// Equation(s):
// \inst2|Add1~12_combout  = (\inst2|Add0~12_combout  & ((GND) # (!\inst2|Add1~11 ))) # (!\inst2|Add0~12_combout  & (\inst2|Add1~11  $ (GND)))
// \inst2|Add1~13  = CARRY((\inst2|Add0~12_combout ) # (!\inst2|Add1~11 ))

	.dataa(\inst2|Add0~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add1~11 ),
	.combout(\inst2|Add1~12_combout ),
	.cout(\inst2|Add1~13 ));
// synopsys translate_off
defparam \inst2|Add1~12 .lut_mask = 16'h5AAF;
defparam \inst2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \inst2|Add1~14 (
// Equation(s):
// \inst2|Add1~14_combout  = \inst2|Add1~13  $ (!\inst2|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|Add0~14_combout ),
	.cin(\inst2|Add1~13 ),
	.combout(\inst2|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add1~14 .lut_mask = 16'hF00F;
defparam \inst2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_B[6]));
// synopsys translate_off
defparam \Reg_B[6]~I .input_async_reset = "none";
defparam \Reg_B[6]~I .input_power_up = "low";
defparam \Reg_B[6]~I .input_register_mode = "none";
defparam \Reg_B[6]~I .input_sync_reset = "none";
defparam \Reg_B[6]~I .oe_async_reset = "none";
defparam \Reg_B[6]~I .oe_power_up = "low";
defparam \Reg_B[6]~I .oe_register_mode = "none";
defparam \Reg_B[6]~I .oe_sync_reset = "none";
defparam \Reg_B[6]~I .operation_mode = "input";
defparam \Reg_B[6]~I .output_async_reset = "none";
defparam \Reg_B[6]~I .output_power_up = "low";
defparam \Reg_B[6]~I .output_register_mode = "none";
defparam \Reg_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X37_Y21_N17
cycloneii_lcell_ff \inst6|Q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_B~combout [6]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|Q [6]));

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_B[2]));
// synopsys translate_off
defparam \Reg_B[2]~I .input_async_reset = "none";
defparam \Reg_B[2]~I .input_power_up = "low";
defparam \Reg_B[2]~I .input_register_mode = "none";
defparam \Reg_B[2]~I .input_sync_reset = "none";
defparam \Reg_B[2]~I .oe_async_reset = "none";
defparam \Reg_B[2]~I .oe_power_up = "low";
defparam \Reg_B[2]~I .oe_register_mode = "none";
defparam \Reg_B[2]~I .oe_sync_reset = "none";
defparam \Reg_B[2]~I .operation_mode = "input";
defparam \Reg_B[2]~I .output_async_reset = "none";
defparam \Reg_B[2]~I .output_power_up = "low";
defparam \Reg_B[2]~I .output_register_mode = "none";
defparam \Reg_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N5
cycloneii_lcell_ff \inst6|Q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_B~combout [2]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|Q [2]));

// Location: LCCOMB_X37_Y21_N4
cycloneii_lcell_comb \inst2|Add2~1 (
// Equation(s):
// \inst2|Add2~1_cout  = CARRY(!\inst6|Q [0])

	.dataa(\inst6|Q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst2|Add2~1_cout ));
// synopsys translate_off
defparam \inst2|Add2~1 .lut_mask = 16'h0055;
defparam \inst2|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneii_lcell_comb \inst2|Add2~2 (
// Equation(s):
// \inst2|Add2~2_combout  = (\inst6|Q [1] & ((\inst2|Add2~1_cout ) # (GND))) # (!\inst6|Q [1] & (!\inst2|Add2~1_cout ))
// \inst2|Add2~3  = CARRY((\inst6|Q [1]) # (!\inst2|Add2~1_cout ))

	.dataa(\inst6|Q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~1_cout ),
	.combout(\inst2|Add2~2_combout ),
	.cout(\inst2|Add2~3 ));
// synopsys translate_off
defparam \inst2|Add2~2 .lut_mask = 16'hA5AF;
defparam \inst2|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneii_lcell_comb \inst2|Add2~10 (
// Equation(s):
// \inst2|Add2~10_combout  = (\inst6|Q [5] & ((\inst2|Add2~9 ) # (GND))) # (!\inst6|Q [5] & (!\inst2|Add2~9 ))
// \inst2|Add2~11  = CARRY((\inst6|Q [5]) # (!\inst2|Add2~9 ))

	.dataa(\inst6|Q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~9 ),
	.combout(\inst2|Add2~10_combout ),
	.cout(\inst2|Add2~11 ));
// synopsys translate_off
defparam \inst2|Add2~10 .lut_mask = 16'hA5AF;
defparam \inst2|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \inst2|Add2~12 (
// Equation(s):
// \inst2|Add2~12_combout  = (\inst6|Q [6] & (!\inst2|Add2~11  & VCC)) # (!\inst6|Q [6] & (\inst2|Add2~11  $ (GND)))
// \inst2|Add2~13  = CARRY((!\inst6|Q [6] & !\inst2|Add2~11 ))

	.dataa(vcc),
	.datab(\inst6|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~11 ),
	.combout(\inst2|Add2~12_combout ),
	.cout(\inst2|Add2~13 ));
// synopsys translate_off
defparam \inst2|Add2~12 .lut_mask = 16'h3C03;
defparam \inst2|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneii_lcell_comb \inst2|Add2~14 (
// Equation(s):
// \inst2|Add2~14_combout  = \inst6|Q [7] $ (!\inst2|Add2~13 )

	.dataa(vcc),
	.datab(\inst6|Q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|Add2~13 ),
	.combout(\inst2|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add2~14 .lut_mask = 16'hC3C3;
defparam \inst2|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneii_lcell_comb \inst2|Mux0~1 (
// Equation(s):
// \inst2|Mux0~1_combout  = (\inst2|Mux0~0_combout  & ((\inst2|Result[7]~2_combout ) # ((\inst2|Add2~14_combout )))) # (!\inst2|Mux0~0_combout  & (!\inst2|Result[7]~2_combout  & (\inst2|Add1~14_combout )))

	.dataa(\inst2|Mux0~0_combout ),
	.datab(\inst2|Result[7]~2_combout ),
	.datac(\inst2|Add1~14_combout ),
	.datad(\inst2|Add2~14_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~1 .lut_mask = 16'hBA98;
defparam \inst2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \inst2|Mux0~2 (
// Equation(s):
// \inst2|Mux0~2_combout  = (\inst2|Result[7]~0_combout  & ((\inst2|Result[7]~1_combout  & (\inst6|Q [7])) # (!\inst2|Result[7]~1_combout  & ((\inst2|Mux0~1_combout ))))) # (!\inst2|Result[7]~0_combout  & (\inst2|Result[7]~1_combout ))

	.dataa(\inst2|Result[7]~0_combout ),
	.datab(\inst2|Result[7]~1_combout ),
	.datac(\inst6|Q [7]),
	.datad(\inst2|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~2 .lut_mask = 16'hE6C4;
defparam \inst2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \inst2|Mux0~3 (
// Equation(s):
// \inst2|Mux0~3_combout  = (\inst2|Result[7]~0_combout  & (((\inst2|Mux0~2_combout )))) # (!\inst2|Result[7]~0_combout  & ((\inst2|Mux0~2_combout  & ((\inst2|Add3~14_combout ))) # (!\inst2|Mux0~2_combout  & (\inst2|Temp_Reg [7]))))

	.dataa(\inst2|Temp_Reg [7]),
	.datab(\inst2|Add3~14_combout ),
	.datac(\inst2|Result[7]~0_combout ),
	.datad(\inst2|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~3 .lut_mask = 16'hFC0A;
defparam \inst2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \inst2|Result[7]~4 (
// Equation(s):
// \inst2|Result[7]~4_combout  = (\Enable~combout  & ((\inst|WideOr1~combout ) # ((\inst|WideOr0~combout ) # (!\inst|WideOr2~0_combout ))))

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst2|Result[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[7]~4 .lut_mask = 16'hCC8C;
defparam \inst2|Result[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N1
cycloneii_lcell_ff \inst2|Result[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Result[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [7]));

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \inst2|Temp_Reg[7]~0 (
// Equation(s):
// \inst2|Temp_Reg[7]~0_combout  = (\reset~combout  & \inst3|Mux2~0_combout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst2|Temp_Reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Temp_Reg[7]~0 .lut_mask = 16'hAA00;
defparam \inst2|Temp_Reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N29
cycloneii_lcell_ff \inst2|Temp_Reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst5|Q [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Temp_Reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Temp_Reg [6]));

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \inst2|Mux1~0 (
// Equation(s):
// \inst2|Mux1~0_combout  = (\inst3|Mux0~0_combout  & (((\inst2|Add3~12_combout )))) # (!\inst3|Mux0~0_combout  & (\inst3|Mux2~0_combout  & (\inst2|Temp_Reg [6])))

	.dataa(\inst3|Mux0~0_combout ),
	.datab(\inst3|Mux2~0_combout ),
	.datac(\inst2|Temp_Reg [6]),
	.datad(\inst2|Add3~12_combout ),
	.cin(gnd),
	.combout(\inst2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~0 .lut_mask = 16'hEA40;
defparam \inst2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneii_lcell_comb \inst2|Mux1~1 (
// Equation(s):
// \inst2|Mux1~1_combout  = (\inst2|Result[7]~3_combout  & ((\inst2|Result[7]~2_combout ) # ((\inst2|Add2~12_combout )))) # (!\inst2|Result[7]~3_combout  & (!\inst2|Result[7]~2_combout  & ((\inst2|Add1~12_combout ))))

	.dataa(\inst2|Result[7]~3_combout ),
	.datab(\inst2|Result[7]~2_combout ),
	.datac(\inst2|Add2~12_combout ),
	.datad(\inst2|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~1 .lut_mask = 16'hB9A8;
defparam \inst2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \inst2|Mux1~2 (
// Equation(s):
// \inst2|Mux1~2_combout  = (\inst6|Q [6] & ((\inst2|Result[7]~2_combout  & ((!\inst2|Mux1~1_combout ) # (!\inst5|Q [6]))) # (!\inst2|Result[7]~2_combout  & ((\inst2|Mux1~1_combout ))))) # (!\inst6|Q [6] & (((\inst2|Mux1~1_combout ))))

	.dataa(\inst5|Q [6]),
	.datab(\inst6|Q [6]),
	.datac(\inst2|Result[7]~2_combout ),
	.datad(\inst2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~2 .lut_mask = 16'h7FC0;
defparam \inst2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \inst2|Mux1~3 (
// Equation(s):
// \inst2|Mux1~3_combout  = (\inst2|Mux1~0_combout ) # ((\inst2|Result[7]~0_combout  & \inst2|Mux1~2_combout ))

	.dataa(\inst2|Result[7]~0_combout ),
	.datab(vcc),
	.datac(\inst2|Mux1~0_combout ),
	.datad(\inst2|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~3 .lut_mask = 16'hFAF0;
defparam \inst2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N25
cycloneii_lcell_ff \inst2|Result[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Mux1~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Result[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [6]));

// Location: LCFF_X38_Y21_N23
cycloneii_lcell_ff \inst2|Temp_Reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst5|Q [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Temp_Reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Temp_Reg [5]));

// Location: LCCOMB_X37_Y21_N22
cycloneii_lcell_comb \inst2|Mux2~1 (
// Equation(s):
// \inst2|Mux2~1_combout  = (\inst2|Mux2~0_combout  & ((\inst2|Result[7]~2_combout ) # ((\inst2|Add2~10_combout )))) # (!\inst2|Mux2~0_combout  & (!\inst2|Result[7]~2_combout  & ((\inst2|Add1~10_combout ))))

	.dataa(\inst2|Mux2~0_combout ),
	.datab(\inst2|Result[7]~2_combout ),
	.datac(\inst2|Add2~10_combout ),
	.datad(\inst2|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~1 .lut_mask = 16'hB9A8;
defparam \inst2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \inst2|Mux2~2 (
// Equation(s):
// \inst2|Mux2~2_combout  = (\inst2|Result[7]~0_combout  & (!\inst2|Result[7]~1_combout  & ((\inst2|Mux2~1_combout )))) # (!\inst2|Result[7]~0_combout  & ((\inst2|Result[7]~1_combout ) # ((\inst2|Temp_Reg [5]))))

	.dataa(\inst2|Result[7]~0_combout ),
	.datab(\inst2|Result[7]~1_combout ),
	.datac(\inst2|Temp_Reg [5]),
	.datad(\inst2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~2 .lut_mask = 16'h7654;
defparam \inst2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \inst2|Mux2~3 (
// Equation(s):
// \inst2|Mux2~3_combout  = (\inst2|Result[7]~1_combout  & ((\inst2|Mux2~2_combout  & ((\inst2|Add3~10_combout ))) # (!\inst2|Mux2~2_combout  & (\inst6|Q [5])))) # (!\inst2|Result[7]~1_combout  & (((\inst2|Mux2~2_combout ))))

	.dataa(\inst6|Q [5]),
	.datab(\inst2|Result[7]~1_combout ),
	.datac(\inst2|Add3~10_combout ),
	.datad(\inst2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~3 .lut_mask = 16'hF388;
defparam \inst2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N27
cycloneii_lcell_ff \inst2|Result[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Mux2~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Result[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [5]));

// Location: LCFF_X35_Y21_N21
cycloneii_lcell_ff \inst2|Temp_Reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst5|Q [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Temp_Reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Temp_Reg [4]));

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \inst2|Mux3~0 (
// Equation(s):
// \inst2|Mux3~0_combout  = (\inst3|Mux0~0_combout  & (((\inst2|Add3~8_combout )))) # (!\inst3|Mux0~0_combout  & (\inst3|Mux2~0_combout  & ((\inst2|Temp_Reg [4]))))

	.dataa(\inst3|Mux2~0_combout ),
	.datab(\inst2|Add3~8_combout ),
	.datac(\inst2|Temp_Reg [4]),
	.datad(\inst3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~0 .lut_mask = 16'hCCA0;
defparam \inst2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_B[4]));
// synopsys translate_off
defparam \Reg_B[4]~I .input_async_reset = "none";
defparam \Reg_B[4]~I .input_power_up = "low";
defparam \Reg_B[4]~I .input_register_mode = "none";
defparam \Reg_B[4]~I .input_sync_reset = "none";
defparam \Reg_B[4]~I .oe_async_reset = "none";
defparam \Reg_B[4]~I .oe_power_up = "low";
defparam \Reg_B[4]~I .oe_register_mode = "none";
defparam \Reg_B[4]~I .oe_sync_reset = "none";
defparam \Reg_B[4]~I .operation_mode = "input";
defparam \Reg_B[4]~I .output_async_reset = "none";
defparam \Reg_B[4]~I .output_power_up = "low";
defparam \Reg_B[4]~I .output_register_mode = "none";
defparam \Reg_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \inst6|Q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_B~combout [4]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|Q [4]));

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \inst2|Result[7]~3 (
// Equation(s):
// \inst2|Result[7]~3_combout  = (\Enable~combout  & (!\inst|WideOr2~0_combout  & \inst|WideOr0~combout ))

	.dataa(vcc),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst2|Result[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[7]~3 .lut_mask = 16'h0C00;
defparam \inst2|Result[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \inst2|Mux3~1 (
// Equation(s):
// \inst2|Mux3~1_combout  = (\inst2|Result[7]~2_combout  & (((\inst2|Result[7]~3_combout )))) # (!\inst2|Result[7]~2_combout  & ((\inst2|Result[7]~3_combout  & (\inst2|Add2~8_combout )) # (!\inst2|Result[7]~3_combout  & ((\inst2|Add1~8_combout )))))

	.dataa(\inst2|Add2~8_combout ),
	.datab(\inst2|Result[7]~2_combout ),
	.datac(\inst2|Result[7]~3_combout ),
	.datad(\inst2|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~1 .lut_mask = 16'hE3E0;
defparam \inst2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \inst2|Mux3~2 (
// Equation(s):
// \inst2|Mux3~2_combout  = (\inst2|Result[7]~2_combout  & ((\inst6|Q [4] & ((!\inst2|Mux3~1_combout ) # (!\inst5|Q [4]))) # (!\inst6|Q [4] & ((\inst2|Mux3~1_combout ))))) # (!\inst2|Result[7]~2_combout  & (((\inst2|Mux3~1_combout ))))

	.dataa(\inst5|Q [4]),
	.datab(\inst2|Result[7]~2_combout ),
	.datac(\inst6|Q [4]),
	.datad(\inst2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~2 .lut_mask = 16'h7FC0;
defparam \inst2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \inst2|Mux3~3 (
// Equation(s):
// \inst2|Mux3~3_combout  = (\inst2|Mux3~0_combout ) # ((\inst2|Result[7]~0_combout  & \inst2|Mux3~2_combout ))

	.dataa(\inst2|Result[7]~0_combout ),
	.datab(vcc),
	.datac(\inst2|Mux3~0_combout ),
	.datad(\inst2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~3 .lut_mask = 16'hFAF0;
defparam \inst2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N1
cycloneii_lcell_ff \inst2|Result[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Mux3~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Result[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [4]));

// Location: LCCOMB_X64_Y5_N4
cycloneii_lcell_comb \inst7|Mux0~0 (
// Equation(s):
// \inst7|Mux0~0_combout  = (\inst2|Result [6] & (!\inst2|Result [5] & (\inst2|Result [4] $ (!\inst2|Result [7])))) # (!\inst2|Result [6] & (\inst2|Result [4] & (\inst2|Result [7] $ (!\inst2|Result [5]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux0~0 .lut_mask = 16'h4086;
defparam \inst7|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N6
cycloneii_lcell_comb \inst7|Mux1~0 (
// Equation(s):
// \inst7|Mux1~0_combout  = (\inst2|Result [7] & ((\inst2|Result [4] & ((\inst2|Result [5]))) # (!\inst2|Result [4] & (\inst2|Result [6])))) # (!\inst2|Result [7] & (\inst2|Result [6] & (\inst2|Result [4] $ (\inst2|Result [5]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux1~0 .lut_mask = 16'hE228;
defparam \inst7|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N12
cycloneii_lcell_comb \inst7|Mux2~0 (
// Equation(s):
// \inst7|Mux2~0_combout  = (\inst2|Result [6] & (\inst2|Result [7] & ((\inst2|Result [5]) # (!\inst2|Result [4])))) # (!\inst2|Result [6] & (!\inst2|Result [4] & (!\inst2|Result [7] & \inst2|Result [5])))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux2~0 .lut_mask = 16'hA120;
defparam \inst7|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N26
cycloneii_lcell_comb \inst7|Mux3~0 (
// Equation(s):
// \inst7|Mux3~0_combout  = (\inst2|Result [4] & (\inst2|Result [6] $ (((!\inst2|Result [5]))))) # (!\inst2|Result [4] & ((\inst2|Result [6] & (!\inst2|Result [7] & !\inst2|Result [5])) # (!\inst2|Result [6] & (\inst2|Result [7] & \inst2|Result [5]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux3~0 .lut_mask = 16'h9846;
defparam \inst7|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N16
cycloneii_lcell_comb \inst7|Mux4~0 (
// Equation(s):
// \inst7|Mux4~0_combout  = (\inst2|Result [5] & (((\inst2|Result [4] & !\inst2|Result [7])))) # (!\inst2|Result [5] & ((\inst2|Result [6] & ((!\inst2|Result [7]))) # (!\inst2|Result [6] & (\inst2|Result [4]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux4~0 .lut_mask = 16'h0C4E;
defparam \inst7|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N14
cycloneii_lcell_comb \inst7|Mux5~0 (
// Equation(s):
// \inst7|Mux5~0_combout  = (\inst2|Result [6] & (\inst2|Result [4] & (\inst2|Result [7] $ (\inst2|Result [5])))) # (!\inst2|Result [6] & (!\inst2|Result [7] & ((\inst2|Result [4]) # (\inst2|Result [5]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux5~0 .lut_mask = 16'h0D84;
defparam \inst7|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N0
cycloneii_lcell_comb \inst7|Mux6~0 (
// Equation(s):
// \inst7|Mux6~0_combout  = (\inst2|Result [4] & ((\inst2|Result [7]) # (\inst2|Result [6] $ (\inst2|Result [5])))) # (!\inst2|Result [4] & ((\inst2|Result [5]) # (\inst2|Result [6] $ (\inst2|Result [7]))))

	.dataa(\inst2|Result [6]),
	.datab(\inst2|Result [4]),
	.datac(\inst2|Result [7]),
	.datad(\inst2|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux6~0 .lut_mask = 16'hF7DA;
defparam \inst7|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \inst2|Mux4~0 (
// Equation(s):
// \inst2|Mux4~0_combout  = (\inst5|Q [3] & ((\inst2|Result[7]~3_combout  & ((!\inst2|Result[7]~2_combout ) # (!\inst6|Q [3]))) # (!\inst2|Result[7]~3_combout  & ((\inst2|Result[7]~2_combout ))))) # (!\inst5|Q [3] & (((\inst2|Result[7]~3_combout ))))

	.dataa(\inst5|Q [3]),
	.datab(\inst6|Q [3]),
	.datac(\inst2|Result[7]~3_combout ),
	.datad(\inst2|Result[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux4~0 .lut_mask = 16'h7AF0;
defparam \inst2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \inst2|Mux4~1 (
// Equation(s):
// \inst2|Mux4~1_combout  = (\inst2|Mux4~0_combout  & ((\inst2|Add2~6_combout ) # ((\inst2|Result[7]~2_combout )))) # (!\inst2|Mux4~0_combout  & (((!\inst2|Result[7]~2_combout  & \inst2|Add1~6_combout ))))

	.dataa(\inst2|Add2~6_combout ),
	.datab(\inst2|Mux4~0_combout ),
	.datac(\inst2|Result[7]~2_combout ),
	.datad(\inst2|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux4~1 .lut_mask = 16'hCBC8;
defparam \inst2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \inst2|Mux4~2 (
// Equation(s):
// \inst2|Mux4~2_combout  = (\inst2|Result[7]~1_combout  & ((\inst6|Q [3]) # ((!\inst2|Result[7]~0_combout )))) # (!\inst2|Result[7]~1_combout  & (((\inst2|Result[7]~0_combout  & \inst2|Mux4~1_combout ))))

	.dataa(\inst6|Q [3]),
	.datab(\inst2|Result[7]~1_combout ),
	.datac(\inst2|Result[7]~0_combout ),
	.datad(\inst2|Mux4~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux4~2 .lut_mask = 16'hBC8C;
defparam \inst2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneii_lcell_comb \inst2|Mux4~3 (
// Equation(s):
// \inst2|Mux4~3_combout  = (\inst2|Result[7]~0_combout  & (((\inst2|Mux4~2_combout )))) # (!\inst2|Result[7]~0_combout  & ((\inst2|Mux4~2_combout  & ((\inst2|Add3~6_combout ))) # (!\inst2|Mux4~2_combout  & (\inst2|Temp_Reg [3]))))

	.dataa(\inst2|Temp_Reg [3]),
	.datab(\inst2|Add3~6_combout ),
	.datac(\inst2|Result[7]~0_combout ),
	.datad(\inst2|Mux4~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux4~3 .lut_mask = 16'hFC0A;
defparam \inst2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N3
cycloneii_lcell_ff \inst2|Result[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Mux4~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Result[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [3]));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_A[0]));
// synopsys translate_off
defparam \Reg_A[0]~I .input_async_reset = "none";
defparam \Reg_A[0]~I .input_power_up = "low";
defparam \Reg_A[0]~I .input_register_mode = "none";
defparam \Reg_A[0]~I .input_sync_reset = "none";
defparam \Reg_A[0]~I .oe_async_reset = "none";
defparam \Reg_A[0]~I .oe_power_up = "low";
defparam \Reg_A[0]~I .oe_register_mode = "none";
defparam \Reg_A[0]~I .oe_sync_reset = "none";
defparam \Reg_A[0]~I .operation_mode = "input";
defparam \Reg_A[0]~I .output_async_reset = "none";
defparam \Reg_A[0]~I .output_power_up = "low";
defparam \Reg_A[0]~I .output_register_mode = "none";
defparam \Reg_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N27
cycloneii_lcell_ff \inst5|Q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_A~combout [0]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|Q [0]));

// Location: LCFF_X35_Y21_N27
cycloneii_lcell_ff \inst2|Temp_Reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst5|Q [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Temp_Reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Temp_Reg [2]));

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \inst2|Mux5~0 (
// Equation(s):
// \inst2|Mux5~0_combout  = (\inst3|Mux0~0_combout  & (((\inst2|Add3~4_combout )))) # (!\inst3|Mux0~0_combout  & (\inst3|Mux2~0_combout  & ((\inst2|Temp_Reg [2]))))

	.dataa(\inst3|Mux2~0_combout ),
	.datab(\inst2|Add3~4_combout ),
	.datac(\inst2|Temp_Reg [2]),
	.datad(\inst3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux5~0 .lut_mask = 16'hCCA0;
defparam \inst2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \inst2|Mux5~1 (
// Equation(s):
// \inst2|Mux5~1_combout  = (\inst2|Result[7]~3_combout  & ((\inst2|Add2~4_combout ) # ((\inst2|Result[7]~2_combout )))) # (!\inst2|Result[7]~3_combout  & (((!\inst2|Result[7]~2_combout  & \inst2|Add1~4_combout ))))

	.dataa(\inst2|Add2~4_combout ),
	.datab(\inst2|Result[7]~3_combout ),
	.datac(\inst2|Result[7]~2_combout ),
	.datad(\inst2|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux5~1 .lut_mask = 16'hCBC8;
defparam \inst2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \inst2|Mux5~2 (
// Equation(s):
// \inst2|Mux5~2_combout  = (\inst6|Q [2] & ((\inst2|Result[7]~2_combout  & ((!\inst2|Mux5~1_combout ) # (!\inst5|Q [2]))) # (!\inst2|Result[7]~2_combout  & ((\inst2|Mux5~1_combout ))))) # (!\inst6|Q [2] & (((\inst2|Mux5~1_combout ))))

	.dataa(\inst6|Q [2]),
	.datab(\inst2|Result[7]~2_combout ),
	.datac(\inst5|Q [2]),
	.datad(\inst2|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux5~2 .lut_mask = 16'h7F88;
defparam \inst2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \inst2|Mux5~3 (
// Equation(s):
// \inst2|Mux5~3_combout  = (\inst2|Mux5~0_combout ) # ((\inst2|Result[7]~0_combout  & \inst2|Mux5~2_combout ))

	.dataa(vcc),
	.datab(\inst2|Result[7]~0_combout ),
	.datac(\inst2|Mux5~0_combout ),
	.datad(\inst2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux5~3 .lut_mask = 16'hFCF0;
defparam \inst2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N29
cycloneii_lcell_ff \inst2|Result[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Mux5~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Result[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [2]));

// Location: LCCOMB_X33_Y21_N10
cycloneii_lcell_comb \inst2|Result[7]~5 (
// Equation(s):
// \inst2|Result[7]~5_combout  = (!\inst|WideOr0~combout ) # (!\Enable~combout )

	.dataa(vcc),
	.datab(\Enable~combout ),
	.datac(vcc),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst2|Result[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Result[7]~5 .lut_mask = 16'h33FF;
defparam \inst2|Result[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reg_B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reg_B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg_B[1]));
// synopsys translate_off
defparam \Reg_B[1]~I .input_async_reset = "none";
defparam \Reg_B[1]~I .input_power_up = "low";
defparam \Reg_B[1]~I .input_register_mode = "none";
defparam \Reg_B[1]~I .input_sync_reset = "none";
defparam \Reg_B[1]~I .oe_async_reset = "none";
defparam \Reg_B[1]~I .oe_power_up = "low";
defparam \Reg_B[1]~I .oe_register_mode = "none";
defparam \Reg_B[1]~I .oe_sync_reset = "none";
defparam \Reg_B[1]~I .operation_mode = "input";
defparam \Reg_B[1]~I .output_async_reset = "none";
defparam \Reg_B[1]~I .output_power_up = "low";
defparam \Reg_B[1]~I .output_register_mode = "none";
defparam \Reg_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N3
cycloneii_lcell_ff \inst6|Q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Reg_B~combout [1]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|Q [1]));

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \inst2|Mux6~0 (
// Equation(s):
// \inst2|Mux6~0_combout  = (!\inst3|Mux0~0_combout  & ((\inst3|Mux2~0_combout  & ((!\inst3|Mux3~0_combout ))) # (!\inst3|Mux2~0_combout  & (\inst6|Q [1] & \inst3|Mux3~0_combout ))))

	.dataa(\inst3|Mux2~0_combout ),
	.datab(\inst3|Mux0~0_combout ),
	.datac(\inst6|Q [1]),
	.datad(\inst3|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~0 .lut_mask = 16'h1022;
defparam \inst2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \inst2|Mux6~1 (
// Equation(s):
// \inst2|Mux6~1_combout  = (\inst5|Q [1] & (((\inst2|Result[7]~5_combout  & \inst2|Mux6~0_combout )) # (!\inst3|Mux7~0_combout ))) # (!\inst5|Q [1] & (\inst2|Result[7]~5_combout  & (\inst2|Mux6~0_combout )))

	.dataa(\inst5|Q [1]),
	.datab(\inst2|Result[7]~5_combout ),
	.datac(\inst2|Mux6~0_combout ),
	.datad(\inst3|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~1 .lut_mask = 16'hC0EA;
defparam \inst2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \inst2|Mux6~5 (
// Equation(s):
// \inst2|Mux6~5_combout  = (\inst3|Mux5~0_combout  & (((\inst2|Add1~2_combout  & !\inst3|Mux6~0_combout )))) # (!\inst3|Mux5~0_combout  & (\inst2|Mux6~4_combout ))

	.dataa(\inst2|Mux6~4_combout ),
	.datab(\inst3|Mux5~0_combout ),
	.datac(\inst2|Add1~2_combout ),
	.datad(\inst3|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~5 .lut_mask = 16'h22E2;
defparam \inst2|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \inst2|Mux6~2 (
// Equation(s):
// \inst2|Mux6~2_combout  = (\inst3|Mux4~0_combout  & (!\inst3|Mux0~0_combout  & ((\inst2|Add2~2_combout )))) # (!\inst3|Mux4~0_combout  & (\inst3|Mux0~0_combout  & (\inst2|Add3~2_combout )))

	.dataa(\inst3|Mux4~0_combout ),
	.datab(\inst3|Mux0~0_combout ),
	.datac(\inst2|Add3~2_combout ),
	.datad(\inst2|Add2~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~2 .lut_mask = 16'h6240;
defparam \inst2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \inst2|Mux6~3 (
// Equation(s):
// \inst2|Mux6~3_combout  = (!\inst3|Mux6~0_combout  & (!\inst3|Mux5~0_combout  & \inst2|Mux6~2_combout ))

	.dataa(vcc),
	.datab(\inst3|Mux6~0_combout ),
	.datac(\inst3|Mux5~0_combout ),
	.datad(\inst2|Mux6~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~3 .lut_mask = 16'h0300;
defparam \inst2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \inst2|Mux6~6 (
// Equation(s):
// \inst2|Mux6~6_combout  = (\inst2|Mux6~3_combout ) # ((!\inst3|Mux4~0_combout  & (!\inst3|Mux0~0_combout  & \inst2|Mux6~5_combout )))

	.dataa(\inst3|Mux4~0_combout ),
	.datab(\inst3|Mux0~0_combout ),
	.datac(\inst2|Mux6~5_combout ),
	.datad(\inst2|Mux6~3_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~6 .lut_mask = 16'hFF10;
defparam \inst2|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \inst2|Mux6~7 (
// Equation(s):
// \inst2|Mux6~7_combout  = (\inst2|Mux6~1_combout ) # ((\inst2|Mux7~2_combout  & (!\inst3|Mux2~0_combout  & \inst2|Mux6~6_combout )))

	.dataa(\inst2|Mux7~2_combout ),
	.datab(\inst3|Mux2~0_combout ),
	.datac(\inst2|Mux6~1_combout ),
	.datad(\inst2|Mux6~6_combout ),
	.cin(gnd),
	.combout(\inst2|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux6~7 .lut_mask = 16'hF2F0;
defparam \inst2|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N29
cycloneii_lcell_ff \inst2|Result[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Mux6~7_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [1]));

// Location: LCCOMB_X33_Y21_N2
cycloneii_lcell_comb \inst2|Mux7~2 (
// Equation(s):
// \inst2|Mux7~2_combout  = ((!\inst|WideOr2~0_combout ) # (!\Enable~combout )) # (!\inst|WideOr1~combout )

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~2 .lut_mask = 16'h7F7F;
defparam \inst2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \inst2|Mux7~4 (
// Equation(s):
// \inst2|Mux7~4_combout  = (!\inst3|Mux6~0_combout  & (\inst2|Mux7~2_combout  & ((\inst2|Result [0]) # (\inst3|Mux2~0_combout ))))

	.dataa(\inst2|Result [0]),
	.datab(\inst3|Mux6~0_combout ),
	.datac(\inst3|Mux2~0_combout ),
	.datad(\inst2|Mux7~2_combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~4 .lut_mask = 16'h3200;
defparam \inst2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \inst2|Mux7~3 (
// Equation(s):
// \inst2|Mux7~3_combout  = (\inst|WideOr1~combout ) # (((\inst|WideOr2~0_combout  & !\inst|WideOr0~combout )) # (!\Enable~combout ))

	.dataa(\inst|WideOr1~combout ),
	.datab(\Enable~combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~3 .lut_mask = 16'hBBFB;
defparam \inst2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \inst2|Mux7~6 (
// Equation(s):
// \inst2|Mux7~6_combout  = (\inst2|Mux7~3_combout  & ((\inst2|Mux7~4_combout ) # ((\inst2|Mux7~5_combout  & !\inst3|Mux2~0_combout ))))

	.dataa(\inst2|Mux7~5_combout ),
	.datab(\inst3|Mux2~0_combout ),
	.datac(\inst2|Mux7~4_combout ),
	.datad(\inst2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~6 .lut_mask = 16'hF200;
defparam \inst2|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \inst2|Mux7~7 (
// Equation(s):
// \inst2|Mux7~7_combout  = (\inst6|Q [0] & (!\inst3|Mux0~0_combout  & (!\inst3|Mux5~0_combout  & \inst3|Mux4~0_combout )))

	.dataa(\inst6|Q [0]),
	.datab(\inst3|Mux0~0_combout ),
	.datac(\inst3|Mux5~0_combout ),
	.datad(\inst3|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~7 .lut_mask = 16'h0200;
defparam \inst2|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \inst2|Mux7~8 (
// Equation(s):
// \inst2|Mux7~8_combout  = (\inst3|Mux0~0_combout  & (\inst5|Q [0] & (!\inst3|Mux5~0_combout ))) # (!\inst3|Mux0~0_combout  & (((\inst3|Mux5~0_combout  & \inst2|Add1~0_combout ))))

	.dataa(\inst5|Q [0]),
	.datab(\inst3|Mux0~0_combout ),
	.datac(\inst3|Mux5~0_combout ),
	.datad(\inst2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~8 .lut_mask = 16'h3808;
defparam \inst2|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \inst2|Mux7~9 (
// Equation(s):
// \inst2|Mux7~9_combout  = (\inst2|Mux7~7_combout ) # ((\inst2|Mux7~2_combout  & (\inst2|Mux7~8_combout  & !\inst3|Mux4~0_combout )))

	.dataa(\inst2|Mux7~2_combout ),
	.datab(\inst2|Mux7~7_combout ),
	.datac(\inst2|Mux7~8_combout ),
	.datad(\inst3|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~9 .lut_mask = 16'hCCEC;
defparam \inst2|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \inst2|Mux7~11 (
// Equation(s):
// \inst2|Mux7~11_combout  = (\inst2|Mux7~6_combout ) # ((\inst2|Mux7~10_combout  & ((\inst|WideOr2~0_combout ) # (\inst2|Mux7~9_combout ))) # (!\inst2|Mux7~10_combout  & (\inst|WideOr2~0_combout  & \inst2|Mux7~9_combout )))

	.dataa(\inst2|Mux7~10_combout ),
	.datab(\inst2|Mux7~6_combout ),
	.datac(\inst|WideOr2~0_combout ),
	.datad(\inst2|Mux7~9_combout ),
	.cin(gnd),
	.combout(\inst2|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~11 .lut_mask = 16'hFEEC;
defparam \inst2|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N19
cycloneii_lcell_ff \inst2|Result[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Mux7~11_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|Result [0]));

// Location: LCCOMB_X28_Y1_N24
cycloneii_lcell_comb \inst9|Mux0~0 (
// Equation(s):
// \inst9|Mux0~0_combout  = (\inst2|Result [2] & (!\inst2|Result [1] & (\inst2|Result [0] $ (!\inst2|Result [3])))) # (!\inst2|Result [2] & (\inst2|Result [0] & (\inst2|Result [3] $ (!\inst2|Result [1]))))

	.dataa(\inst2|Result [0]),
	.datab(\inst2|Result [2]),
	.datac(\inst2|Result [3]),
	.datad(\inst2|Result [1]),
	.cin(gnd),
	.combout(\inst9|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux0~0 .lut_mask = 16'h2086;
defparam \inst9|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N26
cycloneii_lcell_comb \inst9|Mux1~0 (
// Equation(s):
// \inst9|Mux1~0_combout  = (\inst2|Result [3] & ((\inst2|Result [0] & ((\inst2|Result [1]))) # (!\inst2|Result [0] & (\inst2|Result [2])))) # (!\inst2|Result [3] & (\inst2|Result [2] & (\inst2|Result [0] $ (\inst2|Result [1]))))

	.dataa(\inst2|Result [0]),
	.datab(\inst2|Result [2]),
	.datac(\inst2|Result [3]),
	.datad(\inst2|Result [1]),
	.cin(gnd),
	.combout(\inst9|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux1~0 .lut_mask = 16'hE448;
defparam \inst9|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N20
cycloneii_lcell_comb \inst9|Mux2~0 (
// Equation(s):
// \inst9|Mux2~0_combout  = (\inst2|Result [2] & (\inst2|Result [3] & ((\inst2|Result [1]) # (!\inst2|Result [0])))) # (!\inst2|Result [2] & (!\inst2|Result [0] & (!\inst2|Result [3] & \inst2|Result [1])))

	.dataa(\inst2|Result [0]),
	.datab(\inst2|Result [2]),
	.datac(\inst2|Result [3]),
	.datad(\inst2|Result [1]),
	.cin(gnd),
	.combout(\inst9|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux2~0 .lut_mask = 16'hC140;
defparam \inst9|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N18
cycloneii_lcell_comb \inst9|Mux3~0 (
// Equation(s):
// \inst9|Mux3~0_combout  = (\inst2|Result [0] & (\inst2|Result [2] $ (((!\inst2|Result [1]))))) # (!\inst2|Result [0] & ((\inst2|Result [2] & (!\inst2|Result [3] & !\inst2|Result [1])) # (!\inst2|Result [2] & (\inst2|Result [3] & \inst2|Result [1]))))

	.dataa(\inst2|Result [0]),
	.datab(\inst2|Result [2]),
	.datac(\inst2|Result [3]),
	.datad(\inst2|Result [1]),
	.cin(gnd),
	.combout(\inst9|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux3~0 .lut_mask = 16'h9826;
defparam \inst9|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N12
cycloneii_lcell_comb \inst9|Mux4~0 (
// Equation(s):
// \inst9|Mux4~0_combout  = (\inst2|Result [1] & (\inst2|Result [0] & ((!\inst2|Result [3])))) # (!\inst2|Result [1] & ((\inst2|Result [2] & ((!\inst2|Result [3]))) # (!\inst2|Result [2] & (\inst2|Result [0]))))

	.dataa(\inst2|Result [0]),
	.datab(\inst2|Result [2]),
	.datac(\inst2|Result [3]),
	.datad(\inst2|Result [1]),
	.cin(gnd),
	.combout(\inst9|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux4~0 .lut_mask = 16'h0A2E;
defparam \inst9|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N2
cycloneii_lcell_comb \inst9|Mux5~0 (
// Equation(s):
// \inst9|Mux5~0_combout  = (\inst2|Result [0] & (\inst2|Result [3] $ (((\inst2|Result [1]) # (!\inst2|Result [2]))))) # (!\inst2|Result [0] & (!\inst2|Result [2] & (!\inst2|Result [3] & \inst2|Result [1])))

	.dataa(\inst2|Result [0]),
	.datab(\inst2|Result [2]),
	.datac(\inst2|Result [3]),
	.datad(\inst2|Result [1]),
	.cin(gnd),
	.combout(\inst9|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux5~0 .lut_mask = 16'h0B82;
defparam \inst9|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N16
cycloneii_lcell_comb \inst9|Mux6~0 (
// Equation(s):
// \inst9|Mux6~0_combout  = (\inst2|Result [0] & ((\inst2|Result [3]) # (\inst2|Result [2] $ (\inst2|Result [1])))) # (!\inst2|Result [0] & ((\inst2|Result [1]) # (\inst2|Result [2] $ (\inst2|Result [3]))))

	.dataa(\inst2|Result [0]),
	.datab(\inst2|Result [2]),
	.datac(\inst2|Result [3]),
	.datad(\inst2|Result [1]),
	.cin(gnd),
	.combout(\inst9|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux6~0 .lut_mask = 16'hF7BC;
defparam \inst9|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N0
cycloneii_lcell_comb \inst|WideOr2~1 (
// Equation(s):
// \inst|WideOr2~1_combout  = (!\inst|yfsm.s6~regout  & !\inst|yfsm.s4~regout )

	.dataa(\inst|yfsm.s6~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr2~1 .lut_mask = 16'h0055;
defparam \inst|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N14
cycloneii_lcell_comb \inst|WideOr3 (
// Equation(s):
// \inst|WideOr3~combout  = (\inst|yfsm.s2~regout ) # ((\inst|yfsm.s3~regout ) # (\inst|yfsm.s4~regout ))

	.dataa(\inst|yfsm.s2~regout ),
	.datab(\inst|yfsm.s3~regout ),
	.datac(vcc),
	.datad(\inst|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr3 .lut_mask = 16'hFFEE;
defparam \inst|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \inst|WideOr4~0 (
// Equation(s):
// \inst|WideOr4~0_combout  = (\inst|yfsm.s1~regout ) # ((\inst|yfsm.s3~regout ) # (\inst|yfsm.s5~regout ))

	.dataa(\inst|yfsm.s1~regout ),
	.datab(\inst|yfsm.s3~regout ),
	.datac(\inst|yfsm.s5~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr4~0 .lut_mask = 16'hFEFE;
defparam \inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N24
cycloneii_lcell_comb \inst|WideOr4~1 (
// Equation(s):
// \inst|WideOr4~1_combout  = (!\inst|yfsm.s1~regout  & !\inst|yfsm.s3~regout )

	.dataa(\inst|yfsm.s1~regout ),
	.datab(vcc),
	.datac(\inst|yfsm.s3~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr4~1 .lut_mask = 16'h0505;
defparam \inst|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N4
cycloneii_lcell_comb \inst4|Mux0~4 (
// Equation(s):
// \inst4|Mux0~4_combout  = (!\inst|WideOr3~combout  & (\inst|WideOr4~1_combout  $ (((!\inst|yfsm.s6~regout  & !\inst|yfsm.s4~regout )))))

	.dataa(\inst|yfsm.s6~regout ),
	.datab(\inst|WideOr3~combout ),
	.datac(\inst|WideOr4~1_combout ),
	.datad(\inst|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst4|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux0~4 .lut_mask = 16'h3021;
defparam \inst4|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N26
cycloneii_lcell_comb \inst4|Mux1~4 (
// Equation(s):
// \inst4|Mux1~4_combout  = (!\inst|yfsm.s1~regout  & (!\inst|yfsm.s3~regout  & (\inst|WideOr3~combout  & !\inst|WideOr2~1_combout )))

	.dataa(\inst|yfsm.s1~regout ),
	.datab(\inst|yfsm.s3~regout ),
	.datac(\inst|WideOr3~combout ),
	.datad(\inst|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\inst4|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux1~4 .lut_mask = 16'h0010;
defparam \inst4|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N12
cycloneii_lcell_comb \inst4|Mux2~4 (
// Equation(s):
// \inst4|Mux2~4_combout  = (!\inst|yfsm.s6~regout  & (\inst|WideOr3~combout  & (\inst|WideOr4~1_combout  & !\inst|yfsm.s4~regout )))

	.dataa(\inst|yfsm.s6~regout ),
	.datab(\inst|WideOr3~combout ),
	.datac(\inst|WideOr4~1_combout ),
	.datad(\inst|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst4|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux2~4 .lut_mask = 16'h0040;
defparam \inst4|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N22
cycloneii_lcell_comb \inst4|Mux3~0 (
// Equation(s):
// \inst4|Mux3~0_combout  = (\inst|yfsm.s5~regout ) # ((\inst|WideOr4~1_combout  & (!\inst|WideOr3~combout  & !\inst|WideOr2~1_combout )) # (!\inst|WideOr4~1_combout  & (\inst|WideOr3~combout  $ (\inst|WideOr2~1_combout ))))

	.dataa(\inst|WideOr4~1_combout ),
	.datab(\inst|WideOr3~combout ),
	.datac(\inst|yfsm.s5~regout ),
	.datad(\inst|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\inst4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux3~0 .lut_mask = 16'hF1F6;
defparam \inst4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N16
cycloneii_lcell_comb \inst4|Mux4~0 (
// Equation(s):
// \inst4|Mux4~0_combout  = ((\inst|yfsm.s5~regout ) # ((!\inst|WideOr3~combout  & !\inst|WideOr2~1_combout ))) # (!\inst|WideOr4~1_combout )

	.dataa(\inst|WideOr4~1_combout ),
	.datab(\inst|WideOr3~combout ),
	.datac(\inst|yfsm.s5~regout ),
	.datad(\inst|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\inst4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux4~0 .lut_mask = 16'hF5F7;
defparam \inst4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N30
cycloneii_lcell_comb \inst4|Mux5~4 (
// Equation(s):
// \inst4|Mux5~4_combout  = ((!\inst|yfsm.s6~regout  & (\inst|WideOr3~combout  & !\inst|yfsm.s4~regout ))) # (!\inst|WideOr4~1_combout )

	.dataa(\inst|yfsm.s6~regout ),
	.datab(\inst|WideOr3~combout ),
	.datac(\inst|WideOr4~1_combout ),
	.datad(\inst|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst4|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux5~4 .lut_mask = 16'h0F4F;
defparam \inst4|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N10
cycloneii_lcell_comb \inst4|Mux6~0 (
// Equation(s):
// \inst4|Mux6~0_combout  = (\inst|yfsm.s5~regout ) # ((\inst|WideOr3~combout  & ((\inst|WideOr4~1_combout ) # (\inst|WideOr2~1_combout ))) # (!\inst|WideOr3~combout  & ((!\inst|WideOr2~1_combout ))))

	.dataa(\inst|WideOr4~1_combout ),
	.datab(\inst|WideOr3~combout ),
	.datac(\inst|yfsm.s5~regout ),
	.datad(\inst|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\inst4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux6~0 .lut_mask = 16'hFCFB;
defparam \inst4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \function_number[7]~I (
	.datain(\inst3|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(function_number[7]));
// synopsys translate_off
defparam \function_number[7]~I .input_async_reset = "none";
defparam \function_number[7]~I .input_power_up = "low";
defparam \function_number[7]~I .input_register_mode = "none";
defparam \function_number[7]~I .input_sync_reset = "none";
defparam \function_number[7]~I .oe_async_reset = "none";
defparam \function_number[7]~I .oe_power_up = "low";
defparam \function_number[7]~I .oe_register_mode = "none";
defparam \function_number[7]~I .oe_sync_reset = "none";
defparam \function_number[7]~I .operation_mode = "output";
defparam \function_number[7]~I .output_async_reset = "none";
defparam \function_number[7]~I .output_power_up = "low";
defparam \function_number[7]~I .output_register_mode = "none";
defparam \function_number[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \function_number[6]~I (
	.datain(\inst3|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(function_number[6]));
// synopsys translate_off
defparam \function_number[6]~I .input_async_reset = "none";
defparam \function_number[6]~I .input_power_up = "low";
defparam \function_number[6]~I .input_register_mode = "none";
defparam \function_number[6]~I .input_sync_reset = "none";
defparam \function_number[6]~I .oe_async_reset = "none";
defparam \function_number[6]~I .oe_power_up = "low";
defparam \function_number[6]~I .oe_register_mode = "none";
defparam \function_number[6]~I .oe_sync_reset = "none";
defparam \function_number[6]~I .operation_mode = "output";
defparam \function_number[6]~I .output_async_reset = "none";
defparam \function_number[6]~I .output_power_up = "low";
defparam \function_number[6]~I .output_register_mode = "none";
defparam \function_number[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \function_number[5]~I (
	.datain(\inst3|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(function_number[5]));
// synopsys translate_off
defparam \function_number[5]~I .input_async_reset = "none";
defparam \function_number[5]~I .input_power_up = "low";
defparam \function_number[5]~I .input_register_mode = "none";
defparam \function_number[5]~I .input_sync_reset = "none";
defparam \function_number[5]~I .oe_async_reset = "none";
defparam \function_number[5]~I .oe_power_up = "low";
defparam \function_number[5]~I .oe_register_mode = "none";
defparam \function_number[5]~I .oe_sync_reset = "none";
defparam \function_number[5]~I .operation_mode = "output";
defparam \function_number[5]~I .output_async_reset = "none";
defparam \function_number[5]~I .output_power_up = "low";
defparam \function_number[5]~I .output_register_mode = "none";
defparam \function_number[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \function_number[4]~I (
	.datain(\inst3|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(function_number[4]));
// synopsys translate_off
defparam \function_number[4]~I .input_async_reset = "none";
defparam \function_number[4]~I .input_power_up = "low";
defparam \function_number[4]~I .input_register_mode = "none";
defparam \function_number[4]~I .input_sync_reset = "none";
defparam \function_number[4]~I .oe_async_reset = "none";
defparam \function_number[4]~I .oe_power_up = "low";
defparam \function_number[4]~I .oe_register_mode = "none";
defparam \function_number[4]~I .oe_sync_reset = "none";
defparam \function_number[4]~I .operation_mode = "output";
defparam \function_number[4]~I .output_async_reset = "none";
defparam \function_number[4]~I .output_power_up = "low";
defparam \function_number[4]~I .output_register_mode = "none";
defparam \function_number[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \function_number[3]~I (
	.datain(\inst3|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(function_number[3]));
// synopsys translate_off
defparam \function_number[3]~I .input_async_reset = "none";
defparam \function_number[3]~I .input_power_up = "low";
defparam \function_number[3]~I .input_register_mode = "none";
defparam \function_number[3]~I .input_sync_reset = "none";
defparam \function_number[3]~I .oe_async_reset = "none";
defparam \function_number[3]~I .oe_power_up = "low";
defparam \function_number[3]~I .oe_register_mode = "none";
defparam \function_number[3]~I .oe_sync_reset = "none";
defparam \function_number[3]~I .operation_mode = "output";
defparam \function_number[3]~I .output_async_reset = "none";
defparam \function_number[3]~I .output_power_up = "low";
defparam \function_number[3]~I .output_register_mode = "none";
defparam \function_number[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \function_number[2]~I (
	.datain(\inst3|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(function_number[2]));
// synopsys translate_off
defparam \function_number[2]~I .input_async_reset = "none";
defparam \function_number[2]~I .input_power_up = "low";
defparam \function_number[2]~I .input_register_mode = "none";
defparam \function_number[2]~I .input_sync_reset = "none";
defparam \function_number[2]~I .oe_async_reset = "none";
defparam \function_number[2]~I .oe_power_up = "low";
defparam \function_number[2]~I .oe_register_mode = "none";
defparam \function_number[2]~I .oe_sync_reset = "none";
defparam \function_number[2]~I .operation_mode = "output";
defparam \function_number[2]~I .output_async_reset = "none";
defparam \function_number[2]~I .output_power_up = "low";
defparam \function_number[2]~I .output_register_mode = "none";
defparam \function_number[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \function_number[1]~I (
	.datain(\inst3|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(function_number[1]));
// synopsys translate_off
defparam \function_number[1]~I .input_async_reset = "none";
defparam \function_number[1]~I .input_power_up = "low";
defparam \function_number[1]~I .input_register_mode = "none";
defparam \function_number[1]~I .input_sync_reset = "none";
defparam \function_number[1]~I .oe_async_reset = "none";
defparam \function_number[1]~I .oe_power_up = "low";
defparam \function_number[1]~I .oe_register_mode = "none";
defparam \function_number[1]~I .oe_sync_reset = "none";
defparam \function_number[1]~I .operation_mode = "output";
defparam \function_number[1]~I .output_async_reset = "none";
defparam \function_number[1]~I .output_power_up = "low";
defparam \function_number[1]~I .output_register_mode = "none";
defparam \function_number[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \function_number[0]~I (
	.datain(!\inst3|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(function_number[0]));
// synopsys translate_off
defparam \function_number[0]~I .input_async_reset = "none";
defparam \function_number[0]~I .input_power_up = "low";
defparam \function_number[0]~I .input_register_mode = "none";
defparam \function_number[0]~I .input_sync_reset = "none";
defparam \function_number[0]~I .oe_async_reset = "none";
defparam \function_number[0]~I .oe_power_up = "low";
defparam \function_number[0]~I .oe_register_mode = "none";
defparam \function_number[0]~I .oe_sync_reset = "none";
defparam \function_number[0]~I .operation_mode = "output";
defparam \function_number[0]~I .output_async_reset = "none";
defparam \function_number[0]~I .output_power_up = "low";
defparam \function_number[0]~I .output_register_mode = "none";
defparam \function_number[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_Bin[3]~I (
	.datain(\inst2|Result [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_Bin[3]));
// synopsys translate_off
defparam \LS_Bin[3]~I .input_async_reset = "none";
defparam \LS_Bin[3]~I .input_power_up = "low";
defparam \LS_Bin[3]~I .input_register_mode = "none";
defparam \LS_Bin[3]~I .input_sync_reset = "none";
defparam \LS_Bin[3]~I .oe_async_reset = "none";
defparam \LS_Bin[3]~I .oe_power_up = "low";
defparam \LS_Bin[3]~I .oe_register_mode = "none";
defparam \LS_Bin[3]~I .oe_sync_reset = "none";
defparam \LS_Bin[3]~I .operation_mode = "output";
defparam \LS_Bin[3]~I .output_async_reset = "none";
defparam \LS_Bin[3]~I .output_power_up = "low";
defparam \LS_Bin[3]~I .output_register_mode = "none";
defparam \LS_Bin[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_Bin[2]~I (
	.datain(\inst2|Result [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_Bin[2]));
// synopsys translate_off
defparam \LS_Bin[2]~I .input_async_reset = "none";
defparam \LS_Bin[2]~I .input_power_up = "low";
defparam \LS_Bin[2]~I .input_register_mode = "none";
defparam \LS_Bin[2]~I .input_sync_reset = "none";
defparam \LS_Bin[2]~I .oe_async_reset = "none";
defparam \LS_Bin[2]~I .oe_power_up = "low";
defparam \LS_Bin[2]~I .oe_register_mode = "none";
defparam \LS_Bin[2]~I .oe_sync_reset = "none";
defparam \LS_Bin[2]~I .operation_mode = "output";
defparam \LS_Bin[2]~I .output_async_reset = "none";
defparam \LS_Bin[2]~I .output_power_up = "low";
defparam \LS_Bin[2]~I .output_register_mode = "none";
defparam \LS_Bin[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_Bin[1]~I (
	.datain(\inst2|Result [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_Bin[1]));
// synopsys translate_off
defparam \LS_Bin[1]~I .input_async_reset = "none";
defparam \LS_Bin[1]~I .input_power_up = "low";
defparam \LS_Bin[1]~I .input_register_mode = "none";
defparam \LS_Bin[1]~I .input_sync_reset = "none";
defparam \LS_Bin[1]~I .oe_async_reset = "none";
defparam \LS_Bin[1]~I .oe_power_up = "low";
defparam \LS_Bin[1]~I .oe_register_mode = "none";
defparam \LS_Bin[1]~I .oe_sync_reset = "none";
defparam \LS_Bin[1]~I .operation_mode = "output";
defparam \LS_Bin[1]~I .output_async_reset = "none";
defparam \LS_Bin[1]~I .output_power_up = "low";
defparam \LS_Bin[1]~I .output_register_mode = "none";
defparam \LS_Bin[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_Bin[0]~I (
	.datain(\inst2|Result [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_Bin[0]));
// synopsys translate_off
defparam \LS_Bin[0]~I .input_async_reset = "none";
defparam \LS_Bin[0]~I .input_power_up = "low";
defparam \LS_Bin[0]~I .input_register_mode = "none";
defparam \LS_Bin[0]~I .input_sync_reset = "none";
defparam \LS_Bin[0]~I .oe_async_reset = "none";
defparam \LS_Bin[0]~I .oe_power_up = "low";
defparam \LS_Bin[0]~I .oe_register_mode = "none";
defparam \LS_Bin[0]~I .oe_sync_reset = "none";
defparam \LS_Bin[0]~I .operation_mode = "output";
defparam \LS_Bin[0]~I .output_async_reset = "none";
defparam \LS_Bin[0]~I .output_power_up = "low";
defparam \LS_Bin[0]~I .output_register_mode = "none";
defparam \LS_Bin[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_result[6]~I (
	.datain(\inst7|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_result[6]));
// synopsys translate_off
defparam \LS_result[6]~I .input_async_reset = "none";
defparam \LS_result[6]~I .input_power_up = "low";
defparam \LS_result[6]~I .input_register_mode = "none";
defparam \LS_result[6]~I .input_sync_reset = "none";
defparam \LS_result[6]~I .oe_async_reset = "none";
defparam \LS_result[6]~I .oe_power_up = "low";
defparam \LS_result[6]~I .oe_register_mode = "none";
defparam \LS_result[6]~I .oe_sync_reset = "none";
defparam \LS_result[6]~I .operation_mode = "output";
defparam \LS_result[6]~I .output_async_reset = "none";
defparam \LS_result[6]~I .output_power_up = "low";
defparam \LS_result[6]~I .output_register_mode = "none";
defparam \LS_result[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_result[5]~I (
	.datain(\inst7|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_result[5]));
// synopsys translate_off
defparam \LS_result[5]~I .input_async_reset = "none";
defparam \LS_result[5]~I .input_power_up = "low";
defparam \LS_result[5]~I .input_register_mode = "none";
defparam \LS_result[5]~I .input_sync_reset = "none";
defparam \LS_result[5]~I .oe_async_reset = "none";
defparam \LS_result[5]~I .oe_power_up = "low";
defparam \LS_result[5]~I .oe_register_mode = "none";
defparam \LS_result[5]~I .oe_sync_reset = "none";
defparam \LS_result[5]~I .operation_mode = "output";
defparam \LS_result[5]~I .output_async_reset = "none";
defparam \LS_result[5]~I .output_power_up = "low";
defparam \LS_result[5]~I .output_register_mode = "none";
defparam \LS_result[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_result[4]~I (
	.datain(\inst7|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_result[4]));
// synopsys translate_off
defparam \LS_result[4]~I .input_async_reset = "none";
defparam \LS_result[4]~I .input_power_up = "low";
defparam \LS_result[4]~I .input_register_mode = "none";
defparam \LS_result[4]~I .input_sync_reset = "none";
defparam \LS_result[4]~I .oe_async_reset = "none";
defparam \LS_result[4]~I .oe_power_up = "low";
defparam \LS_result[4]~I .oe_register_mode = "none";
defparam \LS_result[4]~I .oe_sync_reset = "none";
defparam \LS_result[4]~I .operation_mode = "output";
defparam \LS_result[4]~I .output_async_reset = "none";
defparam \LS_result[4]~I .output_power_up = "low";
defparam \LS_result[4]~I .output_register_mode = "none";
defparam \LS_result[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_result[3]~I (
	.datain(\inst7|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_result[3]));
// synopsys translate_off
defparam \LS_result[3]~I .input_async_reset = "none";
defparam \LS_result[3]~I .input_power_up = "low";
defparam \LS_result[3]~I .input_register_mode = "none";
defparam \LS_result[3]~I .input_sync_reset = "none";
defparam \LS_result[3]~I .oe_async_reset = "none";
defparam \LS_result[3]~I .oe_power_up = "low";
defparam \LS_result[3]~I .oe_register_mode = "none";
defparam \LS_result[3]~I .oe_sync_reset = "none";
defparam \LS_result[3]~I .operation_mode = "output";
defparam \LS_result[3]~I .output_async_reset = "none";
defparam \LS_result[3]~I .output_power_up = "low";
defparam \LS_result[3]~I .output_register_mode = "none";
defparam \LS_result[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_result[2]~I (
	.datain(\inst7|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_result[2]));
// synopsys translate_off
defparam \LS_result[2]~I .input_async_reset = "none";
defparam \LS_result[2]~I .input_power_up = "low";
defparam \LS_result[2]~I .input_register_mode = "none";
defparam \LS_result[2]~I .input_sync_reset = "none";
defparam \LS_result[2]~I .oe_async_reset = "none";
defparam \LS_result[2]~I .oe_power_up = "low";
defparam \LS_result[2]~I .oe_register_mode = "none";
defparam \LS_result[2]~I .oe_sync_reset = "none";
defparam \LS_result[2]~I .operation_mode = "output";
defparam \LS_result[2]~I .output_async_reset = "none";
defparam \LS_result[2]~I .output_power_up = "low";
defparam \LS_result[2]~I .output_register_mode = "none";
defparam \LS_result[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_result[1]~I (
	.datain(\inst7|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_result[1]));
// synopsys translate_off
defparam \LS_result[1]~I .input_async_reset = "none";
defparam \LS_result[1]~I .input_power_up = "low";
defparam \LS_result[1]~I .input_register_mode = "none";
defparam \LS_result[1]~I .input_sync_reset = "none";
defparam \LS_result[1]~I .oe_async_reset = "none";
defparam \LS_result[1]~I .oe_power_up = "low";
defparam \LS_result[1]~I .oe_register_mode = "none";
defparam \LS_result[1]~I .oe_sync_reset = "none";
defparam \LS_result[1]~I .operation_mode = "output";
defparam \LS_result[1]~I .output_async_reset = "none";
defparam \LS_result[1]~I .output_power_up = "low";
defparam \LS_result[1]~I .output_register_mode = "none";
defparam \LS_result[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LS_result[0]~I (
	.datain(!\inst7|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LS_result[0]));
// synopsys translate_off
defparam \LS_result[0]~I .input_async_reset = "none";
defparam \LS_result[0]~I .input_power_up = "low";
defparam \LS_result[0]~I .input_register_mode = "none";
defparam \LS_result[0]~I .input_sync_reset = "none";
defparam \LS_result[0]~I .oe_async_reset = "none";
defparam \LS_result[0]~I .oe_power_up = "low";
defparam \LS_result[0]~I .oe_register_mode = "none";
defparam \LS_result[0]~I .oe_sync_reset = "none";
defparam \LS_result[0]~I .operation_mode = "output";
defparam \LS_result[0]~I .output_async_reset = "none";
defparam \LS_result[0]~I .output_power_up = "low";
defparam \LS_result[0]~I .output_register_mode = "none";
defparam \LS_result[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_Bin[3]~I (
	.datain(\inst2|Result [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_Bin[3]));
// synopsys translate_off
defparam \RS_Bin[3]~I .input_async_reset = "none";
defparam \RS_Bin[3]~I .input_power_up = "low";
defparam \RS_Bin[3]~I .input_register_mode = "none";
defparam \RS_Bin[3]~I .input_sync_reset = "none";
defparam \RS_Bin[3]~I .oe_async_reset = "none";
defparam \RS_Bin[3]~I .oe_power_up = "low";
defparam \RS_Bin[3]~I .oe_register_mode = "none";
defparam \RS_Bin[3]~I .oe_sync_reset = "none";
defparam \RS_Bin[3]~I .operation_mode = "output";
defparam \RS_Bin[3]~I .output_async_reset = "none";
defparam \RS_Bin[3]~I .output_power_up = "low";
defparam \RS_Bin[3]~I .output_register_mode = "none";
defparam \RS_Bin[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_Bin[2]~I (
	.datain(\inst2|Result [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_Bin[2]));
// synopsys translate_off
defparam \RS_Bin[2]~I .input_async_reset = "none";
defparam \RS_Bin[2]~I .input_power_up = "low";
defparam \RS_Bin[2]~I .input_register_mode = "none";
defparam \RS_Bin[2]~I .input_sync_reset = "none";
defparam \RS_Bin[2]~I .oe_async_reset = "none";
defparam \RS_Bin[2]~I .oe_power_up = "low";
defparam \RS_Bin[2]~I .oe_register_mode = "none";
defparam \RS_Bin[2]~I .oe_sync_reset = "none";
defparam \RS_Bin[2]~I .operation_mode = "output";
defparam \RS_Bin[2]~I .output_async_reset = "none";
defparam \RS_Bin[2]~I .output_power_up = "low";
defparam \RS_Bin[2]~I .output_register_mode = "none";
defparam \RS_Bin[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_Bin[1]~I (
	.datain(\inst2|Result [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_Bin[1]));
// synopsys translate_off
defparam \RS_Bin[1]~I .input_async_reset = "none";
defparam \RS_Bin[1]~I .input_power_up = "low";
defparam \RS_Bin[1]~I .input_register_mode = "none";
defparam \RS_Bin[1]~I .input_sync_reset = "none";
defparam \RS_Bin[1]~I .oe_async_reset = "none";
defparam \RS_Bin[1]~I .oe_power_up = "low";
defparam \RS_Bin[1]~I .oe_register_mode = "none";
defparam \RS_Bin[1]~I .oe_sync_reset = "none";
defparam \RS_Bin[1]~I .operation_mode = "output";
defparam \RS_Bin[1]~I .output_async_reset = "none";
defparam \RS_Bin[1]~I .output_power_up = "low";
defparam \RS_Bin[1]~I .output_register_mode = "none";
defparam \RS_Bin[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_Bin[0]~I (
	.datain(\inst2|Result [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_Bin[0]));
// synopsys translate_off
defparam \RS_Bin[0]~I .input_async_reset = "none";
defparam \RS_Bin[0]~I .input_power_up = "low";
defparam \RS_Bin[0]~I .input_register_mode = "none";
defparam \RS_Bin[0]~I .input_sync_reset = "none";
defparam \RS_Bin[0]~I .oe_async_reset = "none";
defparam \RS_Bin[0]~I .oe_power_up = "low";
defparam \RS_Bin[0]~I .oe_register_mode = "none";
defparam \RS_Bin[0]~I .oe_sync_reset = "none";
defparam \RS_Bin[0]~I .operation_mode = "output";
defparam \RS_Bin[0]~I .output_async_reset = "none";
defparam \RS_Bin[0]~I .output_power_up = "low";
defparam \RS_Bin[0]~I .output_register_mode = "none";
defparam \RS_Bin[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_resultf[6]~I (
	.datain(\inst9|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_resultf[6]));
// synopsys translate_off
defparam \RS_resultf[6]~I .input_async_reset = "none";
defparam \RS_resultf[6]~I .input_power_up = "low";
defparam \RS_resultf[6]~I .input_register_mode = "none";
defparam \RS_resultf[6]~I .input_sync_reset = "none";
defparam \RS_resultf[6]~I .oe_async_reset = "none";
defparam \RS_resultf[6]~I .oe_power_up = "low";
defparam \RS_resultf[6]~I .oe_register_mode = "none";
defparam \RS_resultf[6]~I .oe_sync_reset = "none";
defparam \RS_resultf[6]~I .operation_mode = "output";
defparam \RS_resultf[6]~I .output_async_reset = "none";
defparam \RS_resultf[6]~I .output_power_up = "low";
defparam \RS_resultf[6]~I .output_register_mode = "none";
defparam \RS_resultf[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_resultf[5]~I (
	.datain(\inst9|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_resultf[5]));
// synopsys translate_off
defparam \RS_resultf[5]~I .input_async_reset = "none";
defparam \RS_resultf[5]~I .input_power_up = "low";
defparam \RS_resultf[5]~I .input_register_mode = "none";
defparam \RS_resultf[5]~I .input_sync_reset = "none";
defparam \RS_resultf[5]~I .oe_async_reset = "none";
defparam \RS_resultf[5]~I .oe_power_up = "low";
defparam \RS_resultf[5]~I .oe_register_mode = "none";
defparam \RS_resultf[5]~I .oe_sync_reset = "none";
defparam \RS_resultf[5]~I .operation_mode = "output";
defparam \RS_resultf[5]~I .output_async_reset = "none";
defparam \RS_resultf[5]~I .output_power_up = "low";
defparam \RS_resultf[5]~I .output_register_mode = "none";
defparam \RS_resultf[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_resultf[4]~I (
	.datain(\inst9|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_resultf[4]));
// synopsys translate_off
defparam \RS_resultf[4]~I .input_async_reset = "none";
defparam \RS_resultf[4]~I .input_power_up = "low";
defparam \RS_resultf[4]~I .input_register_mode = "none";
defparam \RS_resultf[4]~I .input_sync_reset = "none";
defparam \RS_resultf[4]~I .oe_async_reset = "none";
defparam \RS_resultf[4]~I .oe_power_up = "low";
defparam \RS_resultf[4]~I .oe_register_mode = "none";
defparam \RS_resultf[4]~I .oe_sync_reset = "none";
defparam \RS_resultf[4]~I .operation_mode = "output";
defparam \RS_resultf[4]~I .output_async_reset = "none";
defparam \RS_resultf[4]~I .output_power_up = "low";
defparam \RS_resultf[4]~I .output_register_mode = "none";
defparam \RS_resultf[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_resultf[3]~I (
	.datain(\inst9|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_resultf[3]));
// synopsys translate_off
defparam \RS_resultf[3]~I .input_async_reset = "none";
defparam \RS_resultf[3]~I .input_power_up = "low";
defparam \RS_resultf[3]~I .input_register_mode = "none";
defparam \RS_resultf[3]~I .input_sync_reset = "none";
defparam \RS_resultf[3]~I .oe_async_reset = "none";
defparam \RS_resultf[3]~I .oe_power_up = "low";
defparam \RS_resultf[3]~I .oe_register_mode = "none";
defparam \RS_resultf[3]~I .oe_sync_reset = "none";
defparam \RS_resultf[3]~I .operation_mode = "output";
defparam \RS_resultf[3]~I .output_async_reset = "none";
defparam \RS_resultf[3]~I .output_power_up = "low";
defparam \RS_resultf[3]~I .output_register_mode = "none";
defparam \RS_resultf[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_resultf[2]~I (
	.datain(\inst9|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_resultf[2]));
// synopsys translate_off
defparam \RS_resultf[2]~I .input_async_reset = "none";
defparam \RS_resultf[2]~I .input_power_up = "low";
defparam \RS_resultf[2]~I .input_register_mode = "none";
defparam \RS_resultf[2]~I .input_sync_reset = "none";
defparam \RS_resultf[2]~I .oe_async_reset = "none";
defparam \RS_resultf[2]~I .oe_power_up = "low";
defparam \RS_resultf[2]~I .oe_register_mode = "none";
defparam \RS_resultf[2]~I .oe_sync_reset = "none";
defparam \RS_resultf[2]~I .operation_mode = "output";
defparam \RS_resultf[2]~I .output_async_reset = "none";
defparam \RS_resultf[2]~I .output_power_up = "low";
defparam \RS_resultf[2]~I .output_register_mode = "none";
defparam \RS_resultf[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_resultf[1]~I (
	.datain(\inst9|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_resultf[1]));
// synopsys translate_off
defparam \RS_resultf[1]~I .input_async_reset = "none";
defparam \RS_resultf[1]~I .input_power_up = "low";
defparam \RS_resultf[1]~I .input_register_mode = "none";
defparam \RS_resultf[1]~I .input_sync_reset = "none";
defparam \RS_resultf[1]~I .oe_async_reset = "none";
defparam \RS_resultf[1]~I .oe_power_up = "low";
defparam \RS_resultf[1]~I .oe_register_mode = "none";
defparam \RS_resultf[1]~I .oe_sync_reset = "none";
defparam \RS_resultf[1]~I .operation_mode = "output";
defparam \RS_resultf[1]~I .output_async_reset = "none";
defparam \RS_resultf[1]~I .output_power_up = "low";
defparam \RS_resultf[1]~I .output_register_mode = "none";
defparam \RS_resultf[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RS_resultf[0]~I (
	.datain(!\inst9|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RS_resultf[0]));
// synopsys translate_off
defparam \RS_resultf[0]~I .input_async_reset = "none";
defparam \RS_resultf[0]~I .input_power_up = "low";
defparam \RS_resultf[0]~I .input_register_mode = "none";
defparam \RS_resultf[0]~I .input_sync_reset = "none";
defparam \RS_resultf[0]~I .oe_async_reset = "none";
defparam \RS_resultf[0]~I .oe_power_up = "low";
defparam \RS_resultf[0]~I .oe_register_mode = "none";
defparam \RS_resultf[0]~I .oe_sync_reset = "none";
defparam \RS_resultf[0]~I .operation_mode = "output";
defparam \RS_resultf[0]~I .output_async_reset = "none";
defparam \RS_resultf[0]~I .output_power_up = "low";
defparam \RS_resultf[0]~I .output_register_mode = "none";
defparam \RS_resultf[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \st_id_Bin[3]~I (
	.datain(\inst|yfsm.s5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_id_Bin[3]));
// synopsys translate_off
defparam \st_id_Bin[3]~I .input_async_reset = "none";
defparam \st_id_Bin[3]~I .input_power_up = "low";
defparam \st_id_Bin[3]~I .input_register_mode = "none";
defparam \st_id_Bin[3]~I .input_sync_reset = "none";
defparam \st_id_Bin[3]~I .oe_async_reset = "none";
defparam \st_id_Bin[3]~I .oe_power_up = "low";
defparam \st_id_Bin[3]~I .oe_register_mode = "none";
defparam \st_id_Bin[3]~I .oe_sync_reset = "none";
defparam \st_id_Bin[3]~I .operation_mode = "output";
defparam \st_id_Bin[3]~I .output_async_reset = "none";
defparam \st_id_Bin[3]~I .output_power_up = "low";
defparam \st_id_Bin[3]~I .output_register_mode = "none";
defparam \st_id_Bin[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \st_id_Bin[2]~I (
	.datain(!\inst|WideOr2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_id_Bin[2]));
// synopsys translate_off
defparam \st_id_Bin[2]~I .input_async_reset = "none";
defparam \st_id_Bin[2]~I .input_power_up = "low";
defparam \st_id_Bin[2]~I .input_register_mode = "none";
defparam \st_id_Bin[2]~I .input_sync_reset = "none";
defparam \st_id_Bin[2]~I .oe_async_reset = "none";
defparam \st_id_Bin[2]~I .oe_power_up = "low";
defparam \st_id_Bin[2]~I .oe_register_mode = "none";
defparam \st_id_Bin[2]~I .oe_sync_reset = "none";
defparam \st_id_Bin[2]~I .operation_mode = "output";
defparam \st_id_Bin[2]~I .output_async_reset = "none";
defparam \st_id_Bin[2]~I .output_power_up = "low";
defparam \st_id_Bin[2]~I .output_register_mode = "none";
defparam \st_id_Bin[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \st_id_Bin[1]~I (
	.datain(\inst|WideOr3~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_id_Bin[1]));
// synopsys translate_off
defparam \st_id_Bin[1]~I .input_async_reset = "none";
defparam \st_id_Bin[1]~I .input_power_up = "low";
defparam \st_id_Bin[1]~I .input_register_mode = "none";
defparam \st_id_Bin[1]~I .input_sync_reset = "none";
defparam \st_id_Bin[1]~I .oe_async_reset = "none";
defparam \st_id_Bin[1]~I .oe_power_up = "low";
defparam \st_id_Bin[1]~I .oe_register_mode = "none";
defparam \st_id_Bin[1]~I .oe_sync_reset = "none";
defparam \st_id_Bin[1]~I .operation_mode = "output";
defparam \st_id_Bin[1]~I .output_async_reset = "none";
defparam \st_id_Bin[1]~I .output_power_up = "low";
defparam \st_id_Bin[1]~I .output_register_mode = "none";
defparam \st_id_Bin[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \st_id_Bin[0]~I (
	.datain(\inst|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(st_id_Bin[0]));
// synopsys translate_off
defparam \st_id_Bin[0]~I .input_async_reset = "none";
defparam \st_id_Bin[0]~I .input_power_up = "low";
defparam \st_id_Bin[0]~I .input_register_mode = "none";
defparam \st_id_Bin[0]~I .input_sync_reset = "none";
defparam \st_id_Bin[0]~I .oe_async_reset = "none";
defparam \st_id_Bin[0]~I .oe_power_up = "low";
defparam \st_id_Bin[0]~I .oe_register_mode = "none";
defparam \st_id_Bin[0]~I .oe_sync_reset = "none";
defparam \st_id_Bin[0]~I .operation_mode = "output";
defparam \st_id_Bin[0]~I .output_async_reset = "none";
defparam \st_id_Bin[0]~I .output_power_up = "low";
defparam \st_id_Bin[0]~I .output_register_mode = "none";
defparam \st_id_Bin[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[6]~I (
	.datain(\inst4|Mux0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[6]));
// synopsys translate_off
defparam \student_id[6]~I .input_async_reset = "none";
defparam \student_id[6]~I .input_power_up = "low";
defparam \student_id[6]~I .input_register_mode = "none";
defparam \student_id[6]~I .input_sync_reset = "none";
defparam \student_id[6]~I .oe_async_reset = "none";
defparam \student_id[6]~I .oe_power_up = "low";
defparam \student_id[6]~I .oe_register_mode = "none";
defparam \student_id[6]~I .oe_sync_reset = "none";
defparam \student_id[6]~I .operation_mode = "output";
defparam \student_id[6]~I .output_async_reset = "none";
defparam \student_id[6]~I .output_power_up = "low";
defparam \student_id[6]~I .output_register_mode = "none";
defparam \student_id[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[5]~I (
	.datain(\inst4|Mux1~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[5]));
// synopsys translate_off
defparam \student_id[5]~I .input_async_reset = "none";
defparam \student_id[5]~I .input_power_up = "low";
defparam \student_id[5]~I .input_register_mode = "none";
defparam \student_id[5]~I .input_sync_reset = "none";
defparam \student_id[5]~I .oe_async_reset = "none";
defparam \student_id[5]~I .oe_power_up = "low";
defparam \student_id[5]~I .oe_register_mode = "none";
defparam \student_id[5]~I .oe_sync_reset = "none";
defparam \student_id[5]~I .operation_mode = "output";
defparam \student_id[5]~I .output_async_reset = "none";
defparam \student_id[5]~I .output_power_up = "low";
defparam \student_id[5]~I .output_register_mode = "none";
defparam \student_id[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[4]~I (
	.datain(\inst4|Mux2~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[4]));
// synopsys translate_off
defparam \student_id[4]~I .input_async_reset = "none";
defparam \student_id[4]~I .input_power_up = "low";
defparam \student_id[4]~I .input_register_mode = "none";
defparam \student_id[4]~I .input_sync_reset = "none";
defparam \student_id[4]~I .oe_async_reset = "none";
defparam \student_id[4]~I .oe_power_up = "low";
defparam \student_id[4]~I .oe_register_mode = "none";
defparam \student_id[4]~I .oe_sync_reset = "none";
defparam \student_id[4]~I .operation_mode = "output";
defparam \student_id[4]~I .output_async_reset = "none";
defparam \student_id[4]~I .output_power_up = "low";
defparam \student_id[4]~I .output_register_mode = "none";
defparam \student_id[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[3]~I (
	.datain(\inst4|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[3]));
// synopsys translate_off
defparam \student_id[3]~I .input_async_reset = "none";
defparam \student_id[3]~I .input_power_up = "low";
defparam \student_id[3]~I .input_register_mode = "none";
defparam \student_id[3]~I .input_sync_reset = "none";
defparam \student_id[3]~I .oe_async_reset = "none";
defparam \student_id[3]~I .oe_power_up = "low";
defparam \student_id[3]~I .oe_register_mode = "none";
defparam \student_id[3]~I .oe_sync_reset = "none";
defparam \student_id[3]~I .operation_mode = "output";
defparam \student_id[3]~I .output_async_reset = "none";
defparam \student_id[3]~I .output_power_up = "low";
defparam \student_id[3]~I .output_register_mode = "none";
defparam \student_id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[2]~I (
	.datain(\inst4|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[2]));
// synopsys translate_off
defparam \student_id[2]~I .input_async_reset = "none";
defparam \student_id[2]~I .input_power_up = "low";
defparam \student_id[2]~I .input_register_mode = "none";
defparam \student_id[2]~I .input_sync_reset = "none";
defparam \student_id[2]~I .oe_async_reset = "none";
defparam \student_id[2]~I .oe_power_up = "low";
defparam \student_id[2]~I .oe_register_mode = "none";
defparam \student_id[2]~I .oe_sync_reset = "none";
defparam \student_id[2]~I .operation_mode = "output";
defparam \student_id[2]~I .output_async_reset = "none";
defparam \student_id[2]~I .output_power_up = "low";
defparam \student_id[2]~I .output_register_mode = "none";
defparam \student_id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[1]~I (
	.datain(\inst4|Mux5~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[1]));
// synopsys translate_off
defparam \student_id[1]~I .input_async_reset = "none";
defparam \student_id[1]~I .input_power_up = "low";
defparam \student_id[1]~I .input_register_mode = "none";
defparam \student_id[1]~I .input_sync_reset = "none";
defparam \student_id[1]~I .oe_async_reset = "none";
defparam \student_id[1]~I .oe_power_up = "low";
defparam \student_id[1]~I .oe_register_mode = "none";
defparam \student_id[1]~I .oe_sync_reset = "none";
defparam \student_id[1]~I .operation_mode = "output";
defparam \student_id[1]~I .output_async_reset = "none";
defparam \student_id[1]~I .output_power_up = "low";
defparam \student_id[1]~I .output_register_mode = "none";
defparam \student_id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \student_id[0]~I (
	.datain(!\inst4|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[0]));
// synopsys translate_off
defparam \student_id[0]~I .input_async_reset = "none";
defparam \student_id[0]~I .input_power_up = "low";
defparam \student_id[0]~I .input_register_mode = "none";
defparam \student_id[0]~I .input_sync_reset = "none";
defparam \student_id[0]~I .oe_async_reset = "none";
defparam \student_id[0]~I .oe_power_up = "low";
defparam \student_id[0]~I .oe_register_mode = "none";
defparam \student_id[0]~I .oe_sync_reset = "none";
defparam \student_id[0]~I .operation_mode = "output";
defparam \student_id[0]~I .output_async_reset = "none";
defparam \student_id[0]~I .output_power_up = "low";
defparam \student_id[0]~I .output_register_mode = "none";
defparam \student_id[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
