library ieee;
use ieee.std_logic_1164.all;

entity ROM is port(
	
);
end ROM;
architecture behavior of ROM is 
		type
begin
	
end behavior;
