---
title: åŸºç¤ç·¨ ç¬¬5aç« ï½œä»•æ§˜ç­–å®šãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šãƒ»ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆ
---

---

# ğŸ“˜ åŸºç¤ç·¨ ç¬¬5aç«  : ä»•æ§˜ç­–å®šãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šãƒ»ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆ  
**Fundamentals Chapter 5a : Specification Definition, Module Selection, and Interface Design**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/chapter5a_spec_module_if/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/chapter5a_spec_module_if) |

---

## ğŸ”„ å‰ç« ã¨ã®æ¥ç¶šï½œConnection to Previous Chapter

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|-----------|-----------|
| ç¬¬4ç« ã§ã¯ã€MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨PDKã‚’é€šã˜ã¦ã€è£½é€ å¯èƒ½ãªãƒ‡ãƒã‚¤ã‚¹ãƒ¬ãƒ™ãƒ«ã®è¨­è¨ˆåŸºç›¤ã‚’æ§‹ç¯‰ã—ã¾ã—ãŸã€‚ | In Chapter 4, we established a manufacturable device-level design foundation through MOS characteristics and PDKs. |
| æœ¬ç« ã§ã¯ã€ãã®åŸºç›¤ã‚’æ´»ç”¨ã—ã¦ã€**SoCè¨­è¨ˆã®ä¸Šæµå·¥ç¨‹ï¼ˆä»•æ§˜ç­–å®šãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šãƒ»IFè¨­è¨ˆï¼‰**ã«é€²ã¿ã¾ã™ã€‚ | In this chapter, we move to the **upstream stages of SoC design (specification, module selection, interface design)** using that foundation. |

â¡ï¸ [ğŸ“˜ **ç¬¬4ç« ï¼šMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ã¨è¨­è¨ˆåŸºç›¤**](../chapter4_mos_characteristics/README.md)  
â¡ï¸ [ğŸ“˜ **Chapter 4: MOS Characteristics and Design Infrastructure**](../chapter4_mos_characteristics/README.md) (EN)

---

## ğŸ¯ ç« ã®ã­ã‚‰ã„ï½œChapter Objectives

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|-----------|-----------|
| - SoCé–‹ç™ºã®**ä¸Šæµå·¥ç¨‹**ï¼ˆä»•æ§˜ç­–å®šãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šãƒ»ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆï¼‰ã®å…¨ä½“åƒã‚’ç†è§£ã™ã‚‹ | - Understand the **upstream stages** of SoC development: specification, module selection, and interface design |
| - IFï¼ˆã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ï¼‰ã®ç¨®é¡ã¨é¸å®šåŸºæº–ã‚’æ•´ç†ã—ã€è¨­è¨ˆåˆæœŸã«å¿…è¦ãªåˆ¤æ–­åŸºæº–ã‚’æŒã¤ | - Learn the types and selection criteria of interfaces and gain decision-making skills for early design |
| - FPGA PoCã‚„AMSæ··è¼‰è¨­è¨ˆã«æ¥ç¶šã§ãã‚‹ä»•æ§˜ç­–å®šã®è€ƒãˆæ–¹ã‚’ç¿’å¾—ã™ã‚‹ | - Acquire methods of defining specifications that connect to FPGA PoC and AMS mixed-signal design |

---

## ğŸ“š ç¯€æ§‹æˆï½œChapter Structure

| No. | ã‚»ã‚¯ã‚·ãƒ§ãƒ³åï¼ˆæ—¥æœ¬èªï¼‰ | Section Title (English) | å†…å®¹æ¦‚è¦ | é–¢é€£ä»˜éŒ² |
|-----|----------------------|-------------------------|----------|----------|
| [5a.1](5a.1_spec_process.md) | ä»•æ§˜ç­–å®šã®ãƒ—ãƒ­ã‚»ã‚¹ | Specification Process | æ©Ÿèƒ½è¦ä»¶ãƒ»æ€§èƒ½è¦ä»¶ãƒ»åˆ¶ç´„æ¡ä»¶ã®æ•´ç† | [ğŸ“ ä»˜éŒ²ï¼šä»•æ§˜æ›¸ä¾‹](appendix_5a1_spec_example.md) |
| [5a.2](5a.2_module_selection.md) | ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šã®åŸºæº–ã¨äº‹ä¾‹ | Module Selection Criteria and Examples | CPU/DSPã€ãƒ¡ãƒ¢ãƒªã€I/Oã€AMSã®é¸å®šåŸºæº– | â€” |
| [5a.3](5a.3_interface_design.md) | ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆã¨ç¨®é¡ | Interface Design and Types | å¤–éƒ¨é€šä¿¡ã€å†…éƒ¨ãƒã‚¹ã€ãƒ¡ãƒ¢ãƒªIFã€ã‚¢ãƒŠãƒ­ã‚°IFã€GPIOã€é›»æº | [ğŸ“ ä»˜éŒ²ï¼šã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹æ€§èƒ½ä¸€è¦§](appendix_5a3_interface_speed_map.md) |
| [5a.4](5a.4_linking_poc.md) | PoCã¸ã®æ¥ç¶š | Linking to PoC | FPGAã§ã®æ¤œè¨¼ãƒ•ãƒ­ãƒ¼ã¨ä¸Šæµè¨­è¨ˆã®é–¢ä¿‚ | â€” |

---

## ğŸ“ 5a.1 ä»•æ§˜ç­–å®šã®ãƒ—ãƒ­ã‚»ã‚¹ï½œSpecification Process

- **æ©Ÿèƒ½è¦ä»¶ï¼ˆFunctional Requirementsï¼‰**  
  ä¾‹ï¼šã‚»ãƒ³ã‚µä¿¡å·å‡¦ç†ã€ãƒ‡ãƒ¼ã‚¿åœ§ç¸®ã€é€šä¿¡ãƒ—ãƒ­ãƒˆã‚³ãƒ«å¯¾å¿œ  
- **æ€§èƒ½è¦ä»¶ï¼ˆPerformance Requirementsï¼‰**  
  å‡¦ç†é€Ÿåº¦ã€ã‚¹ãƒ«ãƒ¼ãƒ—ãƒƒãƒˆã€æ¶ˆè²»é›»åŠ›ã€å¿œç­”æ™‚é–“  
- **åˆ¶ç´„æ¡ä»¶ï¼ˆConstraintsï¼‰**  
  è£½é€ ãƒãƒ¼ãƒ‰ã€é›»æºé›»åœ§ç¯„å›²ã€ç’°å¢ƒæ¡ä»¶ï¼ˆæ¸©åº¦ã€æ¹¿åº¦ï¼‰ã€EMIè¦æ ¼

ğŸ“ è©³ç´°ã¯ â†’ [ä»˜éŒ²ï¼šä»•æ§˜æ›¸ä¾‹](appendix_5a1_spec_example.md)

---

## ğŸ›  5a.2 ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šã®åŸºæº–ã¨äº‹ä¾‹ï½œModule Selection Criteria and Examples

| ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« | é¸å®šåŸºæº–ä¾‹ | å‚™è€ƒ |
|------------|-----------|------|
| CPUã‚³ã‚¢ | æ€§èƒ½ã€å‘½ä»¤ã‚»ãƒƒãƒˆäº’æ›æ€§ã€ãƒ©ã‚¤ã‚»ãƒ³ã‚¹å½¢æ…‹ | RISC-V, ARM, MIPSãªã© |
| DSP | æ¼”ç®—ç²¾åº¦ã€MACæ€§èƒ½ã€æ¶ˆè²»é›»åŠ› | éŸ³å£°ãƒ»ç”»åƒå‡¦ç†å‘ã‘ |
| ãƒ¡ãƒ¢ãƒª | å®¹é‡ã€é€Ÿåº¦ã€ä½é›»åŠ›ç‰¹æ€§ | SRAM, DDR, MRAM |
| AMS | åˆ†è§£èƒ½ã€SNRã€å¸¯åŸŸå¹… | ADC, DAC, PLL, ã‚»ãƒ³ã‚µIF |

---

## ğŸ”Œ 5a.3 ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆã¨ç¨®é¡ï½œInterface Design and Types

| ç¨®é¡ | ä¾‹ | é¸å®šåŸºæº– |
|------|---|----------|
| **å¤–éƒ¨é€šä¿¡IF** | Ethernet, USB, PCIe, CAN, UART, SPI, IÂ²C | ãƒ‡ãƒ¼ã‚¿ãƒ¬ãƒ¼ãƒˆã€è¦æ ¼æº–æ‹ ã€ã‚±ãƒ¼ãƒ–ãƒ«é•· |
| **å†…éƒ¨ãƒã‚¹IF** | AMBA (AXI/AHB/APB), Wishbone, TileLink | å¸¯åŸŸå¹…ã€ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ã€IPäº’æ›æ€§ |
| **ãƒ¡ãƒ¢ãƒªIF** | DDR4/5, LPDDR, SRAM, MRAM | å®¹é‡ã€é€Ÿåº¦ã€ä½é›»åŠ›æ€§ |
| **ã‚¢ãƒŠãƒ­ã‚°IF** | ADC, DAC, LVDS, MIPI CSI/DSI | åˆ†è§£èƒ½ã€å¸¯åŸŸå¹…ã€ä¿¡å·å“è³ª |
| **åˆ¶å¾¡/GPIO** | GPIO, PWM, å‰²ã‚Šè¾¼ã¿ç·š | æœ¬æ•°ã€é§†å‹•èƒ½åŠ›ã€é›»åœ§ãƒ¬ãƒ™ãƒ« |
| **é›»æºIF** | é›»æºãƒ”ãƒ³ã€PMICã€é›»åœ§ç›£è¦– | é›»åœ§ãƒ¬ãƒ¼ãƒ«æ•°ã€ãƒªãƒƒãƒ—ãƒ«è¨±å®¹ |

ğŸ“ è©³ç´°ã¯ â†’ [ä»˜éŒ²ï¼šã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹æ€§èƒ½ä¸€è¦§](appendix_5a3_interface_speed_map.md)

---

### ğŸ“Š IFæ§‹æˆä¾‹ï¼ˆMermaidå›³ï¼‰

> **ğŸ’¡ GitHub Pagesã§ã¯Mermaidå›³ãŒç›´æ¥æç”»ã•ã‚Œãªã„å ´åˆãŒã‚ã‚Šã¾ã™ã€‚**  
> ã‚½ãƒ¼ã‚¹ã¯[ã“ã¡ã‚‰ï¼ˆGitHubè¡¨ç¤ºï¼‰](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/chapter5a_spec_module_if/README.md)ã‹ã‚‰ç¢ºèªã§ãã¾ã™ã€‚

```mermaid
flowchart LR
    A[SoC / System-on-Chip]
    A --> B[å¤–éƒ¨é€šä¿¡IF / External Communication]
    A --> C[å†…éƒ¨ãƒã‚¹IF / Internal Bus]
    A --> D[ãƒ¡ãƒ¢ãƒªIF / Memory IF]
    A --> E[ã‚¢ãƒŠãƒ­ã‚°IF / Analog IF]
    A --> F[åˆ¶å¾¡ãƒ»GPIO / Control & GPIO]
    A --> G[é›»æºIF / Power IF]
```

---

## ğŸ”— 5a.4 PoCã¸ã®æ¥ç¶šï½œLinking to PoC

- FPGAä¸Šã§**é¸å®šã—ãŸIFã‚„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’äº‹å‰æ¤œè¨¼**
- AMSã‚„FEMè§£æãŒå¿…è¦ãªå ´åˆã¯ä¸Šæµæ®µéšã§ä»•æ§˜ã«åæ˜ 
- é‡ç”£ç§»è¡Œæ™‚ã«**ä»•æ§˜å¤‰æ›´ã‚’æœ€å°åŒ–ã™ã‚‹ãŸã‚ã®ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ãƒ«ãƒ¼ãƒ—**ã‚’æ§‹ç¯‰

---

## ğŸ”œ æ¬¡ç« ã¸ã®å°å…¥ï½œLead-in to Next Chapter

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|-----------|-----------|
| ç¬¬5ç« ã§ã¯ã€æœ¬ç« ã§æ±ºå®šã—ãŸä»•æ§˜ãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ãƒ»IFã‚’ã‚‚ã¨ã«ã€RTLè¨­è¨ˆã‹ã‚‰GDSIIã¾ã§ã®SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã«é€²ã¿ã¾ã™ã€‚ | In Chapter 5, we will proceed from the specifications, modules, and IFs decided here to the SoC design flow from RTL to GDSII. |

ğŸ“ [ğŸ“˜ **ç¬¬5ç« ï¼šSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«**](../chapter5_soc_design_flow/README.md)  
ğŸ“ [ğŸ“˜ **Chapter 5: SoC Design Flows and EDA Tools**](../chapter5_soc_design_flow/README.md) (EN)

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
