<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/Diamond1.4/A/synlog/Xfr403410_A_fpga_mapper.srr</data>
<title>##### START OF TIMING REPORT #####[</title>
</report_link>
<row>
<data>Clock Name</data>
<data>Req Freq</data>
<data>Est Freq</data>
<data>Slack</data>
</row>
<row>
<data>CopyVideoTop|PinClk403</data>
<data>200.0 MHz</data>
<data>389.9 MHz</data>
<data>2.435</data>
</row>
<row>
<data>Pll125to50|CLKOP_inferred_clock</data>
<data>200.0 MHz</data>
<data>68.9 MHz</data>
<data>-9.511</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>324.4 MHz</data>
<data>1.918</data>
</row>
</report_table>
