/*
 * Instance header file for PIC32CM5112GC00100
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-07-26T17:56:39Z */
#ifndef _PIC32CMGC00_CCL0_INSTANCE_
#define _PIC32CMGC00_CCL0_INSTANCE_


/* ========== Instance Parameter definitions for CCL0 peripheral ========== */
#define CCL0_BRIDGE_ID                           (1)        /* H2PB Bridge ID */
#define CCL0_GCLK_ID                             (36)       
#define CCL0_INSTANCE_ID                         (42)       /* Instance index for CCL0 */
#define CCL0_LUT_NUM                             (4)        /* Number of LUT in a CCL */
#define CCL0_MCLK_ID_APB                         (52)       /* Index for CCL0 APB clock */
#define CCL0_PAC_ID                              (42)       /* Index for CCL0 registers write protection */
#define CCL0_PERIPH_ID                           (23)       /* H2PB Peripheral ID */

#endif /* _PIC32CMGC00_CCL0_INSTANCE_ */
