# DeepFlow configuration for NVIDIA H100 PCIe 80 GB
# specifications from the following sources:
# [NVIDIA] https://resources.nvidia.com/en-us-hopper-architecture/nvidia-h100-tensor-c
# [TePU] https://www.techpowerup.com/gpu-specs/h100-sxm5-80-gb.c3900
# [Semi] https://semianalysis.com/2025/06/23/nvidia-tensor-core-evolution-from-volta-to-blackwell/#4th-generation-tensor-core-warpgroup-level-asynchronous-mma

sw_param:
  kernel_launch_overhead: 9e-6   # (s)
  # dp_zero_stage selects ZeRO-style data-parallel sharding: 0=DDP, 1=ZeRO-1, 2=ZeRO-2, 3=ZeRO-3
  # only used if data parallelism (dp) > 1
  dp_zero_stage: 0
  precision:
    # tensor_format accepts numeric byte counts or dtype strings (fp16, bf16, fp32).
    # Take care that the number of flops defined below has been carefully tuned for FP16/BF16 formats.
    # For FP32 or other formats they need to be manually adjusted.
    # The following are equivalent: (tensor_format: 2.0, tensor_format: fp16, tensor_format: bf16).
    tensor_format: bf16  # baseline storage width for activations/gradients.
    # mixed_precision: true | false
    # -> false forces all activations/weights/gradients/optimizer states/stats to use tensor_format bytes.
    # -> true enables AMP-style FP32 accumulations/optimizer states depending on param_storage_mode.
    # if true, optimizer states and stats are always FP32.
    mixed_precision: false
    # param_storage_mode: as_tensor_format | tensor_plus_fp32_master | fp32_params.
    # -> as_tensor_format makes weights/gradients use tensor_format bytes.
    # -> tensor_plus_fp32_master makes weights/gradients use tensor_format bytes and
    #    keeps a separate FP32 master copy for weights.
    # -> fp32_params makes weights *and* gradients use FP32 bytes without a master copy.
    param_storage_mode: as_tensor_format
    # kv_cache precision may be set as bytes, dtype string, or "as_tensor_format".
    kv_cache: as_tensor_format
  h2d_bandwidth: 13297674240    # Bytes/s; set -1 to disable H2D timing

tech_param:
  core:
    operating_frequency: 1.98e9     # (Hz) GPU boost clock frequency [TePU]
    num_bundles: 132     # number of bundles (SMs) [TePU]
    nominal_flop_rate_per_mcu: 1024     # F16 FLOP / cycle / SM is 4096 [Semi]
    nominal_energy_per_flop: 1.8e-13
    num_mcu_per_bundle: 4     # number of tensorcores per SM [TePU]
    FMA_d1: 8                # tensor core can compute the results for an d1 x d2 x d1 mixed-precision matrix multiplication per clock
    FMA_d2: 4
    dataflow: best              #{wst. ast, ost, best, none}: wst: weight stationary, ast: activation stationary, ost: output stationary
    util: 0.75     #util should be 0.75 (12/16) for tensorcore
  DRAM:
    size: 80 GB     # [TePU]
    bandwidth: 3440 GB     # (/s) [TePU]
    dynamic_energy_per_bit: 4.5e-12     # (J) [https://passlab.github.io/mchpc/mchpc2019/presentations/MCHPC_Pawlowski_keynote.pdf, slide 36]
    latency: 100e-9     # (s)
    util: 1
  SRAM-L2:
    size: 50 MB     # [TePU]
    bandwidth: 8138 GB     # NCU L2 peak traffic
    dynamic_energy_per_bit: 130e-15
    latency: 0
    util: 1
  SRAM-L1:
    size: 30096 KB     # max configurable shared memory per SM * number of SMs [NVIDIA]
    bandwidth: 22392 GB     # NCU L1/TEX peak traffic
    dynamic_energy_per_bit: 130e-15
    latency: 0
    util: 1
  SRAM-R:
    size: 33 MB     # register file memory per SM * number of SMs [NVIDIA]
    bandwidth: 244 TB     # traffic for 2 reads and 1 write for GEMMs computed per clock
    dynamic_energy_per_bit: 110e-15
    latency: 0
    util: 1
  network:
    intra_node:
      latency: 5e-6
      util: 1
      bandwidth: 400 Gb
    inter_node:
      latency: 5e-6
      util: 0.96
      bandwidth: 400 Gb

system_hierarchy:
  num_devices_per_node: 1
  num_nodes: 1
  kp1_inter: false
  kp2_inter: false
  dp_inter: false
  lp_inter: false
  tp_inter: false

network_topology:
  # Allowed values: ring | fc | switch
  inter_node: ring
  intra_node: ring

memory_hierarchy:
  l0:   #Register Memory
    type: SRAM-R
    scope: mcu
  l1:   #Shared Memory
    type: SRAM-L1
    scope: mcu-bundle
  l2:   #L2
    type: SRAM-L2
    scope: global
  l3:   #Global Memory
    type: DRAM
    scope: global

scheduling_param:
  auto: false
  ### LLM PARAMS ###
  dp: 1 # data parallelism. Acts as replica count during inference
  lp: 1 # pipeline parallelism. Number of pipeline stages
  mb: 1 # micro-batches (for best results set to >= lp)
  tp: 1 # tensor parallelism
  tp_sp: true # tensor-sequence parallelism
  cp : 1 # context parallelism
  ### LSTM/GEMM LEGACY PARAMS ###
  t: CR
  kp1: 1
  kp2: 1
  kp_hidden_dim1: 1
  kp_hidden_dim2: 1
  kp_softmax_dim1: 1
  kp_softmax_dim2: 1
  kp_embedding_dim1: 1
  kp_embedding_dim2: 1
  kp_projection_dim1: 1
  kp_projection_dim2: 1
  kp_hidden_type: -1
  kp_softmax_type: -1
  kp_embedding_type: -1
  kp_projection_type: -1

execution_backend:
  model: astra # analytical | astra
  astra:
    backend: astra
    mode: hybrid  # hybrid | full_astrasim_hierarchical | full_astrasim_flattened
    collective_override:
      # Allowed values per op: auto | ring | direct | halvingDoubling | doubleBinaryTree
      # Note: leave to auto unless you have a specific reason to change it.
      all_gather: auto
      all_reduce: auto
      reduce_scatter: auto
      all_to_all: auto
    sys_options:
      endpoint_delay: 10
      active_chunks_per_dimension: 32 # Higher value means significantly slower astrasim runtime, but more accurate especially for tensor parallelism
      preferred_dataset_splits: 32 # Should be same as active_chunks_per_dimension

inference:
  kvcache_type: hbm_only
