{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577641023568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577641023568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 01:37:03 2019 " "Processing started: Mon Dec 30 01:37:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577641023568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577641023568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off End -c End " "Command: quartus_map --read_settings_files=on --write_settings_files=off End -c End" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577641023568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577641024497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end.v 7 7 " "Found 7 design units, including 7 entities, in source file end.v" { { "Info" "ISGN_ENTITY_NAME" "1 Roles " "Found entity 1: Roles" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577641024599 ""} { "Info" "ISGN_ENTITY_NAME" "2 Cactus " "Found entity 2: Cactus" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577641024599 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA " "Found entity 3: VGA" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577641024599 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR_RECEIVE " "Found entity 4: IR_RECEIVE" {  } { { "Module/IR_RECEIVE.V" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/IR_RECEIVE.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577641024599 ""} { "Info" "ISGN_ENTITY_NAME" "5 BCD_16bit " "Found entity 5: BCD_16bit" {  } { { "Module/BCD_16bit.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/BCD_16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577641024599 ""} { "Info" "ISGN_ENTITY_NAME" "6 Segment_7 " "Found entity 6: Segment_7" {  } { { "Module/Segment_7.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Segment_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577641024599 ""} { "Info" "ISGN_ENTITY_NAME" "7 End " "Found entity 7: End" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577641024599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577641024599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N VGA.v(29) " "Verilog HDL Implicit Net warning at VGA.v(29): created implicit net for \"VGA_SYNC_N\"" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577641024602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "End " "Elaborating entity \"End\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577641024720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 End.v(17) " "Verilog HDL assignment warning at End.v(17): truncated value with size 32 to match size of target (1)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641024748 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 End.v(49) " "Verilog HDL assignment warning at End.v(49): truncated value with size 32 to match size of target (22)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641024749 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 End.v(139) " "Verilog HDL assignment warning at End.v(139): truncated value with size 32 to match size of target (16)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641024803 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 End.v(184) " "Verilog HDL assignment warning at End.v(184): truncated value with size 32 to match size of target (1)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641024806 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 End.v(192) " "Verilog HDL assignment warning at End.v(192): truncated value with size 32 to match size of target (10)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641024806 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 End.v(193) " "Verilog HDL assignment warning at End.v(193): truncated value with size 32 to match size of target (10)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641024807 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 End.v(220) " "Verilog HDL assignment warning at End.v(220): truncated value with size 32 to match size of target (4)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641024807 "|End"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 End.v(221) " "Verilog HDL assignment warning at End.v(221): truncated value with size 32 to match size of target (4)" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641024808 "|End"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga_ " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga_\"" {  } { { "End.v" "vga_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577641025314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_SYNC_N VGA.v(29) " "Verilog HDL or VHDL warning at VGA.v(29): object \"VGA_SYNC_N\" assigned a value but never read" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577641025330 "|End|VGA:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA.v(52) " "Verilog HDL assignment warning at VGA.v(52): truncated value with size 32 to match size of target (13)" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641025330 "|End|VGA:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA.v(74) " "Verilog HDL assignment warning at VGA.v(74): truncated value with size 32 to match size of target (13)" {  } { { "Module/VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/VGA.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641025330 "|End|VGA:vga_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE IR_RECEIVE:IR_1 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"IR_RECEIVE:IR_1\"" {  } { { "End.v" "IR_1" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577641025352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_16bit BCD_16bit:bcd_16bit " "Elaborating entity \"BCD_16bit\" for hierarchy \"BCD_16bit:bcd_16bit\"" {  } { { "End.v" "bcd_16bit" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577641025383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 BCD_16bit.v(27) " "Verilog HDL assignment warning at BCD_16bit.v(27): truncated value with size 4 to match size of target (1)" {  } { { "Module/BCD_16bit.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/BCD_16bit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641025399 "|End|BCD_16bit:bcd_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_7 Segment_7:hex_0 " "Elaborating entity \"Segment_7\" for hierarchy \"Segment_7:hex_0\"" {  } { { "End.v" "hex_0" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577641025415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Roles Roles:roles_ " "Elaborating entity \"Roles\" for hierarchy \"Roles:roles_\"" {  } { { "End.v" "roles_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577641025446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Roles.v(26) " "Verilog HDL assignment warning at Roles.v(26): truncated value with size 32 to match size of target (10)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641025446 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Roles.v(31) " "Verilog HDL assignment warning at Roles.v(31): truncated value with size 32 to match size of target (8)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641025446 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Roles.v(33) " "Verilog HDL assignment warning at Roles.v(33): truncated value with size 32 to match size of target (10)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641025446 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Roles.v(34) " "Verilog HDL assignment warning at Roles.v(34): truncated value with size 32 to match size of target (8)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641025446 "|End|Roles:roles_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Point_X Roles.v(23) " "Verilog HDL Always Construct warning at Roles.v(23): inferring latch(es) for variable \"Point_X\", which holds its previous value in one or more paths through the always construct" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577641025446 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[0\] Roles.v(23) " "Inferred latch for \"Point_X\[0\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[1\] Roles.v(23) " "Inferred latch for \"Point_X\[1\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[2\] Roles.v(23) " "Inferred latch for \"Point_X\[2\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[3\] Roles.v(23) " "Inferred latch for \"Point_X\[3\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[4\] Roles.v(23) " "Inferred latch for \"Point_X\[4\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[5\] Roles.v(23) " "Inferred latch for \"Point_X\[5\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[6\] Roles.v(23) " "Inferred latch for \"Point_X\[6\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[7\] Roles.v(23) " "Inferred latch for \"Point_X\[7\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[8\] Roles.v(23) " "Inferred latch for \"Point_X\[8\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_X\[9\] Roles.v(23) " "Inferred latch for \"Point_X\[9\]\" at Roles.v(23)" {  } { { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025452 "|End|Roles:roles_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cactus Cactus:Cactus_ " "Elaborating entity \"Cactus\" for hierarchy \"Cactus:Cactus_\"" {  } { { "End.v" "Cactus_" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577641025468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Cactus.v(16) " "Verilog HDL assignment warning at Cactus.v(16): truncated value with size 32 to match size of target (10)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Cactus.v(18) " "Verilog HDL assignment warning at Cactus.v(18): truncated value with size 32 to match size of target (10)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Point_Y Cactus.v(13) " "Verilog HDL Always Construct warning at Cactus.v(13): inferring latch(es) for variable \"Point_Y\", which holds its previous value in one or more paths through the always construct" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[0\] Cactus.v(13) " "Inferred latch for \"Point_Y\[0\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[1\] Cactus.v(13) " "Inferred latch for \"Point_Y\[1\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[2\] Cactus.v(13) " "Inferred latch for \"Point_Y\[2\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[3\] Cactus.v(13) " "Inferred latch for \"Point_Y\[3\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[4\] Cactus.v(13) " "Inferred latch for \"Point_Y\[4\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[5\] Cactus.v(13) " "Inferred latch for \"Point_Y\[5\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[6\] Cactus.v(13) " "Inferred latch for \"Point_Y\[6\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[7\] Cactus.v(13) " "Inferred latch for \"Point_Y\[7\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[8\] Cactus.v(13) " "Inferred latch for \"Point_Y\[8\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Point_Y\[9\] Cactus.v(13) " "Inferred latch for \"Point_Y\[9\]\" at Cactus.v(13)" {  } { { "Module/Cactus.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Cactus.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577641025468 "|End|Cactus:Cactus_"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 219 -1 0 } } { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 118 -1 0 } } { "Module/Roles.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/Module/Roles.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1577641028628 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1577641028629 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "End.v" "" { Text "D:/Code/school/Sophomore/verilog2/End/End.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577641029603 "|End|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577641029603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1577641029832 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577641032752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577641033017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577641033017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1199 " "Implemented 1199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577641033234 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577641033234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1134 " "Implemented 1134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577641033234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577641033234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577641033303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 01:37:13 2019 " "Processing ended: Mon Dec 30 01:37:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577641033303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577641033303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577641033303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577641033303 ""}
