Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 20 10:29:34 2023
| Host         : DESKTOP-SR9AIC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_div_timing_summary_routed.rpt -pb sintesis_div_timing_summary_routed.pb -rpx sintesis_div_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_div
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (14)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: divInstance/my_controller/FSM_sequential_STATE_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divInstance/my_controller/FSM_sequential_STATE_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.674        0.000                      0                  110        0.212        0.000                      0                  110        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.674        0.000                      0                  110        0.212        0.000                      0                  110        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.713ns (34.815%)  route 3.207ns (65.185%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.163     6.757    divInstance/my_controller/Q[0]
    SLICE_X11Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.881 r  divInstance/my_controller/salida_mux_pin0_carry_i_1/O
                         net (fo=10, routed)          0.855     7.736    divInstance/my_datapath/regDividend/salida_mux_pin0_carry
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.860 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.860    divInstance/my_datapath/regDividend_n_14
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  divInstance/my_datapath/salida_mux_pin0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    divInstance/my_datapath/salida_mux_pin0_carry__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.483 r  divInstance/my_datapath/salida_mux_pin0_carry__1/O[0]
                         net (fo=2, routed)           0.611     9.094    divInstance/my_controller/op_c_unsigned[8]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.324     9.418 r  divInstance/my_controller/cambio[8]_i_2/O
                         net (fo=1, routed)           0.579     9.996    divInstance/my_datapath/regDivisor/cambio_reg[8]_0[0]
    SLICE_X11Y21         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439    14.780    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)       -0.334    14.671    divInstance/my_datapath/regDivisor/cambio_reg[8]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.859ns (41.847%)  route 2.583ns (58.153%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.163     6.757    divInstance/my_controller/Q[0]
    SLICE_X11Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.881 r  divInstance/my_controller/salida_mux_pin0_carry_i_1/O
                         net (fo=10, routed)          0.562     7.444    divInstance/my_datapath/cambio_reg[3]
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.024 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.024    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.358 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[1]
                         net (fo=2, routed)           0.858     9.216    divInstance/my_datapath/regDivisor/op_c_unsigned[5]
    SLICE_X12Y20         LUT5 (Prop_lut5_I1_O)        0.303     9.519 r  divInstance/my_datapath/regDivisor/cambio[5]_i_1/O
                         net (fo=1, routed)           0.000     9.519    divInstance/my_datapath/regDivisor/p_1_in[5]
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439    14.780    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[5]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.077    15.096    divInstance/my_datapath/regDivisor/cambio_reg[5]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDividend/S_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.688ns (39.107%)  route 2.628ns (60.893%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.163     6.757    divInstance/my_controller/Q[0]
    SLICE_X11Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.881 r  divInstance/my_controller/salida_mux_pin0_carry_i_1/O
                         net (fo=10, routed)          0.855     7.736    divInstance/my_datapath/regDividend/salida_mux_pin0_carry
    SLICE_X11Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.860 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.860    divInstance/my_datapath/regDividend_n_14
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  divInstance/my_datapath/salida_mux_pin0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    divInstance/my_datapath/salida_mux_pin0_carry__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.483 r  divInstance/my_datapath/salida_mux_pin0_carry__1/O[0]
                         net (fo=2, routed)           0.611     9.094    divInstance/my_controller/op_c_unsigned[8]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.299     9.393 r  divInstance/my_controller/S[8]_i_2/O
                         net (fo=1, routed)           0.000     9.393    divInstance/my_datapath/regDividend/S_reg[8]_1[8]
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440    14.781    divInstance/my_datapath/regDividend/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[8]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.079    15.085    divInstance/my_datapath/regDividend/S_reg[8]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDividend/S_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.841ns (42.902%)  route 2.450ns (57.098%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.163     6.757    divInstance/my_controller/Q[0]
    SLICE_X11Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.881 r  divInstance/my_controller/salida_mux_pin0_carry_i_1/O
                         net (fo=10, routed)          0.562     7.444    divInstance/my_datapath/cambio_reg[3]
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.024 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.024    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.337 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[3]
                         net (fo=2, routed)           0.725     9.061    divInstance/my_controller/op_c_unsigned[7]
    SLICE_X10Y20         LUT5 (Prop_lut5_I4_O)        0.306     9.367 r  divInstance/my_controller/S[7]_i_1/O
                         net (fo=1, routed)           0.000     9.367    divInstance/my_datapath/regDividend/S_reg[8]_1[7]
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440    14.781    divInstance/my_datapath/regDividend/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[7]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.079    15.085    divInstance/my_datapath/regDividend/S_reg[7]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regK/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.996ns (23.945%)  route 3.164ns (76.055%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.637     7.231    divInstance/my_controller/Q[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.152     7.383 f  divInstance/my_controller/cambio[7]_i_2/O
                         net (fo=13, routed)          1.527     8.910    divInstance/my_datapath/regK/cnt_reg[8]_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I0_O)        0.326     9.236 r  divInstance/my_datapath/regK/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.236    divInstance/my_datapath/regK/p_0_in[2]
    SLICE_X9Y21          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.438    14.779    divInstance/my_datapath/regK/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.029    15.033    divInstance/my_datapath/regK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regK/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.024ns (24.453%)  route 3.164ns (75.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.637     7.231    divInstance/my_controller/Q[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.152     7.383 f  divInstance/my_controller/cambio[7]_i_2/O
                         net (fo=13, routed)          1.527     8.910    divInstance/my_datapath/regK/cnt_reg[8]_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I4_O)        0.354     9.264 r  divInstance/my_datapath/regK/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.264    divInstance/my_datapath/regK/p_0_in[3]
    SLICE_X9Y21          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.438    14.779    divInstance/my_datapath/regK/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.075    15.079    divInstance/my_datapath/regK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.763ns (42.062%)  route 2.428ns (57.938%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.163     6.757    divInstance/my_controller/Q[0]
    SLICE_X11Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.881 r  divInstance/my_controller/salida_mux_pin0_carry_i_1/O
                         net (fo=10, routed)          0.562     7.444    divInstance/my_datapath/cambio_reg[3]
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.024 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.024    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.263 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[2]
                         net (fo=2, routed)           0.703     8.966    divInstance/my_datapath/regDivisor/op_c_unsigned[6]
    SLICE_X12Y20         LUT5 (Prop_lut5_I1_O)        0.302     9.268 r  divInstance/my_datapath/regDivisor/cambio[6]_i_1/O
                         net (fo=1, routed)           0.000     9.268    divInstance/my_datapath/regDivisor/p_1_in[6]
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439    14.780    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[6]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.081    15.100    divInstance/my_datapath/regDivisor/cambio_reg[6]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.743ns (42.546%)  route 2.354ns (57.454%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.163     6.757    divInstance/my_controller/Q[0]
    SLICE_X11Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.881 r  divInstance/my_controller/salida_mux_pin0_carry_i_1/O
                         net (fo=10, routed)          0.562     7.444    divInstance/my_datapath/cambio_reg[3]
    SLICE_X11Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.024 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.024    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.246 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[0]
                         net (fo=2, routed)           0.628     8.874    divInstance/my_datapath/regDivisor/op_c_unsigned[4]
    SLICE_X12Y20         LUT5 (Prop_lut5_I1_O)        0.299     9.173 r  divInstance/my_datapath/regDivisor/cambio[4]_i_1/O
                         net (fo=1, routed)           0.000     9.173    divInstance/my_datapath/regDivisor/p_1_in[4]
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439    14.780    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[4]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.079    15.098    divInstance/my_datapath/regDivisor/cambio_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.712ns (42.293%)  route 2.336ns (57.707%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.163     6.757    divInstance/my_controller/Q[0]
    SLICE_X11Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.881 r  divInstance/my_controller/salida_mux_pin0_carry_i_1/O
                         net (fo=10, routed)          0.448     7.329    divInstance/my_datapath/regDividend/salida_mux_pin0_carry
    SLICE_X11Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.453    divInstance/my_datapath/regDividend_n_12
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.093 r  divInstance/my_datapath/salida_mux_pin0_carry/O[3]
                         net (fo=2, routed)           0.725     8.818    divInstance/my_datapath/regDivisor/op_c_unsigned[3]
    SLICE_X10Y19         LUT4 (Prop_lut4_I3_O)        0.306     9.124 r  divInstance/my_datapath/regDivisor/cambio[3]_i_1/O
                         net (fo=1, routed)           0.000     9.124    divInstance/my_datapath/regDivisor/p_1_in[3]
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440    14.781    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)        0.079    15.085    divInstance/my_datapath/regDivisor/cambio_reg[3]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regK/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.996ns (24.885%)  route 3.006ns (75.115%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  divInstance/my_controller/FSM_sequential_STATE_reg[1]/Q
                         net (fo=34, routed)          1.637     7.231    divInstance/my_controller/Q[0]
    SLICE_X9Y19          LUT4 (Prop_lut4_I3_O)        0.152     7.383 f  divInstance/my_controller/cambio[7]_i_2/O
                         net (fo=13, routed)          1.369     8.753    divInstance/my_datapath/regK/cnt_reg[8]_0
    SLICE_X10Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.079 r  divInstance/my_datapath/regK/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.079    divInstance/my_datapath/regK/p_0_in[7]
    SLICE_X10Y21         FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439    14.780    divInstance/my_datapath/regK/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y21         FDRE (Setup_fdre_C_D)        0.081    15.086    divInstance/my_datapath/regK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  6.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 divInstance/my_datapath/regDivisor/cambio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.789%)  route 0.124ns (37.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.441    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  divInstance/my_datapath/regDivisor/cambio_reg[1]/Q
                         net (fo=2, routed)           0.124     1.729    divInstance/my_datapath/regDivisor/Q[1]
    SLICE_X10Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  divInstance/my_datapath/regDivisor/cambio[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    divInstance/my_datapath/regDivisor/p_1_in[0]
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.121     1.562    divInstance/my_datapath/regDivisor/cambio_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 divInstance/my_datapath/regK/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regK/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.531%)  route 0.137ns (42.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.441    divInstance/my_datapath/regK/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  divInstance/my_datapath/regK/cnt_reg[1]/Q
                         net (fo=7, routed)           0.137     1.719    divInstance/my_datapath/regK/cnt_reg[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  divInstance/my_datapath/regK/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.764    divInstance/my_datapath/regK/p_0_in[4]
    SLICE_X9Y20          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    divInstance/my_datapath/regK/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[4]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.092     1.546    divInstance/my_datapath/regK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 divInstance/my_datapath/regK/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.996%)  route 0.135ns (42.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.441    divInstance/my_datapath/regK/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  divInstance/my_datapath/regK/cnt_reg[1]/Q
                         net (fo=7, routed)           0.135     1.717    divInstance/my_datapath/regK/cnt_reg[1]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.762 r  divInstance/my_datapath/regK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    divInstance/my_datapath/regK/p_0_in[1]
    SLICE_X9Y19          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    divInstance/my_datapath/regK/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.092     1.533    divInstance/my_datapath/regK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 divInstance/my_datapath/regDivisor/cambio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.967%)  route 0.178ns (46.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.557     1.440    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  divInstance/my_datapath/regDivisor/cambio_reg[4]/Q
                         net (fo=2, routed)           0.178     1.782    divInstance/my_datapath/regDivisor/Q[4]
    SLICE_X10Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.827 r  divInstance/my_datapath/regDivisor/cambio[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    divInstance/my_datapath/regDivisor/p_1_in[3]
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[3]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.121     1.596    divInstance/my_datapath/regDivisor/cambio_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDividend/S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.795%)  route 0.211ns (53.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.559     1.442    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  divInstance/my_controller/FSM_sequential_STATE_reg[0]/Q
                         net (fo=29, routed)          0.211     1.795    divInstance/my_controller/STATE[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.840 r  divInstance/my_controller/S[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    divInstance/my_datapath/regDividend/S_reg[8]_1[0]
    SLICE_X10Y18         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.827     1.954    divInstance/my_datapath/regDividend/clk_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[0]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.121     1.597    divInstance/my_datapath/regDividend/S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.559     1.442    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  conv_7segInstance/contador_refresco_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  conv_7segInstance/contador_refresco_reg[6]/Q
                         net (fo=1, routed)           0.114     1.721    conv_7segInstance/contador_refresco_reg_n_0_[6]
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  conv_7segInstance/contador_refresco_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    conv_7segInstance/contador_refresco_reg[4]_i_1_n_5
    SLICE_X14Y18         FDRE                                         r  conv_7segInstance/contador_refresco_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.827     1.954    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  conv_7segInstance/contador_refresco_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X14Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    conv_7segInstance/contador_refresco_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.441    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  conv_7segInstance/contador_refresco_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  conv_7segInstance/contador_refresco_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    conv_7segInstance/contador_refresco_reg_n_0_[10]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  conv_7segInstance/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    conv_7segInstance/contador_refresco_reg[8]_i_1_n_5
    SLICE_X14Y19         FDRE                                         r  conv_7segInstance/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  conv_7segInstance/contador_refresco_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    conv_7segInstance/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.557     1.440    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  conv_7segInstance/contador_refresco_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  conv_7segInstance/contador_refresco_reg[14]/Q
                         net (fo=1, routed)           0.114     1.719    conv_7segInstance/contador_refresco_reg_n_0_[14]
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  conv_7segInstance/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    conv_7segInstance/contador_refresco_reg[12]_i_1_n_5
    SLICE_X14Y20         FDRE                                         r  conv_7segInstance/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  conv_7segInstance/contador_refresco_reg[14]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    conv_7segInstance/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.443    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  conv_7segInstance/contador_refresco_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  conv_7segInstance/contador_refresco_reg[2]/Q
                         net (fo=1, routed)           0.114     1.722    conv_7segInstance/contador_refresco_reg_n_0_[2]
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  conv_7segInstance/contador_refresco_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    conv_7segInstance/contador_refresco_reg[0]_i_1_n_5
    SLICE_X14Y17         FDRE                                         r  conv_7segInstance/contador_refresco_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.955    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  conv_7segInstance/contador_refresco_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.134     1.577    conv_7segInstance/contador_refresco_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divInstance/my_datapath/regDivisor/cambio_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.514%)  route 0.205ns (52.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.556     1.439    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  divInstance/my_datapath/regDivisor/cambio_reg[8]/Q
                         net (fo=2, routed)           0.205     1.786    divInstance/my_datapath/regDivisor/Q[8]
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  divInstance/my_datapath/regDivisor/cambio[7]_i_1/O
                         net (fo=1, routed)           0.000     1.831    divInstance/my_datapath/regDivisor/p_1_in[7]
    SLICE_X9Y20          FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[7]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.091     1.565    divInstance/my_datapath/regDivisor/cambio_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y17   conv_7segInstance/contador_refresco_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y21   conv_7segInstance/contador_refresco_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y21   conv_7segInstance/contador_refresco_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y17   conv_7segInstance/contador_refresco_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y17   conv_7segInstance/contador_refresco_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y17   conv_7segInstance/contador_refresco_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y17   conv_7segInstance/contador_refresco_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   conv_7segInstance/contador_refresco_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   conv_7segInstance/contador_refresco_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divInstance/my_controller/fin_reg/G
                            (positive level-sensitive latch)
  Destination:            fin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 4.146ns (44.660%)  route 5.138ns (55.340%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         LDCE                         0.000     0.000 r  divInstance/my_controller/fin_reg/G
    SLICE_X12Y18         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  divInstance/my_controller/fin_reg/Q
                         net (fo=1, routed)           5.138     5.763    fin_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.284 r  fin_OBUF_inst/O
                         net (fo=0)                   0.000     9.284    fin
    L1                                                                r  fin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divInstance/my_controller/fin_reg/G
                            (positive level-sensitive latch)
  Destination:            fin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.393ns  (logic 1.400ns (41.269%)  route 1.993ns (58.731%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         LDCE                         0.000     0.000 r  divInstance/my_controller/fin_reg/G
    SLICE_X12Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divInstance/my_controller/fin_reg/Q
                         net (fo=1, routed)           1.993     2.171    fin_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.393 r  fin_OBUF_inst/O
                         net (fo=0)                   0.000     3.393    fin
    L1                                                                r  fin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.682ns  (logic 4.531ns (46.797%)  route 5.151ns (53.203%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  conv_7segInstance/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  conv_7segInstance/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          0.828     6.422    conv_7segInstance/L[19]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.574 f  conv_7segInstance/s_display_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.186     7.760    divInstance/my_datapath/regq/s_display_OBUF[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.086 r  divInstance/my_datapath/regq/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.138    11.224    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.759 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.759    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.591ns  (logic 4.516ns (47.087%)  route 5.075ns (52.913%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  conv_7segInstance/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  conv_7segInstance/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          0.828     6.422    conv_7segInstance/L[19]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.574 f  conv_7segInstance/s_display_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.188     7.762    divInstance/my_datapath/regq/s_display_OBUF[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.088 r  divInstance/my_datapath/regq/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.059    11.147    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.667 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.667    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.529ns  (logic 4.208ns (44.163%)  route 5.321ns (55.837%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.558     5.079    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  divInstance/my_datapath/regq/mov_reg[4]/Q
                         net (fo=8, routed)           1.313     6.848    divInstance/my_datapath/regq/Q[4]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.972 r  divInstance/my_datapath/regq/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.806     7.778    divInstance/my_datapath/regq/display_OBUF[5]_inst_i_2_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.902 r  divInstance/my_datapath/regq/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.202    11.104    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.608 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.608    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.387ns  (logic 4.532ns (48.276%)  route 4.855ns (51.724%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  conv_7segInstance/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  conv_7segInstance/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          0.828     6.422    conv_7segInstance/L[19]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.574 f  conv_7segInstance/s_display_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.027     7.601    divInstance/my_datapath/regq/s_display_OBUF[0]
    SLICE_X15Y22         LUT6 (Prop_lut6_I4_O)        0.326     7.927 r  divInstance/my_datapath/regq/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.001    10.928    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.463 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.463    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.349ns  (logic 4.297ns (45.969%)  route 5.051ns (54.031%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  conv_7segInstance/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  conv_7segInstance/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          0.828     6.422    conv_7segInstance/L[19]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.546 r  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.842     7.388    divInstance/my_datapath/regq/s_display_OBUF[1]
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.512 r  divInstance/my_datapath/regq/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.381    10.893    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.425 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.425    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.929ns  (logic 4.351ns (48.723%)  route 4.579ns (51.277%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.557     5.078    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  divInstance/my_datapath/regq/mov_reg[3]/Q
                         net (fo=8, routed)           1.022     6.520    divInstance/my_datapath/regq/Q[3]
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.297     6.817 r  divInstance/my_datapath/regq/display_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.417     7.234    divInstance/my_datapath/regq/display_OBUF[0]_inst_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.358 r  divInstance/my_datapath/regq/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.139    10.497    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.008 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.008    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.829ns  (logic 4.369ns (49.489%)  route 4.459ns (50.511%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.557     5.078    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  divInstance/my_datapath/regq/mov_reg[3]/Q
                         net (fo=8, routed)           1.020     6.518    divInstance/my_datapath/regq/Q[3]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.297     6.815 r  divInstance/my_datapath/regq/display_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.426     7.241    divInstance/my_datapath/regq/display_OBUF[1]_inst_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.365 r  divInstance/my_datapath/regq/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.013    10.378    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.907 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.907    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 4.375ns (50.836%)  route 4.231ns (49.164%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  conv_7segInstance/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  conv_7segInstance/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          0.828     6.422    conv_7segInstance/L[19]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.152     6.574 r  conv_7segInstance/s_display_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           3.403     9.977    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.682 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.682    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.377ns  (logic 4.141ns (49.432%)  route 4.236ns (50.568%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  conv_7segInstance/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  conv_7segInstance/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          0.828     6.422    conv_7segInstance/L[19]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.546 r  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.409     9.955    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.454 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.454    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.260ns  (logic 4.388ns (53.130%)  route 3.871ns (46.870%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.555     5.076    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=12, routed)          0.984     6.578    conv_7segInstance/L[18]
    SLICE_X15Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.730 r  conv_7segInstance/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.887     9.618    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.336 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.336    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_controller/control_aux_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.209ns (30.964%)  route 0.466ns (69.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.443    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=34, routed)          0.271     1.878    divInstance/my_controller/Q[1]
    SLICE_X12Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.923 r  divInstance/my_controller/control_aux_reg[10]_i_1/O
                         net (fo=2, routed)           0.195     2.118    divInstance/my_controller/control_aux_reg[10]_i_1_n_0
    SLICE_X12Y19         LDCE                                         r  divInstance/my_controller/control_aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_controller/fin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.207ns (30.280%)  route 0.477ns (69.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.441    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 f  divInstance/my_controller/FSM_sequential_STATE_reg[3]/Q
                         net (fo=13, routed)          0.357     1.962    divInstance/my_controller/STATE[3]
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.043     2.005 r  divInstance/my_controller/fin_reg_i_1/O
                         net (fo=1, routed)           0.119     2.125    divInstance/my_controller/fin_reg_i_1_n_0
    SLICE_X12Y18         LDCE                                         r  divInstance/my_controller/fin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.351ns (72.186%)  route 0.520ns (27.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.559     1.442    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  divInstance/my_datapath/regq/mov_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.520     2.104    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.313 r  cociente_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.313    cociente[4]
    W18                                                               r  cociente[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.343ns (70.330%)  route 0.567ns (29.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.441    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  divInstance/my_datapath/regq/mov_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.567     2.149    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.351 r  cociente_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.351    cociente[2]
    U19                                                               r  cociente[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.391ns (72.631%)  route 0.524ns (27.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.558     1.441    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  divInstance/my_datapath/regq/mov_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.524     2.093    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.263     3.356 r  cociente_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.356    cociente[3]
    V19                                                               r  cociente[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.347ns (65.806%)  route 0.700ns (34.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.443    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  divInstance/my_datapath/regq/mov_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.700     2.284    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.490 r  cociente_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.490    cociente[0]
    U16                                                               r  cociente[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.357ns (66.246%)  route 0.691ns (33.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.443    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  divInstance/my_datapath/regq/mov_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.691     2.275    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.491 r  cociente_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.491    cociente[5]
    U15                                                               r  cociente[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.348ns (63.986%)  route 0.759ns (36.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.443    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  divInstance/my_datapath/regq/mov_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.759     2.343    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.550 r  cociente_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.550    cociente[6]
    U14                                                               r  cociente[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.383ns (63.871%)  route 0.782ns (36.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.559     1.442    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  divInstance/my_datapath/regq/mov_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.782     2.352    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.607 r  cociente_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.607    cociente[7]
    V14                                                               r  cociente[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/regq/mov_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.372ns (59.753%)  route 0.924ns (40.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.557     1.440    divInstance/my_datapath/regq/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  divInstance/my_datapath/regq/mov_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  divInstance/my_datapath/regq/mov_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.924     2.505    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.736 r  cociente_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.736    cociente[1]
    E19                                                               r  cociente[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.898ns  (logic 2.649ns (33.537%)  route 5.249ns (66.463%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.163 r  divInstance/my_datapath/salida_mux_pin0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.163    divInstance/my_datapath/salida_mux_pin0_carry__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.385 r  divInstance/my_datapath/salida_mux_pin0_carry__1/O[0]
                         net (fo=2, routed)           0.611     6.995    divInstance/my_controller/op_c_unsigned[8]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.324     7.319 r  divInstance/my_controller/cambio[8]_i_2/O
                         net (fo=1, routed)           0.579     7.898    divInstance/my_datapath/regDivisor/cambio_reg[8]_0[0]
    SLICE_X11Y21         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439     4.780    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[8]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.544ns  (logic 2.626ns (34.808%)  route 4.918ns (65.192%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.383 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[1]
                         net (fo=2, routed)           0.858     7.241    divInstance/my_datapath/regDivisor/op_c_unsigned[5]
    SLICE_X12Y20         LUT5 (Prop_lut5_I1_O)        0.303     7.544 r  divInstance/my_datapath/regDivisor/cambio[5]_i_1/O
                         net (fo=1, routed)           0.000     7.544    divInstance/my_datapath/regDivisor/p_1_in[5]
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439     4.780    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[5]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDividend/S_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.393ns  (logic 2.608ns (35.276%)  route 4.785ns (64.724%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.362 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[3]
                         net (fo=2, routed)           0.725     7.087    divInstance/my_controller/op_c_unsigned[7]
    SLICE_X10Y20         LUT5 (Prop_lut5_I4_O)        0.306     7.393 r  divInstance/my_controller/S[7]_i_1/O
                         net (fo=1, routed)           0.000     7.393    divInstance/my_datapath/regDividend/S_reg[8]_1[7]
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440     4.781    divInstance/my_datapath/regDividend/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[7]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDividend/S_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.294ns  (logic 2.624ns (35.970%)  route 4.671ns (64.030%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.163 r  divInstance/my_datapath/salida_mux_pin0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.163    divInstance/my_datapath/salida_mux_pin0_carry__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.385 r  divInstance/my_datapath/salida_mux_pin0_carry__1/O[0]
                         net (fo=2, routed)           0.611     6.995    divInstance/my_controller/op_c_unsigned[8]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.294 r  divInstance/my_controller/S[8]_i_2/O
                         net (fo=1, routed)           0.000     7.294    divInstance/my_datapath/regDividend/S_reg[8]_1[8]
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440     4.781    divInstance/my_datapath/regDividend/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[8]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.293ns  (logic 2.530ns (34.689%)  route 4.763ns (65.311%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.288 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[2]
                         net (fo=2, routed)           0.703     6.991    divInstance/my_datapath/regDivisor/op_c_unsigned[6]
    SLICE_X12Y20         LUT5 (Prop_lut5_I1_O)        0.302     7.293 r  divInstance/my_datapath/regDivisor/cambio[6]_i_1/O
                         net (fo=1, routed)           0.000     7.293    divInstance/my_datapath/regDivisor/p_1_in[6]
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439     4.780    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[6]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.198ns  (logic 2.510ns (34.867%)  route 4.688ns (65.133%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.271 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[0]
                         net (fo=2, routed)           0.628     6.899    divInstance/my_datapath/regDivisor/op_c_unsigned[4]
    SLICE_X12Y20         LUT5 (Prop_lut5_I1_O)        0.299     7.198 r  divInstance/my_datapath/regDivisor/cambio[4]_i_1/O
                         net (fo=1, routed)           0.000     7.198    divInstance/my_datapath/regDivisor/p_1_in[4]
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439     4.780    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[4]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDividend/S_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.056ns  (logic 2.626ns (37.212%)  route 4.431ns (62.788%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.383 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[1]
                         net (fo=2, routed)           0.371     6.753    divInstance/my_controller/op_c_unsigned[5]
    SLICE_X10Y20         LUT5 (Prop_lut5_I4_O)        0.303     7.056 r  divInstance/my_controller/S[5]_i_1/O
                         net (fo=1, routed)           0.000     7.056    divInstance/my_datapath/regDividend/S_reg[8]_1[5]
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440     4.781    divInstance/my_datapath/regDividend/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[5]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDividend/S_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.018ns  (logic 2.530ns (36.047%)  route 4.488ns (63.953%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.288 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[2]
                         net (fo=2, routed)           0.428     6.716    divInstance/my_controller/op_c_unsigned[6]
    SLICE_X11Y18         LUT5 (Prop_lut5_I4_O)        0.302     7.018 r  divInstance/my_controller/S[6]_i_1/O
                         net (fo=1, routed)           0.000     7.018    divInstance/my_datapath/regDividend/S_reg[8]_1[6]
    SLICE_X11Y18         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.441     4.782    divInstance/my_datapath/regDividend/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[6]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDividend/S_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 2.510ns (35.781%)  route 4.504ns (64.218%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.271 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[0]
                         net (fo=2, routed)           0.445     6.715    divInstance/my_controller/op_c_unsigned[4]
    SLICE_X10Y20         LUT5 (Prop_lut5_I4_O)        0.299     7.014 r  divInstance/my_controller/S[4]_i_1/O
                         net (fo=1, routed)           0.000     7.014    divInstance/my_datapath/regDividend/S_reg[8]_1[4]
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.440     4.781    divInstance/my_datapath/regDividend/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/regDividend/S_reg[4]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.988ns  (logic 2.608ns (37.320%)  route 4.380ns (62.680%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=2, routed)           4.060     5.524    divInstance/my_datapath/regDividend/divisor_IBUF[3]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.648 r  divInstance/my_datapath/regDividend/salida_mux_pin0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.648    divInstance/my_datapath/regDividend_n_10
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.049 r  divInstance/my_datapath/salida_mux_pin0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    divInstance/my_datapath/salida_mux_pin0_carry_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.362 r  divInstance/my_datapath/salida_mux_pin0_carry__0/O[3]
                         net (fo=2, routed)           0.320     6.682    divInstance/my_datapath/regDivisor/op_c_unsigned[7]
    SLICE_X9Y20          LUT5 (Prop_lut5_I1_O)        0.306     6.988 r  divInstance/my_datapath/regDivisor/cambio[7]_i_1/O
                         net (fo=1, routed)           0.000     6.988    divInstance/my_datapath/regDivisor/p_1_in[7]
    SLICE_X9Y20          FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.439     4.780    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divInstance/my_controller/control_aux_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.223ns (55.688%)  route 0.177ns (44.312%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         LDCE                         0.000     0.000 r  divInstance/my_controller/control_aux_reg[10]/G
    SLICE_X12Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divInstance/my_controller/control_aux_reg[10]/Q
                         net (fo=26, routed)          0.177     0.355    divInstance/my_datapath/regDivisor/control[0]
    SLICE_X12Y20         LUT5 (Prop_lut5_I3_O)        0.045     0.400 r  divInstance/my_datapath/regDivisor/cambio[6]_i_1/O
                         net (fo=1, routed)           0.000     0.400    divInstance/my_datapath/regDivisor/p_1_in[6]
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[6]/C

Slack:                    inf
  Source:                 divInstance/my_controller/control_aux_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.223ns (47.201%)  route 0.249ns (52.799%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         LDCE                         0.000     0.000 r  divInstance/my_controller/control_aux_reg[10]/G
    SLICE_X12Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divInstance/my_controller/control_aux_reg[10]/Q
                         net (fo=26, routed)          0.249     0.427    divInstance/my_datapath/regDivisor/control[0]
    SLICE_X12Y20         LUT5 (Prop_lut5_I3_O)        0.045     0.472 r  divInstance/my_datapath/regDivisor/cambio[5]_i_1/O
                         net (fo=1, routed)           0.000     0.472    divInstance/my_datapath/regDivisor/p_1_in[5]
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[5]/C

Slack:                    inf
  Source:                 divInstance/my_controller/control_aux_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.340%)  route 0.280ns (55.660%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         LDCE                         0.000     0.000 r  divInstance/my_controller/control_aux_reg[10]/G
    SLICE_X12Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divInstance/my_controller/control_aux_reg[10]/Q
                         net (fo=26, routed)          0.280     0.458    divInstance/my_datapath/regDivisor/control[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.045     0.503 r  divInstance/my_datapath/regDivisor/cambio[7]_i_1/O
                         net (fo=1, routed)           0.000     0.503    divInstance/my_datapath/regDivisor/p_1_in[7]
    SLICE_X9Y20          FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[7]/C

Slack:                    inf
  Source:                 divInstance/my_controller/control_aux_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.223ns (41.725%)  route 0.311ns (58.275%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         LDCE                         0.000     0.000 r  divInstance/my_controller/control_aux_reg[10]/G
    SLICE_X12Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divInstance/my_controller/control_aux_reg[10]/Q
                         net (fo=26, routed)          0.311     0.489    divInstance/my_datapath/regDivisor/control[0]
    SLICE_X12Y20         LUT5 (Prop_lut5_I3_O)        0.045     0.534 r  divInstance/my_datapath/regDivisor/cambio[4]_i_1/O
                         net (fo=1, routed)           0.000     0.534    divInstance/my_datapath/regDivisor/p_1_in[4]
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.825     1.952    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[4]/C

Slack:                    inf
  Source:                 divInstance/my_controller/control_aux_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.223ns (40.481%)  route 0.328ns (59.519%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         LDCE                         0.000     0.000 r  divInstance/my_controller/control_aux_reg[10]/G
    SLICE_X12Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divInstance/my_controller/control_aux_reg[10]/Q
                         net (fo=26, routed)          0.328     0.506    divInstance/my_datapath/regDivisor/control[0]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.045     0.551 r  divInstance/my_datapath/regDivisor/cambio[0]_i_1/O
                         net (fo=1, routed)           0.000     0.551    divInstance/my_datapath/regDivisor/p_1_in[0]
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[0]/C

Slack:                    inf
  Source:                 divInstance/my_controller/control_aux_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.223ns (39.830%)  route 0.337ns (60.170%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         LDCE                         0.000     0.000 r  divInstance/my_controller/control_aux_reg[10]/G
    SLICE_X12Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divInstance/my_controller/control_aux_reg[10]/Q
                         net (fo=26, routed)          0.337     0.515    divInstance/my_datapath/regDivisor/control[0]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.045     0.560 r  divInstance/my_datapath/regDivisor/cambio[3]_i_1/O
                         net (fo=1, routed)           0.000     0.560    divInstance/my_datapath/regDivisor/p_1_in[3]
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[3]/C

Slack:                    inf
  Source:                 divInstance/my_controller/control_aux_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.223ns (38.200%)  route 0.361ns (61.800%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         LDCE                         0.000     0.000 r  divInstance/my_controller/control_aux_reg[10]/G
    SLICE_X12Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divInstance/my_controller/control_aux_reg[10]/Q
                         net (fo=26, routed)          0.361     0.539    divInstance/my_datapath/regDivisor/control[0]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.045     0.584 r  divInstance/my_datapath/regDivisor/cambio[2]_i_1/O
                         net (fo=1, routed)           0.000     0.584    divInstance/my_datapath/regDivisor/p_1_in[2]
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[2]/C

Slack:                    inf
  Source:                 divInstance/my_controller/control_aux_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            divInstance/my_datapath/regDivisor/cambio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.223ns (31.863%)  route 0.477ns (68.137%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         LDCE                         0.000     0.000 r  divInstance/my_controller/control_aux_reg[10]/G
    SLICE_X12Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divInstance/my_controller/control_aux_reg[10]/Q
                         net (fo=26, routed)          0.477     0.655    divInstance/my_datapath/regDivisor/control[0]
    SLICE_X10Y19         LUT4 (Prop_lut4_I1_O)        0.045     0.700 r  divInstance/my_datapath/regDivisor/cambio[1]_i_1/O
                         net (fo=1, routed)           0.000     0.700    divInstance/my_datapath/regDivisor/p_1_in[1]
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    divInstance/my_datapath/regDivisor/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  divInstance/my_datapath/regDivisor/cambio_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_controller/FSM_sequential_STATE_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.222ns (26.567%)  route 0.613ns (73.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=67, routed)          0.613     0.835    divInstance/my_controller/SR[0]
    SLICE_X8Y19          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/regK/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.222ns (26.567%)  route 0.613ns (73.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=67, routed)          0.613     0.835    divInstance/my_datapath/regK/SR[0]
    SLICE_X9Y19          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.826     1.953    divInstance/my_datapath/regK/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  divInstance/my_datapath/regK/cnt_reg[1]/C





