<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="n_bit_synchronous_counter_with_enable.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="N_bit_sync_counter_with_enable.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="N_bit_sync_counter_with_enable.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="N_bit_sync_counter_with_enable.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="N_bit_sync_counter_with_enable.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="N_bit_sync_counter_with_enable.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="N_bit_sync_counter_with_enable.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="N_bit_sync_counter_with_enable.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="N_bit_sync_counter_with_enable.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="N_bit_sync_counter_with_enable_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="N_bit_sync_counter_with_enable_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="N_bit_sync_counter_with_enable_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="N_bit_sync_counter_with_enable_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="N_bit_synchronous_counter_enable_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="N_bit_synchronous_counter_enable_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="N_bit_synchronous_counter_enable_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="N_bit_synchronous_counter_enable_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="n_bit_incrementer_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1447712238" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1447712238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447712573" xil_pn:in_ck="6423271711970106371" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1447712573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable.vhd"/>
      <outfile xil_pn:name="N_bit_synchronous_counter_enable_tb.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="n_bit_incrementer.vhd"/>
      <outfile xil_pn:name="n_bit_incrementer_tb.vhd"/>
      <outfile xil_pn:name="n_bit_registe_tb.vhd"/>
      <outfile xil_pn:name="n_bit_register.vhd"/>
      <outfile xil_pn:name="xor_gate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447712548" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2900347480800557702" xil_pn:start_ts="1447712548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447712548" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8192513498602286600" xil_pn:start_ts="1447712548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447712238" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4638228617198874547" xil_pn:start_ts="1447712238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447712580" xil_pn:in_ck="6423271711970106371" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1447712580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable.vhd"/>
      <outfile xil_pn:name="N_bit_synchronous_counter_enable_tb.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="n_bit_incrementer.vhd"/>
      <outfile xil_pn:name="n_bit_incrementer_tb.vhd"/>
      <outfile xil_pn:name="n_bit_registe_tb.vhd"/>
      <outfile xil_pn:name="n_bit_register.vhd"/>
      <outfile xil_pn:name="xor_gate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447712583" xil_pn:in_ck="6423271711970106371" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1014684863522442222" xil_pn:start_ts="1447712580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="N_bit_synchronous_counter_enable_tb_beh.prj"/>
      <outfile xil_pn:name="N_bit_synchronous_counter_enable_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1447712613" xil_pn:in_ck="7151033566275190090" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8819914565758024997" xil_pn:start_ts="1447712613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="N_bit_synchronous_counter_enable_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1447710961" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1447710961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447710961" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6902333263832752051" xil_pn:start_ts="1447710961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447710961" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4638228617198874547" xil_pn:start_ts="1447710961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447710961" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1447710961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447710961" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3011488124104323083" xil_pn:start_ts="1447710961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447710961" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1447710961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447710961" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4501417562355263933" xil_pn:start_ts="1447710961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447712168" xil_pn:in_ck="7964820822620271636" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7841956623786549084" xil_pn:start_ts="1447712162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable.lso"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable.ngc"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable.ngr"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable.prj"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable.stx"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable.syr"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable.xst"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable_vhdl.prj"/>
      <outfile xil_pn:name="N_bit_sync_counter_with_enable_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
