{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "" 0 1 1371654168401 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 1 1371654168401 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 1 1371654168526 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "70 " "Not allowed to move 70 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "5 " "Not allowed to move at least 5 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 1 1371654168573 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "19 " "Not allowed to move at least 19 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 1 1371654168573 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "45 " "Not allowed to move at least 45 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 1 1371654168573 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "1 " "Not allowed to move at least 1 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 13100 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 1 1371654168573 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 1 1371654168573 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "0 " "The Quartus II software applied gate-level register retiming to 0 clock domains" {  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 1 1371654168588 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 1 1371654168588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "59 " "Implemented 59 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 1 1371654168666 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 1 1371654168666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "282 " "Implemented 282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 1 1371654168666 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 1 1371654168666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 1 1371654168666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 1 1371654168697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 17:02:48 2013 " "Processing ended: Wed Jun 19 17:02:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 1 1371654168697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 1 1371654168697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 1 1371654168697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 1 1371654168697 ""}
