{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480448771322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480448771322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:46:10 2016 " "Processing started: Tue Nov 29 14:46:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480448771322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448771322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ColorMatcher -c ColorMatcher " "Command: quartus_map --read_settings_files=on --write_settings_files=off ColorMatcher -c ColorMatcher" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448771322 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480448772822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colormatcher.v 2 2 " "Found 2 design units, including 2 entities, in source file colormatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColorMatcher " "Found entity 1: ColorMatcher" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448801091 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448801091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448801091 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Card.v " "Can't analyze file -- file Card.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480448801101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file carddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CardDisplay " "Found entity 1: CardDisplay" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448801108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448801108 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "WipeScreen.v " "Can't analyze file -- file WipeScreen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480448801116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448801123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448801123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ColorMatcher " "Elaborating entity \"ColorMatcher\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480448801297 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ColorMatcher.v(23) " "Output port \"HEX5\" at ColorMatcher.v(23) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448801301 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ColorMatcher.v(35) " "Output port \"VGA_R\" at ColorMatcher.v(35) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448801301 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ColorMatcher.v(36) " "Output port \"VGA_G\" at ColorMatcher.v(36) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448801302 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ColorMatcher.v(37) " "Output port \"VGA_B\" at ColorMatcher.v(37) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448801302 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ColorMatcher.v(30) " "Output port \"VGA_CLK\" at ColorMatcher.v(30) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448801302 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ColorMatcher.v(31) " "Output port \"VGA_HS\" at ColorMatcher.v(31) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448801302 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ColorMatcher.v(32) " "Output port \"VGA_VS\" at ColorMatcher.v(32) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448801302 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N ColorMatcher.v(33) " "Output port \"VGA_BLANK_N\" at ColorMatcher.v(33) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448801302 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N ColorMatcher.v(34) " "Output port \"VGA_SYNC_N\" at ColorMatcher.v(34) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448801302 "|ColorMatcher"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "ColorMatcher.v" "control" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448801304 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(103) " "Verilog HDL Case Statement information at control.v(103): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/control.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448801312 "|ColorMatcher|control:control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(137) " "Verilog HDL Case Statement information at control.v(137): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/control.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448801323 "|ColorMatcher|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CardDisplay CardDisplay:card " "Elaborating entity \"CardDisplay\" for hierarchy \"CardDisplay:card\"" {  } { { "ColorMatcher.v" "card" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448801408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"blue\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448801417 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"green\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448801417 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cyan CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"cyan\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448801417 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"red\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448801417 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "magenta CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"magenta\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448801417 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"yellow\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448801417 "|ColorMatcher|CardDisplay:card"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardDisplay.v(56) " "Verilog HDL Case Statement information at CardDisplay.v(56): all case item expressions in this case statement are onehot" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448801418 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CardDisplay.v(86) " "Verilog HDL assignment warning at CardDisplay.v(86): truncated value with size 32 to match size of target (10)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801418 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 CardDisplay.v(93) " "Verilog HDL assignment warning at CardDisplay.v(93): truncated value with size 32 to match size of target (15)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801418 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CardDisplay.v(100) " "Verilog HDL Case Statement warning at CardDisplay.v(100): incomplete case statement has no default case item" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 100 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480448801418 "|ColorMatcher|CardDisplay:card"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardDisplay.v(100) " "Verilog HDL Case Statement information at CardDisplay.v(100): all case item expressions in this case statement are onehot" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448801418 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CardDisplay.v(121) " "Verilog HDL Case Statement warning at CardDisplay.v(121): incomplete case statement has no default case item" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480448801418 "|ColorMatcher|CardDisplay:card"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardDisplay.v(121) " "Verilog HDL Case Statement information at CardDisplay.v(121): all case item expressions in this case statement are onehot" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448801418 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CardDisplay.v(145) " "Verilog HDL assignment warning at CardDisplay.v(145): truncated value with size 32 to match size of target (5)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801419 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CardDisplay.v(175) " "Verilog HDL assignment warning at CardDisplay.v(175): truncated value with size 32 to match size of target (5)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801419 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CardDisplay.v(217) " "Verilog HDL assignment warning at CardDisplay.v(217): truncated value with size 32 to match size of target (5)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801419 "|ColorMatcher|CardDisplay:card"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardDisplay.v(141) " "Verilog HDL Case Statement information at CardDisplay.v(141): all case item expressions in this case statement are onehot" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448801419 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 4 4 " "Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448801450 ""} { "Info" "ISGN_ENTITY_NAME" "2 delay_1s " "Found entity 2: delay_1s" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448801450 ""} { "Info" "ISGN_ENTITY_NAME" "3 delay_10s " "Found entity 3: delay_10s" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448801450 ""} { "Info" "ISGN_ENTITY_NAME" "4 up_counter " "Found entity 4: up_counter" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448801450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480448801450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:t " "Elaborating entity \"timer\" for hierarchy \"timer:t\"" {  } { { "ColorMatcher.v" "t" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448801452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.v(74) " "Verilog HDL assignment warning at timer.v(74): truncated value with size 32 to match size of target (1)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801454 "|ColorMatcher|timer:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.v(75) " "Verilog HDL assignment warning at timer.v(75): truncated value with size 32 to match size of target (1)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801455 "|ColorMatcher|timer:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_1s timer:t\|delay_1s:d0 " "Elaborating entity \"delay_1s\" for hierarchy \"timer:t\|delay_1s:d0\"" {  } { { "timer.v" "d0" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448801456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 timer.v(99) " "Verilog HDL assignment warning at timer.v(99): truncated value with size 32 to match size of target (26)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801458 "|ColorMatcher|timer:t|delay_1s:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_10s timer:t\|delay_10s:d1 " "Elaborating entity \"delay_10s\" for hierarchy \"timer:t\|delay_10s:d1\"" {  } { { "timer.v" "d1" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448801460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 timer.v(119) " "Verilog HDL assignment warning at timer.v(119): truncated value with size 32 to match size of target (29)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801462 "|ColorMatcher|timer:t|delay_10s:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter timer:t\|up_counter:u0 " "Elaborating entity \"up_counter\" for hierarchy \"timer:t\|up_counter:u0\"" {  } { { "timer.v" "u0" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448801463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(135) " "Verilog HDL assignment warning at timer.v(135): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448801465 "|ColorMatcher|timer:t|up_counter:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h0\"" {  } { { "ColorMatcher.v" "h0" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448801467 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[7\] " "Net \"scan_code\[7\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[7\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448801556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[6\] " "Net \"scan_code\[6\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[6\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448801556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[5\] " "Net \"scan_code\[5\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[5\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448801556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[4\] " "Net \"scan_code\[4\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[4\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448801556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[3\] " "Net \"scan_code\[3\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[3\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448801556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[2\] " "Net \"scan_code\[2\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[2\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448801556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[1\] " "Net \"scan_code\[1\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[1\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448801556 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[0\] " "Net \"scan_code\[0\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[0\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448801556 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1480448801556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448803776 "|ColorMatcher|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480448803776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480448804117 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480448804853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480448805206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448805206 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448805323 "|ColorMatcher|PS2_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1480448805323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480448805327 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480448805327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480448805327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480448805327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480448805375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 14:46:45 2016 " "Processing ended: Tue Nov 29 14:46:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480448805375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480448805375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480448805375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448805375 ""}
