% https://www.bibtex.com/e/entry-types/

@book{kohn:book,
  title = {Ungrading: Why Rating Students Undermines Learning (and What to Do Instead) (Teaching and Learning in Higher Education)},
  author = {Kohn, Alfie and Blum, Susan D.},
  publisher = {West Virginia University Press},
  isbn = {1949199827,9781949199826,9781949199833},
  year = {2020}
}

@article{blum:article,
  author = {Blum, Susan},
  year = {2017},
  month = {11},
  title = {The significant learning benefits of getting rid of grades},
  journal = {Inside Higher Ed},
  url = {https://www.insidehighered.com/advice/2017/11/14/significant-learning-benefits-getting-rid-grades-essay}
}

@misc{sutherland,
  author = {Sutherland, Stuart and Mills, Don},
  title = {Synthesizing SystemVerilog: Busting the Myth that SystemVerilog is only for Verification},
  note = {Synopsys Users Group (SNUG) Silicon Valley conference, Santa Clara, California},
  month = {March},
  year = {2013}
}

@misc{mckinsey,
	author = {Badlam, Justin and Clark, Stephen and Gajendragadkar, Suhrid and Kumar, Adi and O'Rourke, Sara and Swartz, Dale},
	title = {{T}he {C}{H}{I}{P}{S} and {S}cience {A}ct: {H}ere's what's in it},
	howpublished = {\url{https://www.mckinsey.com/industries/public-sector/our-insights/the-chips-and-science-act-heres-whats-in-it}},
  month = {October},
	year = {2022},
	note = {[Accessed 18-09-2023]},
}

@misc{taipeitimes,
	author = {Wang, Lisa},
	title = {{T}{S}{M}{C} says three fabs to start production in 2024},
	howpublished = {\url{https://www.taipeitimes.com/News/biz/archives/2022/08/31/2003784445}},
  month = {August},
	year = {2022},
	note = {[Accessed 18-09-2023]},
}

@misc{GooglePartnersWithSkyWater,
	author = {rocket55},
	title = {{G}oogle {P}artners with {S}ky{W}ater and {E}fabless to {E}nable {O}pen {S}ource {M}anufacturing of {C}ustom {A}{S}{I}{C}s - {S}kywater {T}echnology --- skywatertechnology.com},
	howpublished = {\url{https://www.skywatertechnology.com/google-partners-with-skywater-and-efabless-to-enable-open-source-manufacturing-of-custom-asics/}},
  month = {November},
	year = {2020},
	note = {[Accessed 18-09-2023]},
}

@misc{googleSilicon,
	author = {{Google for Developers}},
	title = {{B}uild your own silicon},
	howpublished = {\url{https://developers.google.com/silicon}},
	note = {[Accessed 18-09-2023]},
}

@misc{kynixDesignFlow,
	author = {Kynix},
	title = {{D}etailed {E}xplanation of {C}hip {D}esign {F}low},
	howpublished = {\url{https://www.kynix.com/Blog/Detailed-Explanation-of-Chip-Design-Flow.html}},
  month = {December},
	year = {2017},
	note = {[Accessed 18-09-2023]},
}

@misc{intelDesignFlow,
	author = {Intel},
	title = {Intel\textsuperscript{\textregistered} Stratix\textsuperscript{\textregistered} 10 Device Design Guidelines},
	howpublished = {\url{https://www.intel.com/content/www/us/en/docs/programmable/683738/current/design-flow.html}},
  month = {August},
	year = {2022},
	note = {[Accessed 18-09-2023]},
}

@misc{anysiliconDesignFlow,
	author = {anysilicon},
	title = {{A}{S}{I}{C} {D}esign {F}low -- {T}he {U}ltimate {G}uide},
	howpublished = {\url{https://anysilicon.com/asic-design-flow-ultimate-guide/}},
	note = {[Accessed 18-09-2023]},
}

@misc{icarusGitHub,
	author = {Stephen Williams},
	title = {steveicarus/iverilog: {I}carus {V}erilog},
	howpublished = {\url{https://github.com/steveicarus/iverilog}},
	note = {[Accessed 18-09-2023]},
}

@misc{verilatorGitHub,
	author = {Wilson Snyder},
	title = {verilator/verilator: {V}erilator open-source {S}ystem{V}erilog simulator and lint system},
	howpublished = {\url{https://github.com/verilator/verilator}},
	note = {[Accessed 18-09-2023]},
}

@misc{gtkwaveGitHub,
	author = {Ralf Fuest},
	title = {gtkwave/gtkwave: {G}{T}{K}{W}ave is a fully featured {G}{T}{K}+ based wave viewer for {U}nix and {W}in32 which reads {L}{X}{T}, {L}{X}{T}2, {V}{Z}{T}, {F}{S}{T}, and {G}{H}{W} files as well as standard {V}erilog {V}{C}{D}/{E}{V}{C}{D} files},
	howpublished = {\url{https://github.com/gtkwave/gtkwave}},
	note = {[Accessed 18-09-2023]},
}

@misc{yosysGitHub,
	author = {{Y}osys{H}{Q}},
	title = {{Y}osys {O}pen {S}{Y}nthesis {S}uite},
	howpublished = {\url{https://github.com/YosysHQ/yosys}},
	note = {[Accessed 18-09-2023]},
}

@misc{nextpnrGitHub,
	author = {{Y}osys{H}{Q}},
	title = {nextpnr portable {F}{P}{G}{A} place and route tool},
	howpublished = {\url{https://github.com/YosysHQ/nextpnr}},
	note = {[Accessed 18-09-2023]},
}

@misc{vtrGitHub,
	title = {verilog-to-routing/vtr-verilog-to-routing: {V}erilog to {R}outing -- {O}pen {S}ource {C}{A}{D} {F}low for {F}{P}{G}{A} {R}esearch},
	howpublished = {\url{https://github.com/verilog-to-routing/vtr-verilog-to-routing}},
	note = {[Accessed 18-09-2023]},
}

@inproceedings{OpenLaneGitHub,
  author = {Shalan, Mohamed and Edwards, Tim},
  booktitle = {2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)},
  title = {Building OpenLANE: A 130nm OpenROAD-based Tapeout- Proven Flow : Invited Paper},
  year = {2020},
  pages = {1-6},
	note = {\url{https://github.com/The-OpenROAD-Project/OpenLane}},
}

@misc{fusesocGitHub,
	author = {Olof Kindgren},
	title = {olofk/fusesoc: {P}ackage manager and build abstraction tool for {F}{P}{G}{A}/{A}{S}{I}{C} development},
	howpublished = {\url{https://github.com/olofk/fusesoc}},
	note = {[Accessed 18-09-2023]},
}

@misc{edalizeGitHub,
	author = {Olof Kindgren},
	title = {olofk/edalize: {A}n abstraction library for interfacing {E}{D}{A} tools},
	howpublished = {\url{https://github.com/olofk/edalize}},
	note = {[Accessed 18-09-2023]},
}

@misc{awesomeOpenSourceHardware,
	author = {Andreas Olofsson},
	title = {aolofsson/awesome-opensource-hardware: {L}ist of awesome open source hardware tools, generators, and reusable designs},
	howpublished = {\url{https://github.com/aolofsson/awesome-opensource-hardware}},
	note = {[Accessed 18-09-2023]},
}

@misc{olofssonLatchUp,
  title = {Goodbye Make, Hello SiliconCompiler!},
  author = {Olofsson, Andreas},
  howpublished = {\url{https://youtu.be/GM9PKAfTlmQ}},
  year = {2023},
  note = {Latch-Up},
}

@misc{licensePricesReddit,
  author = {u/[deleted]},
	title = {{M}odelsim and {Q}uesta license price: {T}oo expensive?},
	howpublished = {\url{https://www.reddit.com/r/FPGA/comments/c8z1x9/modelsim_and_questa_license_price_too_expensive/}},
  month = {July},
	year = {2019},
	note = {[Accessed 18-09-2023]},
}

@misc{osscadsuitebuildGitHub,
	author = {{Y}osys{H}{Q}},
	title = {{M}ulti-platform nightly builds of open source digital design and verification tools},
	howpublished = {\url{https://github.com/YosysHQ/oss-cad-suite-build}},
	note = {[Accessed 18-09-2023]},
}

@misc{RichmondLatchUp,
  title = {So, you want to be an open sourcerer?},
  author = {Richmond, Dustin},
  howpublished = {\url{https://youtu.be/-rXgQxWRKIg}},
  year = {2023},
  note = {Latch-Up},
}

@article{1800-2017,
  author = {IEEE},
  journal = {IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012)},
  title = {IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language},
  year = {2018},
  doi = {10.1109/IEEESTD.2018.8299595},
  note = {\doi{10.1109/IEEESTD.2018.8299595}}
}

@article{1364.1-2005,
  author = {IEEE},
  journal = {IEC 62142-2005 First edition 2005-06 IEEE Std 1364.1},
  title = {IEC/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis},
  year = {2005},
  doi = {10.1109/IEEESTD.2005.339572},
  note = {\doi{10.1109/IEEESTD.2005.339572}}
}

@misc{DigitalJSOnline,
	author = {Marek Materzok},
	title = {{D}igital{J}{S} {O}nline},
	howpublished = {\url{https://digitaljs.tilk.eu/}},
	note = {[Accessed 18-09-2023]},
}

@misc{labsWithCVA6,
	author = {Ethan Sifferman},
	title = {{L}abs with {C}{V}{A}6},
	howpublished = {\url{https://github.com/sifferman/labs-with-cva6}},
	note = {[Accessed 18-09-2023]},
}

@misc{lowRISCstyleguides,
	author = {lowRISC},
	title = {low{R}{I}{S}{C} {S}tyle {G}uides},
	howpublished = {\url{https://github.com/lowRISC/style-guides/tree/master}},
	note = {[Accessed 19-09-2023]},
}

@misc{BSGstyleguide,
	author = {Taylor, Michael and {The Bespoke Silicon Group}},
	title = {{B}{S}{G} {S}ystem{V}erilog {C}oding {S}tandards},
	howpublished = {\url{https://docs.google.com/document/d/1xA5XUzBtz_D6aSyIBQUwFk_kSUdckrfxa2uzGjMgmCU/}},
	note = {[Accessed 19-09-2023]},
}

@misc{asicworld,
	author = {Deepak Kumar Tala and {ASIC World}},
	title = {{V}erilog {E}xamples},
	howpublished = {\url{https://www.asic-world.com/examples/verilog/}},
	year = {2014},
	note = {[Accessed 19-09-2023]},
}

@misc{ChipDev,
	author = {ChipDev},
	title = {{C}hip{D}ev},
	howpublished = {\url{https://chipdev.io/}},
	note = {[Accessed 19-09-2023]},
}
