$comment
	File created using the following command:
		vcd file converter.msim.vcd -direction
$end
$date
	Sat Apr 24 21:26:12 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module converter_vlg_vec_tst $end
$var reg 4 ! NIN [3:0] $end
$var wire 1 " NOUT [3] $end
$var wire 1 # NOUT [2] $end
$var wire 1 $ NOUT [1] $end
$var wire 1 % NOUT [0] $end
$var wire 1 & SGN $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - NOUT[0]~output_o $end
$var wire 1 . NOUT[1]~output_o $end
$var wire 1 / NOUT[2]~output_o $end
$var wire 1 0 NOUT[3]~output_o $end
$var wire 1 1 SGN~output_o $end
$var wire 1 2 NIN[2]~input_o $end
$var wire 1 3 NIN[3]~input_o $end
$var wire 1 4 NIN[1]~input_o $end
$var wire 1 5 NIN[0]~input_o $end
$var wire 1 6 NOUT~0_combout $end
$var wire 1 7 NOUT~1_combout $end
$var wire 1 8 NOUT~2_combout $end
$var wire 1 9 NOUT~3_combout $end
$var wire 1 : SGN~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0%
0$
0#
0"
0&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#10000000
b1 !
15
16
1-
1%
#20000000
b11 !
14
17
06
0-
1.
1$
0%
#30000000
b10 !
05
16
1-
1%
#40000000
b110 !
12
18
07
06
0-
0.
1/
1#
0$
0%
#50000000
b111 !
15
16
1-
1%
#60000000
b101 !
04
17
06
0-
1.
1$
0%
#70000000
b100 !
05
16
1-
1%
#90000000
b1100 !
b1101 !
15
13
1:
06
08
07
0.
0/
0-
11
1&
0%
0#
0$
#100000000
