<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2961064-A1" country="EP" doc-number="2961064" kind="A1" date="20151230" family-id="50981273" file-reference-id="316857" date-produced="20180825" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160319874" ucid="EP-2961064-A1"><document-id><country>EP</country><doc-number>2961064</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-14174395-A" is-representative="YES"><document-id mxw-id="PAPP193865142" load-source="docdb" format="epo"><country>EP</country><doc-number>14174395</doc-number><kind>A</kind><date>20140626</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193865143" load-source="patent-office" format="original"><country>EP</country><doc-number>14174395.5</doc-number><date>20140626</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162033750" ucid="EP-14174395-A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>14174395</doc-number><kind>A</kind><date>20140626</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1988524711" load-source="docdb">H03F   3/30        20060101AFI20150326BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988525233" load-source="docdb">G05F   1/46        20060101ALI20150326BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988526206" load-source="docdb">G05F   1/571       20060101ALI20150326BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988526212" load-source="docdb">G05F   1/56        20060101ALI20150326BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988526967" load-source="docdb">G05F   1/59        20060101ALI20150326BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1844942784" load-source="docdb" scheme="CPC">G05F   1/571       20130101 LI20170223BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1844944122" load-source="docdb" scheme="CPC">H03F   3/3027      20130101 LI20170223BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967007574" load-source="docdb" scheme="CPC">G05F   1/563       20130101 FI20160225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967008952" load-source="docdb" scheme="CPC">H03F2200/153       20130101 LA20160225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967012615" load-source="docdb" scheme="CPC">G05F   1/562       20130101 LI20160225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967012906" load-source="docdb" scheme="CPC">G05F   1/468       20130101 LI20160225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967013152" load-source="docdb" scheme="CPC">H03F   3/68        20130101 LI20160225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967013232" load-source="docdb" scheme="CPC">H03F   3/45273     20130101 LI20160225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967013703" load-source="docdb" scheme="CPC">H03F2203/45116     20130101 LA20160225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967013780" load-source="docdb" scheme="CPC">H03F2200/78        20130101 LA20160225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967014628" load-source="docdb" scheme="CPC">G05F   1/56        20130101 LI20160226BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967015012" load-source="docdb" scheme="CPC">H03F2200/474       20130101 LA20160225BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1967015871" load-source="docdb" scheme="CPC">H03F2200/129       20130101 LA20160225BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165544727" lang="DE" load-source="patent-office">Robuste Senk-/Quellenausgangsstufe und Steuerungsschaltung</invention-title><invention-title mxw-id="PT165544728" lang="EN" load-source="patent-office">Robust sink/source output stage and control circuit</invention-title><invention-title mxw-id="PT165544729" lang="FR" load-source="patent-office">Étage de sortie source/ puits robuste et circuit de commande</invention-title><citations><patent-citations><patcit mxw-id="PCIT335961629" load-source="docdb" ucid="US-20050040804-A1"><document-id format="epo"><country>US</country><doc-number>20050040804</doc-number><kind>A1</kind><date>20050224</date></document-id><sources><source name="SEA" category="X" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT335961630" load-source="docdb" ucid="US-20070030054-A1"><document-id format="epo"><country>US</country><doc-number>20070030054</doc-number><kind>A1</kind><date>20070208</date></document-id><sources><source name="SEA" category="X" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT335961626" load-source="docdb" ucid="US-4613810-A"><document-id format="epo"><country>US</country><doc-number>4613810</doc-number><kind>A</kind><date>19860923</date></document-id><sources><source name="SEA" category="X" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT335961627" load-source="docdb" ucid="US-5027053-A"><document-id format="epo"><country>US</country><doc-number>5027053</doc-number><kind>A</kind><date>19910625</date></document-id><sources><source name="SEA" category="X" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT335961628" load-source="docdb" ucid="US-6201375-B1"><document-id format="epo"><country>US</country><doc-number>6201375</doc-number><kind>B1</kind><date>20010313</date></document-id><sources><source name="SEA" category="X" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL67567686" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR1103340194" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>DIALOG SEMICONDUCTOR UK LTD</last-name><address><country>GB</country></address></addressbook></applicant><applicant mxw-id="PPAR1103326329" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>DIALOG SEMICONDUCTOR (UK) LIMITED</last-name></addressbook></applicant><applicant mxw-id="PPAR1101645753" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Dialog Semiconductor (UK) Limited</last-name><iid>101495740</iid><address><street>Tower Bridge House St Katharine's Way</street><city>London E1W 1AA</city><country>GB</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103337675" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>KRONMUELLER FRANK</last-name><address><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR1103335969" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>KRONMUELLER, FRANK</last-name></addressbook></inventor><inventor mxw-id="PPAR1101643774" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>KRONMUELLER, FRANK</last-name><address><street>c/o Dialog Semiconductor GmbH Neue Str. 95</street><city>73230 Kirchheim/Teck-Nabern</city><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR1103305917" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>BHATTAD AMBREESH</last-name><address><country>GB</country></address></addressbook></inventor><inventor mxw-id="PPAR1103307613" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>BHATTAD, AMBREESH</last-name></addressbook></inventor><inventor mxw-id="PPAR1101646673" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>BHATTAD, AMBREESH</last-name><address><street>c/o Dialog Semiconductor (UK) Ltd 100 Longwater Avenue Green Park</street><city>Reading, RG2 6GP</city><country>GB</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101653097" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>MERH-IP Matias Erny Reichl Hoffmann</last-name><iid>101060911</iid><address><street>Paul-Heyse-Strasse 29</street><city>80336 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS660602743" load-source="docdb">AL</country><country mxw-id="DS660602735" load-source="docdb">AT</country><country mxw-id="DS660602745" load-source="docdb">BE</country><country mxw-id="DS660602787" load-source="docdb">BG</country><country mxw-id="DS660602775" load-source="docdb">CH</country><country mxw-id="DS660602739" load-source="docdb">CY</country><country mxw-id="DS660602736" load-source="docdb">CZ</country><country mxw-id="DS660602746" load-source="docdb">DE</country><country mxw-id="DS660602740" load-source="docdb">DK</country><country mxw-id="DS660602741" load-source="docdb">EE</country><country mxw-id="DS660602791" load-source="docdb">ES</country><country mxw-id="DS660602788" load-source="docdb">FI</country><country mxw-id="DS660602789" load-source="docdb">FR</country><country mxw-id="DS660602755" load-source="docdb">GB</country><country mxw-id="DS660602742" load-source="docdb">GR</country><country mxw-id="DS660602756" load-source="docdb">HR</country><country mxw-id="DS660602737" load-source="docdb">HU</country><country mxw-id="DS660602776" load-source="docdb">IE</country><country mxw-id="DS660602751" load-source="docdb">IS</country><country mxw-id="DS660602790" load-source="docdb">IT</country><country mxw-id="DS660602752" load-source="docdb">LI</country><country mxw-id="DS660602767" load-source="docdb">LT</country><country mxw-id="DS660602738" load-source="docdb">LU</country><country mxw-id="DS660602768" load-source="docdb">LV</country><country mxw-id="DS660602769" load-source="docdb">MC</country><country mxw-id="DS660602799" load-source="docdb">MK</country><country mxw-id="DS660602800" load-source="docdb">MT</country><country mxw-id="DS660602792" load-source="docdb">NL</country><country mxw-id="DS660602747" load-source="docdb">NO</country><country mxw-id="DS660602801" load-source="docdb">PL</country><country mxw-id="DS660602753" load-source="docdb">PT</country><country mxw-id="DS660602793" load-source="docdb">RO</country><country mxw-id="DS660602754" load-source="docdb">RS</country><country mxw-id="DS660602802" load-source="docdb">SE</country><country mxw-id="DS660602757" load-source="docdb">SI</country><country mxw-id="DS660602748" load-source="docdb">SK</country><country mxw-id="DS660781576" load-source="docdb">SM</country><country mxw-id="DS660602777" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA166479457" lang="EN" load-source="patent-office"><p id="pa01" num="0001">The present document relates to multi-stage amplifiers, such as linear regulators or linear voltage regulators (e.g. low-dropout regulators), configured to provide a constant output voltage subject to load transients. A multi-stage amplifier (200) is described. The multi-stage amplifier (200) comprises a first amplification stage (260, 261) configured to activate or to deactivate a first output stage (270, 271, 201) in response to an input voltage at an input node (255). The first output stage (270, 271, 201) is configured to source a current at an output node (301) of the multi-stage amplifier (200) from a high potential (302), when activated. Furthermore, the multi-stage amplifier (200) comprises a second amplification stage (400, 401) configured to activate or to deactivate a second output stage (410, 411, 412) in response to the input voltage at the input node (255). The second output stage (410, 411, 412) is configured to sink a current at the output node (301) of the multi-stage amplifier (200) to a low potential (303), when activated. The first amplification stage (260, 261) and the second amplification stage (400, 401) are configured to activate the first output stage (270, 271, 201) and the second output stage (410, 411, 412) in a mutually exclusive manner.
<img id="iaf01" file="imgaf001.tif" wi="109" he="85" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA166759269" lang="EN" source="EPO" load-source="docdb"><p>The present document relates to multi-stage amplifiers, such as linear regulators or linear voltage regulators (e.g. low-dropout regulators), configured to provide a constant output voltage subject to load transients. A multi-stage amplifier (200) is described. The multi-stage amplifier (200) comprises a first amplification stage (260, 261) configured to activate or to deactivate a first output stage (270, 271, 201) in response to an input voltage at an input node (255). The first output stage (270, 271, 201) is configured to source a current at an output node (301) of the multi-stage amplifier (200) from a high potential (302), when activated. Furthermore, the multi-stage amplifier (200) comprises a second amplification stage (400, 401) configured to activate or to deactivate a second output stage (410, 411, 412) in response to the input voltage at the input node (255). The second output stage (410, 411, 412) is configured to sink a current at the output node (301) of the multi-stage amplifier (200) to a low potential (303), when activated. The first amplification stage (260, 261) and the second amplification stage (400, 401) are configured to activate the first output stage (270, 271, 201) and the second output stage (410, 411, 412) in a mutually exclusive manner.</p></abstract><description mxw-id="PDES98404158" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>Technical Field</b></heading><p id="p0001" num="0001">The present document relates to multi-stage amplifiers, such as linear regulators or linear voltage regulators (e.g. low-dropout regulators), configured to provide a constant output voltage subject to load transients.</p><heading id="h0002"><b>Background</b></heading><p id="p0002" num="0002">An example of multi-stage amplifiers are low-dropout (LDO) regulators which are linear voltage regulators which can operate with small input-output differential voltages. A typical LDO regulator 100 is illustrated in <figref idrefs="f0001">Fig. 1a</figref>. The LDO regulator 100 comprises an output amplification stage 103, e.g. a field-effect transistor (FET), at the output and a differential amplification stage or differential amplifier 101 (also referred to as error amplifier) at the input. A first input (fb) 107 of the differential amplifier 101 receives a fraction of the output voltage V<sub>out</sub> determined by the voltage divider 104 comprising resistors R0 and R1. The second input (ref) to the differential amplifier 101 is a stable voltage reference V<sub>ref</sub> 108 (also referred to as the bandgap reference). If the output voltage V<sub>out</sub> changes relative to the reference voltage V<sub>ref</sub>, the drive voltage to the output amplification stage, e.g. the power FET, changes by a feedback mechanism called main feedback loop to maintain a constant output voltage V<sub>out</sub>.</p><p id="p0003" num="0003">The LDO regulator 100 of <figref idrefs="f0001">Fig. 1a</figref> further comprises an additional intermediate amplification stage 102 configured to amplify the output voltage of the differential amplification stage 101. As such, an intermediate amplification stage 102 may be used to provide an additional gain within the amplification path. Furthermore, the intermediate amplification stage 102 may provide a phase inversion.<!-- EPO <DP n="2"> --></p><p id="p0004" num="0004">In addition, the LDO regulator 100 may comprise an output capacitance C<sub>out</sub> (also referred to as output capacitor or stabilization capacitor or by bass capacitor) 105 parallel to the load 106. The output capacitor 105 is used to stabilize the output voltage V<sub>out</sub> subject to a change of the load 106, in particular subject to a change of the load current I<sub>load</sub>. It should be noted that typically the output current I<sub>out</sub> at the output of the output amplification stage 103 corresponds to the load current I<sub>load</sub> through the load 106 of the regulator 100 (apart from typically minor currents through the voltage divider 104 and the output capacitance 105). Consequently, the terms output current I<sub>out</sub> and load current I<sub>load</sub> are used synonymously, if not specified otherwise.</p><p id="p0005" num="0005">Typically, it is desirable to provide a stable output voltage V<sub>out</sub>, even subject to (positive or negative) transients of the load 106. By way of example, the regulator 100 may be used to provide a stable output voltage V<sub>out</sub> to the processor of an electronic device (such as a smartphone). The load current I<sub>load</sub> may vary significantly between a sleep state and an active state of the processor, thereby varying the load 106 of the regulator 100. In order to ensure a reliable operation of the processor, the output voltage V<sub>out</sub> should remain stable, even in response to such load transients. In particular, overvoltage and/or undervoltage situations of the output voltage V<sub>out</sub> should be avoided.</p><p id="p0006" num="0006">At the same time, the LDO regulator 100 should be able to react rapidly to load transients, i.e. the LDO regulator 100 should be able to rapidly provide the requested load current I<sub>load</sub>, subject to a load transient. This means that the LDO regulator 100 should exhibit a high bandwidth.</p><p id="p0007" num="0007">The regulator 100 shown in <figref idrefs="f0001">Fig. 1a</figref> is an example of a multi-stage amplifier. The present document is directed at providing power efficient multi-stage amplifiers which exhibit a high response speed, subject to positive and negative load transients.<!-- EPO <DP n="3"> --></p><heading id="h0003"><b>Summary</b></heading><p id="p0008" num="0008">According to an aspect, a multi-stage amplifier, such as a linear regulator, is described. The multi-stage amplifier may comprise a plurality of amplification stages. In particular, the multi-stage amplifier comprises a first amplification stage which is configured to activate or to deactivate a first output stage of the multi-stage amplifier in response to an input voltage at an input node. Furthermore, the multi-stage amplifier comprises a second amplification stage which is configured to activate or to deactivate a second output stage in response to the input voltage at the input node. As such, the first amplification stage and the second amplification stage share the same input node. In particular, the first amplification stage and the second amplification stage may be part of two parallel branches of the multi-stage amplifier which lead from the input node to the output node.</p><p id="p0009" num="0009">The first and second amplification stages may also be referred to as a first and a second intermediate amplification stages, respectively, because the multi-stage amplifier typically comprises one or more amplification stages (e.g. a differential amplification stage) upstream of the input node, i.e. upstream of the first and the second amplification stages. The input mode may correspond to an output of the one or more amplification stages upstream of the input node.</p><p id="p0010" num="0010">Furthermore, the multi-stage amplifier comprises the first output stage which is configured to source a current at an output node of the multi-stage amplifier from a high potential (e.g. from a supply voltage), when the first output stage is activated. In addition, the multi-stage amplifier comprises the second output stage which is configured to sink a current at the output node of the multi-stage amplifier to a low potential (e.g. to ground), when the second output stage is activated.</p><p id="p0011" num="0011">The first amplification stage and the second amplification stage are configured to activate the first output stage and the second output stage in a mutually exclusive manner. In particular, the first and second amplification stages may ensure that<!-- EPO <DP n="4"> --> (apart from an optional maintenance current) either the first output stage is active to source a current to the output node, or the second output stage is active to sink a current to the output node. By doing this, the output voltage of the multi-stage amplifier at the output node may be stabilized, subject to load transients, in a fast and in an energy efficient manner.</p><p id="p0012" num="0012">In particular, the first amplification stage may be configured to activate the first output stage, if the input voltage is at or below a pre-determined first threshold voltage. An input voltage which is at or below the pre-determined first threshold voltage may be an indication for an undervoltage situation of the output voltage at the output node. Furthermore, the second amplification stage may be configured to activate the second output stage, if the input voltage is at or above a pre-determined second threshold voltage. An input voltage which is at or above the pre-determined second threshold voltage may be an indication for an overvoltage situation of the output voltage at the output node. The second threshold voltage may be equal to or greater than the first threshold voltage. Hence, a current may be sourced at the output node to counter an untervoltage situation (subject to a positive load transient) and a current may be sunk at the output node to counter an overvoltage situation (subject to a negative load transient).</p><p id="p0013" num="0013">The first amplification stage and the first output stage may form a first branch of the multi-stage amplifier from the input node to the output node, and the second amplification stage and the second output stage may form a second branch of the multi-stage amplifier from the input node to the output node. The first branch and the second branch may be implemented in a complimentary manner, in order to ensure that the first and the second branches are active in a mutually exclusive manner.</p><p id="p0014" num="0014">It should be noted that the term active may be understood as being operated to source or to sink a current which is equal to or greater than a pre-determined current threshold. The pre-determined current threshold may correspond to a<!-- EPO <DP n="5"> --> maintenance current, which may be maintained within the first and/or the second output stage, in order to decrease the response time for the activation of the first and/or the second output stage.</p><p id="p0015" num="0015">The first amplification stage may comprise a first current source which is configured to provide a first current. Furthermore, the first amplification stage may comprise a first input transistor (e.g. a first N-type metal oxide semiconductor, MOS, transistor) which is arranged in series with the first current source. A gate of the first input transistor may be (directly) coupled to the input node. Hence, a level of the drain-source current through the first input transistor may be controlled by the input voltage at the input node. The first amplification stage may be configured to control a voltage level at a first midpoint between the first current source and the first input transistor, subject to the input voltage at the input node. The first output stage (notably the gate of a first control transistor of the first output stage) may be (directly) coupled to the first midpoint. By controlling the voltage level at the first midpoint, the first output stage may be activated or deactivated.</p><p id="p0016" num="0016">In an analogous manner, the second amplification stage may comprise a second current source which is configured to provide a second current. Furthermore, the second amplification stage may comprise a second input transistor (e.g. an N-type MOS transistor) which is arranged in series with the second current source. A gate of the second input transistor may be (directly) coupled to the input node. The second amplification stage may be configured to control a voltage level at a second midpoint between the second current source and the second input transistor, subject to the input voltage at the input node. The second output stage (notably a gate of a second control transistor of the second output stage) may be (directly) coupled to the second midpoint. By controlling the voltage level at the second midpoint, the second output stage may be activated or deactivated.<!-- EPO <DP n="6"> --></p><p id="p0017" num="0017">The first current source may be (directly) coupled to the high potential, a drain of the first input transistor may be (directly) coupled to the first midpoint, and a source of the first input transistor may be (directly) coupled to the low potential. As such, the voltage level at the first midpoint may vary between the high potential and the low potential, depending on the input voltage at the input node. A first midpoint at high potential may activate the first output stage and a first midpoint at low potential may deactivate the first output stage.</p><p id="p0018" num="0018">In a similar manner, the second current source may be (directly) coupled to the high potential, a drain of the second input transistor may be (directly) coupled to the second midpoint and a source of the second input transistor may be (directly) coupled to the low potential. Consequently, the voltage level at the second midpoint may vary between the high potential and the low potential, depending on the input voltage at the input node. A second midpoint at high potential may deactivate the first output stage and a second midpoint at low potential may activate the first output stage. The second amplification stage may be arranged in parallel to the first amplification stage.</p><p id="p0019" num="0019">The first amplification stage and the second amplification stage may be arranged to have different operating points. For this purpose, the first current and the second current may differ from one another. In particular, the second current may be smaller than the first current. Alternatively or in addition, the size of the first input transistor may differ from the size of the second transistor. By changing the current and/or the size of the first and/or second amplification stages, the input voltage (i.e. the first threshold voltage) at which the first midpoint goes high (to active the first output stage) and the input voltage (i.e. the second threshold voltage) at which the second midpoint goes low (to activate the second output stage) may be defined. By doing this, the dead band between souring of current and sinking of current may be defined.<!-- EPO <DP n="7"> --></p><p id="p0020" num="0020">As indicated above, the second current source may be coupled to the high potential and the drain of the second input transistor may be coupled to the second midpoint. Furthermore, the source of the second input transistor may be coupled to the first midpoint. By doing this, it may be ensured that the second amplification stage exhibits a current (i.e. a current through the second input transistor) only if the first input transistor is in on-state (i.e. if the first midpoint is low, thereby deactivating the first output stage). This is beneficial, as this allows reducing the power consumption of the multi-stage amplifier (by suppressing a current within the second amplification stage, when the first output stage is active).</p><p id="p0021" num="0021">The first input transistor may comprise a first partial transistor and a second partial transistor. The first partial transistor and the second partial transistor may be arranged in series, and a gate of the first partial transistor and a gate of the second partial transistor may be coupled to the input node. A source of the second input transistor may be (directly) coupled to a midpoint between the first partial transistor and the second partial transistor. By using partial transistors within the first amplification stage, the dead band between an active second output stage and an active first output stage may be reduced. Consequently, the reaction time of the multi-stage amplifier, subject to a negative load transient, may be reduced.</p><p id="p0022" num="0022">The first output stage may comprise a first control transistor having a gate which is (directly) coupled to the first intermediate stage (notably to the first midpoint of the first intermediate stage), and being configured to vary a first control current through the first control transistor, subject to a voltage level at the gate of the first control transistor. In particular, the first control current may be increased if the voltage level at the first midpoint is increased. Furthermore, the first output stage may comprise a first output amplifier which is configured to source an amplified version of the first control current to the output node. The first output amplifier may comprise a first current mirror with a first diode transistor and a first output transistor. The first diode transistor may be arranged in series with the first control<!-- EPO <DP n="8"> --> transistor (e.g. such that the first diode transistor is traversed by the first control current). A drain of the first output transistor may be (directly) coupled to the output node, and the first output transistor may be traversed by the amplified version of the first control current, which is sourced at the output node.</p><p id="p0023" num="0023">In a similar and complementary manner, the second output stage may comprise a second control transistor having a gate which is (directly) coupled to the second amplification stage (notably to the second midpoint of the second amplification stage), and being configured to vary a second control current through the second control transistor, subject to a voltage level at the gate of the second control transistor. In particular, the second control current may increase if the voltage level at the second midpoint decreases. Furthermore, the second output stage may comprise a second output amplifier which is configured to sink an amplified version of the second control current at the output node. The second output amplifier may comprise a second current mirror with a second diode transistor and a second output transistor. The second diode transistor may be arranged in series with the second control transistor (e.g. such that the second diode transistor is traversed by the second control current). A drain of the second output transistor may be (directly) coupled to the output node. Furthermore, the second output transistor may be traversed by the amplified version of the second control current, which is sunk at the output node.</p><p id="p0024" num="0024">The first output transistor and the second output transistor may be arranged in series between the high potential and the low potential. The output node may correspond to a midpoint between the (drain of the) first output transistor and the (drain of the) second output transistor. A source of the first output transistor may be coupled to the high potential, and a source of the second output transistor may be coupled to the low potential. As such, by activating the first output stage, a current may be drawn from the high potential through the first output transistor, in order to provide an increased load current to a load which may be coupled to the output node. In a similar manner, a current may be sunk to the low potential via<!-- EPO <DP n="9"> --> the second output transistor, in order to sink a superfluous current from the output node. As a result of this, the output voltage at the output node may be stabilized in an efficient manner.</p><p id="p0025" num="0025">In symmetry to the first and second output transistors, a source of the first diode transistor may be (directly) coupled to the high potential, a source of the first control transistor may be (directly) coupled to the low potential, a source of the second diode transistor may be (directly) coupled to the low potential, and a source of the second control transistor may be (directly) coupled to the high potential.</p><p id="p0026" num="0026">As indicated above, the first and second output stages may be implemented in a complementary manner, notably with respect to the type of transistors used and/or with respect to the potential to which the stage refers. In particular, the first control transistor may comprise (or may be) an N-type MOS transistor, and the first output amplifier may comprise P-type MOS transistors. Consequently, the second control transistor may comprise (or may be) a P-type MOS transistor, and the second output amplifier may comprise N-type MOS transistors.</p><p id="p0027" num="0027">As outlined above, the first and/or the second output stages may be provided with a maintenance current, in order to speed up the activation of the respective stage. For this purpose, the first output stage may comprise a first maintenance current source which is arranged in parallel to the first control transistor and which is configured to provide a first maintenance current to the first output amplifier. Alternatively or in addition, the second output stage may comprise a second maintenance current source which is arranged in parallel to the second control transistor and which is configured to provide a second maintenance current to the second output amplifier.</p><p id="p0028" num="0028">The multi-stage amplifier may comprise an auxiliary input transistor (e.g. an N-type MOS transistor). A gate of the auxiliary input transistor may be (directly)<!-- EPO <DP n="10"> --> coupled to the input node, a drain of the auxiliary input transistor may be (directly) coupled to the output node and a source of the auxiliary input transistor may be (directly) coupled to the low potential. As such, the auxiliary input transistor may be used to sink current at the output node to the low potential. Hence, the auxiliary input transistor may be used to reduce the dead band between the sourcing of current and the sinking of current at the output node. For this purpose, an operating point of the auxiliary input transistor may be set relative to (e.g. may be matched with) an operating point of the first and/or second input transistors.</p><p id="p0029" num="0029">As indicated above, the multi-stage amplifier may comprise one or more further amplification stages. Furthermore, the multi-stage amplifier may comprise a feedback loop for regulating the output voltage. In particular, the multi-stage amplifier may comprise voltage sensing means (e.g. a voltage divider) which are configured to provide an indication of the output voltage at the output node. In addition, the multi-stage amplifier may comprise a differential amplification stage which is configured to provide the input voltage at the input node, based on a reference voltage and based on the indication of the output voltage at the output node. By doing this, the output voltage may be regulated in accordance to the reference voltage.</p><p id="p0030" num="0030">According to a further aspect, a method for stabilizing an output voltage at an output node of a multi-stage amplifier is described. The method may comprise activating or deactivating a first output stage of the multi-stage amplifier, in response to an input voltage at an input node using a first amplification stage. The input voltage at the input node may be dependent on (or may be derived from) the output voltage at the output node. Furthermore, the method may comprise activating or deactivating a second output stage in response to the input voltage at the input node using a second amplification stage. The first amplification stage and the second amplification stage may be configured to active the first output stage and the second output stage in a mutually exclusive manner. The method<!-- EPO <DP n="11"> --> may comprise sourcing a current at the output node of the multi-stage amplifier from a high potential, by activating the first output stage, if the input voltage at the input node is indicative of an undervoltage situation at the output node. In addition, the method may comprise sinking a current at the output node of the multi-stage amplifier to a low potential, by activating the second output stage, if the input voltage at the input node is indicative of an overvoltage situation at the output node.</p><p id="p0031" num="0031">It should be noted that the methods and systems including its preferred embodiments as outlined in the present document may be used stand-alone or in combination with the other methods and systems disclosed in this document. In addition, the features outlined in the context of a system are also applicable to a corresponding method. Furthermore, all aspects of the methods and systems outlined in the present document may be arbitrarily combined. In particular, the features of the claims may be combined with one another in an arbitrary manner.</p><p id="p0032" num="0032">In the present document, the term "couple" or "coupled" refers to elements being in electrical communication with each other, whether directly connected e.g., via wires, or in some other manner.</p><heading id="h0004"><b>Short description of the Figures</b></heading><p id="p0033" num="0033">The invention is explained below in an exemplary manner with reference to the accompanying drawings, wherein
<ul><li><figref idrefs="f0001">Fig. 1a</figref> illustrates an example block diagram of an LDO regulator;</li><li><figref idrefs="f0001">Fig. 1b</figref> illustrates the example block diagram of an LDO regulator in more detail;</li><li><figref idrefs="f0002">Fig. 2</figref> shows an example circuit arrangement of an LDO regulator;</li><li><figref idrefs="f0003">Fig. 3</figref> shows an excerpt of the LDO regulator of <figref idrefs="f0002">Fig. 2</figref>;</li><li><figref idrefs="f0004 f0005 f0006 f0007 f0008">Figs. 4a to Figs 4e</figref> show excerpts of LDO regulators comprising means for combined AB operation;</li><li><figref idrefs="f0009">Figs. 5a to 5b</figref> show excerpts of LDO regulators comprising means for an "always on" functionality; and<!-- EPO <DP n="12"> --></li><li><figref idrefs="f0010">Fig. 6</figref> shows a flow chart of an example method for controlling the output stage of a multi-stage amplifier.</li></ul></p><heading id="h0005"><b>Detailed Description</b></heading><p id="p0034" num="0034">As already outlined above, <figref idrefs="f0001">Fig. 1a</figref> shows an example block diagram for an LDO regulator 100 with its three amplification stages A1, A2, A3 (reference numerals 101, 102, 103, respectively). <figref idrefs="f0001">Fig. 1b</figref> illustrates the block diagram of a LDO regulator 120, wherein the output amplification stage A3 (reference numeral 103) is depicted in more detail. In particular, the pass transistor 201 and the driver stage 110 of the output amplification stage 103 are shown. Typical parameters of an LDO regulator are a supply voltage of 3V, an output voltage of 2V, and an output current or load current ranging from 1mA to 100 or 200mA. Other configurations are possible. The present invention is described in the context of a linear regulator. It should be noted, however, that the present invention is applicable to multi-state amplifiers in general.</p><p id="p0035" num="0035">It is desirable to provide a multi-stage amplifier such as the regulator 100, 120, which is configured to generate a stable output voltage V<sub>out</sub> subject to load transients. The output capacitor 105 may be used to stabilize the output voltage V<sub>out</sub>, because in case of a load transient, an additional load current I<sub>load</sub> may be provided by or may be sunk by the output capacitor 105. Furthermore, schemes such as Miller compensation and/or load current dependent compensation may be used to stabilize the output voltage V<sub>out</sub>.</p><p id="p0036" num="0036"><figref idrefs="f0002">Fig. 2</figref> illustrates an example circuit arrangement of an LDO regulator 200 comprising a Miller compensation using a capacitance C<sub>V</sub> 231 and a load current dependent compensation comprising a current mirror with transistors 201 (corresponding to the pass transistor 201) and 213, a compensation resistor 214 and a compensation capacitance C<sub>m</sub> 215.<!-- EPO <DP n="13"> --></p><p id="p0037" num="0037">The circuit implementation of <figref idrefs="f0002">Fig. 2</figref> can be mapped to the block diagrams in <figref idrefs="f0001">Figs. 1a and 1b</figref>, as similar components have received the same reference numerals. In the circuit arrangement 200, the differential amplification stage 101, the intermediate amplification stage 102 and the output amplification stage 103 are implemented using field effect transistors (FET), e.g. metal oxide semiconductor FETs (MOSFETs).</p><p id="p0038" num="0038">The differential amplification stage 101 comprises the differential input pair of transistors P9 251 and P8 250, and the current mirror N9 253 and N10 252. The input of the differential pair is e.g. a 1.2V reference voltage 108 at P8 and the feedback 107 at P9 which is derived from the resistive divider 104 (with e.g. R0 = 0.8MΩ and R1 = 1.2MΩ).</p><p id="p0039" num="0039">The intermediate amplification stage 102 comprises a transistor N3 7 260 (referred to herein as an input transistor), wherein the gate of transistor N37 260 is coupled to the stage output node 255 of the differential amplification stage 101 (also referred to as an input node of the intermediate amplification stage 102). The transistor P158 261 acts as a current source for the intermediate amplification stage 102, similar to transistor P29 254 which acts as a current source for the differential amplification stage 101.</p><p id="p0040" num="0040">The output amplification stage 103 is coupled to the stage output node 262 of the intermediate amplification stage 102 and comprises a pass device or pass transistor 201 (also referred to as an output transistor) and a gate driver stage 110 for the pass device 201, wherein the gate driver stage comprises a transistor 270 (also referred to as a control transistor) and a transistor P11 271 connected as a diode (also referred to as a diode transistor or as a transistor diode). This gate driver stage has essentially no gain since it is low-ohmic through the transistor diode P11 271 which yields a resistance of 1/g<sub>m</sub> (output resistance of the driver stage 110 of the output amplification stage 103) to signal ground. The gate of the pass transistor 201 is identified in <figref idrefs="f0002">Fig. 2</figref> with reference numeral 273.<!-- EPO <DP n="14"> --></p><p id="p0041" num="0041">In the present document, means for stabilizing the output voltage of a multi-stage amplifier such as the regulator 200 are described. These means may be used in conjunction with other stabilizing means, such as an output capacitor 105, Miller compensation 231 and/or load current dependent compensation 213, 214, 215. The described stabilizing means are configured to increase the stability of the multi-stage amplifier 200 subject to load transients, and at the same time to allow for a fast convergence of the multi-stage amplifier 200 subject to such load transients. Furthermore, the described stabilizing means allow for the implementation of a power efficient multi-stage amplifier 200.</p><p id="p0042" num="0042">In particular, the described means allow for a combined AB operation of the multi-stage amplifier 200, i.e. the described means provide a multi-state amplifier 200 which is configured to operate in stable manner for positive load transients (when the load 106 increases) and for negative load transients (when the load 106 decreases). Even more particularly, an output stage of a multi-stage amplifier 200 is described which is configured to rapidly source current (for a positive load transient) and to rapidly sink current (for a negative load transient).</p><p id="p0043" num="0043">The multi-stage amplifier 200 may comprise a push-pull output stage which is working in so-called AB or B operation. The push-pull output stage may provide a linear (Class-AB) or slightly nonlinear (Class-B) output transfer function and may provide a drive capability on varying loads 106 and/or input or reference signals 108.</p><p id="p0044" num="0044">The use of a push-pull output stage (comprising a first output stage which is coupled to the supply voltage and a second output stage which is coupled to ground) in conjunction with a multi-stage amplifier 200 such as an LDO may be difficult, due to relatively large gains of the multi-stage amplifier 200 and due to relatively high current ratios (∼100) which are to-be-provided by the output stage. In this context, the intermediate stage and the output stage of an example multi-stage amplifier 200 are illustrated in <figref idrefs="f0003">Fig. 3</figref>. Possible mismatches of the bias<!-- EPO <DP n="15"> --> control are typically translated into substantial currents in the output transistor 201 and may therefore lead to an increase of the power consumption of the multi-stage amplifier 200.</p><p id="p0045" num="0045">An example push-pull output stage may comprise an additional differential pair which forms a comparator or a linear amplifier and which is driving a sink device arranged in parallel to the multi-stage amplifier 200. The additional sink device may be used to sink a current from the output node 301 of the multi-state amplifier, when the differential pair is enabled by an overvoltage situation (subject to a negative transient). The use of an additional differential pair may lead to an increased mismatch and to an increase of a dead band between the A operation (for positive load transients) and the B operation (for negative load transients). Furthermore, the sink/source capability tends to be asymmetric and output voltage-dependent.</p><p id="p0046" num="0046">In the present document, the use of a complementary output stage (notably a linear output stage) is described. Furthermore, a robust control circuit which is configured to avoid overlapping operation is described. By doing this, stability of the multi-stage amplifier 200 can be ensured.</p><p id="p0047" num="0047"><figref idrefs="f0004">Fig. 4a</figref> illustrates the intermediate stage and the push-pull output stage of a multi-stage amplifier 200. The multi-stage amplifier 200 comprises a first output stage 270, 271, 201 which is configured to source current to the output node 301. Furthermore, the multi-stage amplifier 200 comprises a second output stage 410, 411, 412 which is configured to sink current at the output node 301. The first output stage and the second output stage may be arranged in parallel with respect to one another. The second output stage may be designed in a complimentary manner with respect to the first output stage. In particular, the first output stage may comprise a current mirror with PMOS transistors and the second output stage may comprise a current mirror with NMOS transistors.<!-- EPO <DP n="16"> --></p><p id="p0048" num="0048">The first output stage 270, 271, 201 is controlled using a first intermediate stage 260, 261 (also referred to as a first intermediate amplification stage or as a first amplification stage), and the second output stage 410, 411, 412 is controlled using a second intermediate stage 400, 401 (also referred to as a second intermediate amplification stage or as a second amplification stage). The first intermediate stage and the second intermediate stage may have different operating points. The different operating points may ensure that the first output stage and the second output stage do not operate concurrently, thereby causing an instable operation of the multi-stage amplifier 200.</p><p id="p0049" num="0049">By way of example, a second current source 401 of the second intermediate stage may provide a second current which is different from a first current provided by the first current source 261 of the first intermediate stage. As a result of this, the first midpoint 262 (between the first current source 401 and the first input transistor 400) of the first intermediate stage may be driven differently from the second midpoint 402 (between the second current source 261 and the second input transistor 260) of the second intermediate stage. Alternatively or in addition, the first input transistor 400 and the second input transistor 260 may have different sizes.</p><p id="p0050" num="0050">Subject to a positive load transient, the output voltage at the output node 301 drops causing an undervoltage situation. The output voltage is fed back to the input of the multi-stage amplifier 200 and leads to a drop of the input voltage at the input node 255. As a result of this, the gate 262 of the first control transistor 270 is driven high, thereby increasing the current through the first control transistor 270 (also referred to as the first control current). The increased current is mirrored to the first pass device 201 (also referred to as the first output transistor) using the first current mirror 271, 201 of the first output stage. Hence, the first output stage sources current to the output node 301 in an undervoltage situation.<!-- EPO <DP n="17"> --></p><p id="p0051" num="0051">At the same time, the second midpoint 402 (i.e. the gate of the second control transistor 410) is driven high, thereby closing the second control transistor 410 such that no current (also referred to as the second control current) is flowing through the second output transistor 412 of the second output stage. Hence, the second output stage does not sink current during an undervoltage situation.</p><p id="p0052" num="0052">Subject to a negative load transient, the output voltage at the output node 301 increases, thereby causing an overvoltage situation. The output voltage is fed back to the input of the multi-stage amplifier 200 and leads to an increase of the input voltage at the input node 255. As a result of this, the gate 402 of the second control transistor 410 is driven low, thereby increasing the current through the second control transistor 410. The increased current is mirrored to the second output transistor 412 using the second current mirror 411, 412 of the second output stage. Hence, the second output stage sinks current in an overvoltage situation.</p><p id="p0053" num="0053">Furthermore, the first midpoint 262 (i.e. the gate of the first control transistor 270) is driven low, thereby closing the first control transistor 270 such that no current is flowing through the first output transistor 201 of the first output stage. Hence, the first output stage does not source current during an overvoltage situation.</p><p id="p0054" num="0054">In other words, instead of adding Class B functionality into the output stage, a second intermediate stage is added to the first intermediate stage. Furthermore, a second (e.g. an Ndrive) output stage is added to provide sink currents at the output node 301. The transistors of the first output stage and of the second output stage may be coupled to the same supply voltage 302 (also referred to more generally as a high potential) and to the same ground potential 303 (also referred to more generally as a low potential, wherein the low potential is lower than the high potential). It should be noted however, that the transistors of the first output stage and of the second output stage may be coupled or connected to different supply voltages (i.e. to different high potentials).<!-- EPO <DP n="18"> --></p><p id="p0055" num="0055">Robust operation may be ensured by setting different operating points for the first output stage and for the second output stage. For this purpose, the second input transistor 400 may be designed to be smaller than the first input transistor 260. The operation of the first output stage may be regarded as "normal" (source mode) operation. Alternatively or in addition, the current ratio of the first current provided by the first current source 261 and the second current provided by the second current source 401 may be changed. In normal operation (in an undervoltage situation), the gate 262 of the first control transistor 270 may be in the range of ∼0.5V and the current through the first input transistor 260 may be equal to the first current.</p><p id="p0056" num="0056">When the output node 301 is on overvoltage, the input node 255 is pulled high by preceding gain stages of the multi-stage amplifier 200 in order to stop the provision of current from the first output transistor 201. For this purpose, the gate 262 of the first control transistor 270 is pulled towards zero. If the input voltage at the input node 255 is sufficiently high to pull down the - previously disabled-gate 402 of the second control transistor 410, a current through the diode transistor 411 of the second current mirror is enabled. As a result of this, a sink current through the second output transistor 412 is enabled.</p><p id="p0057" num="0057">The appropriate design of the input transistors 260, 400 and of the current sources 261, 401 ensures that at any time only one of the two output stages is enabled. This operation mode may be referred to as a Class-B mode of operation, which exhibits a certain dead band in which both output stages are turned off. The width of the dead band may be substantially reduced by preceding gain stages of the multi-stage amplifier 200 (which are not shown in <figref idrefs="f0004">Fig. 4a</figref>) which control the voltage feedback 107.</p><p id="p0058" num="0058"><figref idrefs="f0005">Fig. 4b</figref> shows complementary intermediate stages and output stages as described in the context of <figref idrefs="f0004">Fig. 4a</figref>. An additional input transistor 420 (also referred to as an auxiliary input transistor) is placed at the input node 255. The gate of the<!-- EPO <DP n="19"> --> additional input transistor 420 may be coupled to the input node 255, and the drain of the additional input transistor 420 may be (directly) coupled to the output node 301. As a result of this, currents may be sunk within the dead band between sourcing of current using the first output stage 270, 271, 201 and sinking of current using the second output stage 410, 411, 412. The amount of current which may be sunk using the additional input transistor 420 depends on the size of the additional input transistor 420. The additional input transistor 420 may be matched with the first and/or second input transistors 260, 400. Consequently, the amount of current which is sunk using the additional input transistor 420 is lower than the sourced or sunk current using the first / second output stages by a factor which depends on (e.g. which corresponds to) the gain of the first / second intermediate stages and the first / second output stages.</p><p id="p0059" num="0059">Hence, by adding another input transistor 420 as shown in <figref idrefs="f0005">Fig. 4b</figref> and by connecting its drain to the output node 301 the Class-B output stage of <figref idrefs="f0004">Fig. 4a</figref> may be enhanced into a Class-AB output stage. By matching the additional input transistor 420 to the first input transistor 260 and/or the second input transistor 400, it may be ensured that the relatively low internal current is well controlled and small within the first output transistor 201 at zero load conditions.</p><p id="p0060" num="0060">The use of a second parallel intermediate stage (and a second output stage) is associated with an additional current within the serial arrangement of the second current source 401 and the second input transistor 400. The additional current leads to an increased power consumption of the multi-stage amplifier 200. In order to reduce this current, the second intermediate stage may be arranged in a staggered manner with respect to the first intermediate stage. <figref idrefs="f0006">Fig. 4c</figref> shows an example implementation of the AB control which may be used to reduce the additional current.</p><p id="p0061" num="0061">As illustrated in <figref idrefs="f0006">Fig. 4c</figref>, the second input transistor 430 of the second intermediate stage may be arranged in series with the first input transistor 260. As a result of<!-- EPO <DP n="20"> --> this, the current within the serial arrangement comprising the second current source 401 and the second input transistor 430 may be reduced.</p><p id="p0062" num="0062">In normal (undervoltage) mode, the first input transistor 260 is conducting the first current provided by the first current source 261 and the first control transistor 270 is under regulation. Therefore, a gate voltage of ∼0.5V is present at the drain of the first input transistor 260. Since the second input transistor 430 has the same input voltage at its gate as the first input transistor 260, but has a source which is at a voltage level about ∼0.5V higher than the source of the first input transistor 260, there is no current flow from the second current source 401 through the second input transistor 400 into the first input transistor 260. This means that in a normal operation mode, the second intermediate stage does not exhibit any current flow, thereby reducing the power consumption of the multi-stage amplifier 200 (compared to the implementation shown in <figref idrefs="f0004">Fig. 4a</figref>).</p><p id="p0063" num="0063">If an overvoltage occurs at the output node 301, the input voltage at the input node 255 is pulled high, and the gate voltage of the first control transistor 270 is subsequently pulled to ground. In other words, the voltage level at the source 262 of the first input transistor 260 is pulled to ground. This enables the second input transistor 430 to conduct current from the second current source 401. This enables the second control transistor 410 which then creates a sink current at the output node 301 via the second output transistor 412.</p><p id="p0064" num="0064"><figref idrefs="f0007">Fig. 4d</figref> shows a combination of the parallel AB control of <figref idrefs="f0004">Fig. 4a</figref> and the staggered AB control of <figref idrefs="f0006">Fig. 4c</figref>. The concurrent use of both schemes may be beneficial in order to provide a faster reaction to an overvoltage situation, while at the same time reducing the current within the second intermediate stage / second output stage during normal (i.e. undervoltage) operation.</p><p id="p0065" num="0065">Another possibility for speeding up the transition from a Pdrive mode (where the first output stage is used to source current) to an Ndrive mode (where the second<!-- EPO <DP n="21"> --> output stage is used to sink current) is the usage of a split-MOS as shown in <figref idrefs="f0008">Fig. 4e</figref>. The first input transistor 260 is split up into a first partial input transistor 460 and a second partial input transistor 461. The staggered second input transistor 430 may then be (directly) coupled to the source of the first partial input transistor 460 and to the drain of the second partial input transistor 461.</p><p id="p0066" num="0066">The tapped channel which is provided by the first and second partial input transistors 460, 461 lowers the threshold voltage which separates the operating points of the first and second intermediate stages and therefore allows for a faster transition (i.e. for a reduced dead band).</p><p id="p0067" num="0067">It should be noted that the above mentioned schemes may be combined with one another, in order to provide a fast and robust transition between the overvoltage operation mode and the undervoltage operation mode (and vice versa).</p><p id="p0068" num="0068">As outlined above, the first output stage is active and the second output stage is inactive in an undervoltage situation. In a similar manner, the first output stage is inactive and the second output stage is active in an overvoltage situation. The (full) activation of the first and/or second output stage may lead to reduced recovery / reaction times. <figref idrefs="f0009">Figs. 5a and 5b</figref> illustrate means for reducing the recovery / reaction times of the multi-stage amplifier 200. For this purpose, the first and/or second output transistors 201, 412 may be held active to allow for fast reactions even when the respective output transistors are to be turned off by the regulation.</p><p id="p0069" num="0069">In particular, <figref idrefs="f0009">Fig. 5a</figref> shows means for maintaining the Pdrive 273 of the first output stage enabled during an overvoltage situation in order to ensure a fast recovery and reaction to sourcing load transients. When the overvoltage (i.e. the second output stage) is active, a first maintenance current may be injected to the Pdrive 272 using a first maintenance current source 501. A maintenance transistor<!-- EPO <DP n="22"> --> 502 may be used to decouple the first maintenance current source 501 during normal operation, in order to preserve the operating point of the first output stage.</p><p id="p0070" num="0070">In a similar manner, a second maintenance current source 511 may be used to maintain the Ndrive 413 which is enabled during normal source condition in order to ensure a fast reaction on sinking load transients (see <figref idrefs="f0009">Fig. 5b</figref>). A fixed maintenance current provided by the second maintenance current source 511 may preserve the operation points of the transistors 411, 412 of the second current mirror and may provide a fixed load current to the output node 301.</p><p id="p0071" num="0071">The provision of a maintenance current in order to keep the first output stage and/or the second output stage enabled may be referred to as an "awake" state of the first and/or second output stage, which is different from an "active" state of the first and/or second output stage, wherein the first output stage sources current to counter an undervoltage situation and wherein the second output stage sinks current to counter an overvoltage situation. The "awake" state is independent of the input voltage at the input node 255. On the other hand, the "active" state is dependent on the input voltage at the input node 255.</p><p id="p0072" num="0072">The means for maintaining the first and/or second output stage "awake" may be used in combination with any of the other measures described in the present document.</p><p id="p0073" num="0073">It should be noted that all stability measures of the multi-stage amplifier 200 which are used to ensure stable operation of a higher level voltage regulation loop may also be reused for the sink mode operation. Either the Ndrive 413 or the Pdrive 273 path/branch closes the loop for the stability measures. In addition, it should be noted that the input control circuits (i.e. the intermediate stages) may be flipped, as the Ndrive 413 and Pdrive 273 are already symmetrical.<!-- EPO <DP n="23"> --></p><p id="p0074" num="0074"><figref idrefs="f0010">Fig. 6</figref> shows a flow chart of an example method 600 for stabilizing an output voltage at an output node 301 of a multi-stage amplifier 200. The method 600 comprises activating (e.g. from an "awake" state) or deactivating (e.g. putting to an "awake" state) 601 a first output stage 270, 271, 201 of the multi-stage amplifier 200, in response to an input voltage at an input node 255. The first output stage may be activated or deactivated using a first amplification stage 260, 261 (which is also referred to herein as the first intermediate stage). The input voltage at the input node 255 may be dependent on the output voltage at the output node 301. For this purpose, the multi-stage amplifier 200 may comprise a feedback loop for feeding back an indication of the output voltage at the output node 301 back to an input of the multi-stage amplifier 200.</p><p id="p0075" num="0075">Furthermore, the method 600 comprises activating (e.g. from an "awake" state) or deactivating (e.g. putting to an "awake" state) 602 a second output stage 410, 411, 412 of the multi-stage amplifier 200, in response to the input voltage at the input node 255. The second output stage may be activated or deactivated using a second amplification stage 400, 401 (also referred to herein as a second intermediate stage). The first amplification stage 260, 261 and the second amplification stage 400, 401 may be configured to activate the first output stage 270, 271, 201 and the second output stage 410, 411, 412 in a mutually exclusive manner.</p><p id="p0076" num="0076">In addition, the method 600 may comprise sourcing 603 a current at the output node 301 of the multi-stage amplifier 200 from a high potential 302 (e.g. from a supply voltage), by activating the first output stage 270, 271, 201. The first output stage may be activated if the input voltage at the input node 255 is indicative of an undervoltage situation at the output node 301 (e.g. if the input voltage falls below a first threshold voltage). Furthermore, the method 600 may comprise sinking 604 a current at the output node 301 of the multi-stage amplifier 200 to a low potential 303 (e.g. to ground), by activating the second output stage 410, 411, 412, if the input voltage at the input node 255 is indicative of an overvoltage situation at the output node 301 (e.g. if the input voltage rises above a second threshold voltage).<!-- EPO <DP n="24"> --></p><p id="p0077" num="0077">As a result of the sourcing and the sinking of current at the output node 301, the output voltage may be stabilized in a fast and power efficient manner.</p><p id="p0078" num="0078">In the present document, a robust AB control and sink/source output circuit for multi-stage amplifiers, such as LDOs, has been described. The described circuit may be operated in a sourcing mode and in a sinking mode. The sourcing mode and the sinking mode are separated by means of matching of transistors of the circuit and/or by means of operating point control. The described circuit may require a slightly increased current, however, the extra current may be kept small by using a staggered circuit approach. Furthermore, circuitry has been described which may be used to maintain the output stages "always on" (i.e. in an "awake" state) in order to ensure a fast reaction on load steps. The circuit allows the sink and source currents to be set independently as long as stability is maintained. Furthermore, main loop stability measures such as e.g. a Miller capacitor may be used for both modes of operation.</p><p id="p0079" num="0079">The described circuit may be used within a multi-stage amplifier which is able to source and sink a current while maintaining an output voltage at an output node at a defined level. Furthermore, the described circuit allows voltage ramping (DVC) requirements to be fulfilled. In addition, the load step behavior of the output voltage from e.g. a maximum current Imax to zero may be improved.</p><p id="p0080" num="0080">It should be noted that the description and drawings merely illustrate the principles of the proposed methods and systems. Those skilled in the art will be able to implement various arrangements that, although not explicitly described or shown herein, embody the principles of the invention and are included within its spirit and scope. Furthermore, all examples and embodiment outlined in the present document are principally intended expressly to be only for explanatory purposes to help the reader in understanding the principles of the proposed methods and systems. Furthermore, all statements herein providing principles,<!-- EPO <DP n="25"> --> aspects, and embodiments of the invention, as well as specific examples thereof, are intended to encompass equivalents thereof.</p></description><claims mxw-id="PCLM90459085" lang="EN" load-source="patent-office"><!-- EPO <DP n="26"> --><claim id="c-en-0001" num="0001"><claim-text>A multi-stage amplifier (200) comprising
<claim-text>- a first amplification stage (260, 261) configured to activate or to deactivate a first output stage (270, 271, 201) in response to an input voltage at an input node (255);</claim-text>
<claim-text>- the first output stage (270, 271, 201) configured to source a current at an output node (301) of the multi-stage amplifier (200) from a high potential (302), when activated;</claim-text>
<claim-text>- a second amplification stage (400, 401) configured to activate or to deactivate a second output stage (410, 411, 412) in response to the input voltage at the input node (255); and</claim-text>
<claim-text>- the second output stage (410, 411, 412) configured to sink a current at the output node (301) of the multi-stage amplifier (200) to a low potential (303), when activated; wherein the first amplification stage (260, 261) and the second amplification stage (400, 401) are configured to activate the first output stage (270, 271, 201) and the second output stage (410, 411, 412) in a mutually exclusive manner.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The multi-stage amplifier (200) of claim 1, wherein
<claim-text>- the first amplification stage (260, 261) comprises
<claim-text>- a first current source (261) configured to provide a first current; and</claim-text>
<claim-text>- a first input transistor (260) arranged in series with the first current source; wherein a gate of the first input transistor (260) is coupled to the input node (255); wherein the first amplification stage (260, 261) is configured to control a voltage level at a first midpoint (262) between the first current source<!-- EPO <DP n="27"> --> (261) and the first input transistor (260), subject to the input voltage at the input node (255); wherein the first output stage (270, 271, 201) is coupled to the first midpoint (262); and</claim-text></claim-text>
<claim-text>- the second amplification stage (400, 401) comprises
<claim-text>- a second current source (401) configured to provide a second current; and</claim-text>
<claim-text>- a second input transistor (400) arranged in series with the second current source; wherein a gate of the second input transistor (400) is coupled to the input node (255); wherein the second amplification stage (400, 401) is configured to control a voltage level at a second midpoint (402) between the second current source (401) and the second input transistor (400), subject to the input voltage at the input node (255); wherein the second output stage (410, 411, 412) is coupled to the second midpoint (402).</claim-text></claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The multi-stage amplifier (200) of claim 2, wherein
<claim-text>- the first current source (261) is coupled to the high potential (302);</claim-text>
<claim-text>- a drain of the first input transistor (260) is coupled to the first midpoint (262); and</claim-text>
<claim-text>- a source of the first input transistor (260) is coupled to the low potential (303).</claim-text></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The multi-stage amplifier (200) of claim 3, wherein
<claim-text>- the second current source (401) is coupled to the high potential (302);</claim-text>
<claim-text>- a drain of the second input transistor (400) is coupled to the second midpoint (402); and</claim-text>
<claim-text>- a source of the second input transistor (400) is coupled to the low potential (303).</claim-text><!-- EPO <DP n="28"> --></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The multi-stage amplifier (200) of claim 3, wherein
<claim-text>- the second current source (401) is coupled to the high potential (302);</claim-text>
<claim-text>- a drain of the second input transistor (430) is coupled to the second midpoint (402); and</claim-text>
<claim-text>- a source of the second input transistor (430) is coupled to the first midpoint (262).</claim-text></claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The multi-stage amplifier (200) of any of claims 2 to 5, wherein
<claim-text>- the first input transistor (260) comprises a first partial transistor (460) and a second partial transistor (461);</claim-text>
<claim-text>- the first partial transistor (460) and the second partial transistor (461) are arranged in series;</claim-text>
<claim-text>- a gate of the first partial transistor (460) and a gate of the second partial transistor (461) are coupled to the input node (255); and</claim-text>
<claim-text>- a source of the second input transistor (430) is coupled to a midpoint between the first partial transistor (460) and the second partial transistor (461).</claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The multi-stage amplifier (200) of any previous claim, wherein
<claim-text>- the first output stage (270, 271, 201) comprises
<claim-text>- a first control transistor (270) having a gate (262) which is coupled to the first amplification stage (260, 261), and being configured to vary a first control current through the first control transistor (270), subject to a voltage level at the gate (262) of the first control transistor (270); and</claim-text>
<claim-text>- a first output amplifier (271, 201) configured to source an amplified version of the first control current to the output node (301); and</claim-text></claim-text>
<claim-text>- the second output stage (410, 411, 412) comprises<!-- EPO <DP n="29"> -->
<claim-text>- a second control transistor (410) having a gate (402) which is coupled to the second amplification stage (400, 401), and being configured to vary a second control current through the second control transistor (410), subject to a voltage level at the gate (402) of the second control transistor (410); and</claim-text>
<claim-text>- a second output amplifier (411, 412) configured to sink an amplified version of the second control current at the output node (301).</claim-text></claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The multi-stage amplifier (200) of claim 7, wherein
<claim-text>- the first output stage (270, 271, 201) comprises a first maintenance current source (501) arranged in parallel to the first control transistor (270) and configured to provide a first maintenance current to the first output amplifier (271, 201); and/or</claim-text>
<claim-text>- the second output stage (410, 411, 412) comprises a second maintenance current source (511) arranged in parallel to the second control transistor (410) and configured to provide a second maintenance current to the second output amplifier (411, 412).</claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The multi-stage amplifier (200) of any of claims 7 to 8, wherein
<claim-text>- the first output amplifier (271, 201) comprises a first current mirror with a first diode transistor (271) and a first output transistor (201);</claim-text>
<claim-text>- the first diode transistor (271) is arranged in series with the first control transistor (270) such that the first diode transistor (271) is traversed by the first control current;</claim-text>
<claim-text>- a drain of the first output transistor (201) is coupled to the output node (301);</claim-text>
<claim-text>- the first output transistor (201) is traversed by the amplified version of the first control current, which is sourced at the output node (301);<!-- EPO <DP n="30"> --></claim-text>
<claim-text>- the second output amplifier (411, 412) comprises a second current mirror with a second diode transistor (411) and a second output transistor (412);</claim-text>
<claim-text>- the second diode transistor (411) is arranged in series with the second control transistor (410) such that the second diode transistor (411) is traversed by the second control current;</claim-text>
<claim-text>- a drain of the second output transistor (412) is coupled to the output node (301); and</claim-text>
<claim-text>- the second output transistor (412) is traversed by the amplified version of the second control current, which is sunk at the output node (301).</claim-text></claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The multi-stage amplifier (200) of claim 9, wherein
<claim-text>- the first output transistor (201) and the second output transistor (412) are arranged in series;</claim-text>
<claim-text>- the output node (301) corresponds to a midpoint between the first output transistor (201) and the second output transistor (412);</claim-text>
<claim-text>- a source of the first output transistor (201) is coupled to the high potential (302);</claim-text>
<claim-text>- a source of the second output transistor (412) is coupled to the low potential (303);</claim-text>
<claim-text>- a source of the first diode transistor (271) is coupled to the high potential (302);</claim-text>
<claim-text>- a source of the first control transistor (270) is coupled to the low potential (303);</claim-text>
<claim-text>- a source of the second diode transistor (411) is coupled to the low potential (303); and</claim-text>
<claim-text>- a source of the second control transistor (410) is coupled to the high potential (302).</claim-text><!-- EPO <DP n="31"> --></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The multi-stage amplifier (200) of any of claims 7 to 10, wherein
<claim-text>- the first control transistor (270) comprises an N-type metaloxide semiconductor, referred to as MOS, transistor;</claim-text>
<claim-text>- the first output amplifier (271, 201) comprises P-type MOS transistors;</claim-text>
<claim-text>- the second control transistor (410) comprises a P-type MOS transistor; and</claim-text>
<claim-text>- the second output amplifier (411, 412) comprises N-type MOS transistors.</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The multi-stage amplifier (200) of any previous claim, further comprising an auxiliary input transistor (420); wherein
<claim-text>- a gate of the auxiliary input transistor (420) is coupled to the input node (255);</claim-text>
<claim-text>- a drain of the auxiliary input transistor (420) is coupled to the output node (301); and</claim-text>
<claim-text>- a source of the auxiliary input transistor (420) is coupled to the low potential (303).</claim-text></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The multi-stage amplifier (200) of any previous claim, wherein
<claim-text>- the first amplification stage (260, 261) is configured to activate the first output stage (270, 271, 201), if the input voltage is at or below a pre-determined first threshold voltage;</claim-text>
<claim-text>- the second amplification stage (400, 401) is configured to activate the second output stage (410, 411, 412), if the input voltage is at or above a pre-determined second threshold voltage; and</claim-text>
<claim-text>- the second threshold voltage is equal to or greater than the first threshold voltage.</claim-text><!-- EPO <DP n="32"> --></claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The multi-stage amplifier (200) of any previous claim, further comprising
<claim-text>- voltage sensing means (104) configured to provide an indication (107) of an output voltage at the output node (301); and</claim-text>
<claim-text>- a differential amplification stage (101) configured to provide the input voltage at the input node (255), based on a reference voltage (108) and based on the indication (107) of the output voltage at the output node (301).</claim-text></claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>A method (600) for stabilizing an output voltage at an output node (301) of a multi-stage amplifier (200), the method (600) comprising
<claim-text>- activating or deactivating (601) a first output stage (270, 271, 201) in response to an input voltage at an input node (255) using a first amplification stage (260, 261); wherein the input voltage at the input node (255) is dependent on the output voltage at the output node (301);</claim-text>
<claim-text>- activating or deactivating (602) a second output stage (410, 411, 412) in response to the input voltage at the input node (255) using a second amplification stage (400, 401); wherein the first amplification stage (260, 261) and the second amplification stage (400, 401) are configured to activate the first output stage (270, 271, 201) and the second output stage (410, 411, 412) in a mutually exclusive manner;</claim-text>
<claim-text>- sourcing (603) a current at the output node (301) of the multi-stage amplifier (200) from a high potential (302), by activating the first output stage (270, 271, 201), if the input voltage at the input node (255) is indicative of an undervoltage situation at the output node (301); and</claim-text>
<claim-text>- sinking (604) a current at the output node (301) of the multi-stage amplifier (200) to a low potential (303), by activating the second output stage (410, 411, 412), if the input voltage at the input node (255) is indicative of an overvoltage situation at the output node (301).</claim-text></claim-text></claim></claims><drawings mxw-id="PDW20421824" load-source="patent-office"><!-- EPO <DP n="33"> --><figure id="f0001" num="1a,1b"><img id="if0001" file="imgf0001.tif" wi="165" he="157" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="34"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="156" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="35"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="165" he="193" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="36"> --><figure id="f0004" num="4a"><img id="if0004" file="imgf0004.tif" wi="165" he="193" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="37"> --><figure id="f0005" num="4b"><img id="if0005" file="imgf0005.tif" wi="165" he="193" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="38"> --><figure id="f0006" num="4c"><img id="if0006" file="imgf0006.tif" wi="165" he="193" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="39"> --><figure id="f0007" num="4d"><img id="if0007" file="imgf0007.tif" wi="165" he="193" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="40"> --><figure id="f0008" num="4e"><img id="if0008" file="imgf0008.tif" wi="165" he="193" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="41"> --><figure id="f0009" num="5a,5b"><img id="if0009" file="imgf0009.tif" wi="165" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="42"> --><figure id="f0010" num="6"><img id="if0010" file="imgf0010.tif" wi="165" he="230" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="157" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="157" he="233" type="tif"/><doc-page id="srep0003" file="srep0003.tif" wi="157" he="233" type="tif"/><doc-page id="srep0004" file="srep0004.tif" wi="157" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
