#ifndef _SPM_
#define _SPM_

#include <platform.h>
#include <platform/mt8518.h>
#include <platform/mt_reg_base.h>

#define SPM_BASE        	(IO_PHYS + 0x00006000)

/**************************************
 * Define and Declare
 **************************************/
#define	SPM_POWERON_CONFIG_SET                (SPM_BASE + 0x000)
#define	SPM_POWER_ON_VAL0                     (SPM_BASE + 0x010)
#define	SPM_POWER_ON_VAL1                     (SPM_BASE + 0x014)
#define	SPM_CLK_SETTLE                        (SPM_BASE + 0x100)
#define	SPM_MP0_CPU0_PWR_CON                  (SPM_BASE + 0x200)
#define	SPM_MP0_CPUTOP_PWR_CON                (SPM_BASE + 0x208)
#define	SPM_MP0_CPU1_PWR_CON                  (SPM_BASE + 0x218)
#define	SPM_MP0_CPU2_PWR_CON                  (SPM_BASE + 0x21C)
#define	SPM_MP0_CPU3_PWR_CON                  (SPM_BASE + 0x220)
#define	SPM_IFR_PWR_CON                       (SPM_BASE + 0x234)
#define	SPM_DIS_PWR_CON                       (SPM_BASE + 0x23C)
#define	SPM_DPY_PWR_CON                       (SPM_BASE + 0x240)
#define	SPM_MP0_CPUTOP_L2_PDN                 (SPM_BASE + 0x244)
#define	SPM_MP0_CPUTOP_L2_SLEEP               (SPM_BASE + 0x248)
#define	SPM_MP0_CPU0_L1_PDN                   (SPM_BASE + 0x25C)
#define	SPM_MP0_CPU1_L1_PDN                   (SPM_BASE + 0x264)
#define	SPM_MP0_CPU2_L1_PDN                   (SPM_BASE + 0x26C)
#define	SPM_MP0_CPU3_L1_PDN                   (SPM_BASE + 0x274)
#define	SPM_CONN_PWR_CON                      (SPM_BASE + 0x280)
#define	SPM_MCU_PWR_CON                       (SPM_BASE + 0x290)
#define	SPM_IFR_SRAMROM_CON                   (SPM_BASE + 0x294)
#define	SPM_CPU_EXT_ISO                       (SPM_BASE + 0x2DC)
#define	SPM_SLEEP_IFR_PWR_MASK                (SPM_BASE + 0x2E0)
#define	SPM_SLEEP_ISP_PWR_MASK                (SPM_BASE + 0x2E4)
#define	SPM_SLEEP_MFG_3D_PWR_MASK             (SPM_BASE + 0x2E8)
#define	SPM_SLEEP_DIS_PWR_MASK                (SPM_BASE + 0x2EC)
#define	SPM_SLEEP_DPY_PWR_MASK                (SPM_BASE + 0x2F0)
#define	SPM_SLEEP_CONN_PWR_MASK               (SPM_BASE + 0x2F4)
#define	SPM_SLEEP_MFG_2D_PWR_MASK             (SPM_BASE + 0x300)
#define	SPM_SLEEP_MFG_ASYNC_PWR_MASK          (SPM_BASE + 0x304)
#define	SPM_CLK_CON                           (SPM_BASE + 0x400)
#define	SPM_APMCU_PWRCTL                      (SPM_BASE + 0x600)
#define	SPM_AP_DVFS_CON_SET                   (SPM_BASE + 0x604)
#define	SPM_SLEEP_STNBY_CON                   (SPM_BASE + 0x608)
#define	SPM_PWR_STATUS                        (SPM_BASE + 0x60C)
#define	SPM_PWR_STATUS_2ND                    (SPM_BASE + 0x610)
#define	SPM_RF_CLK_CFG                        (SPM_BASE + 0x620)
#define	SPM_RF_CLK_CFG_SET                    (SPM_BASE + 0x624)
#define	SPM_RF_CLK_CFG_CLR                    (SPM_BASE + 0x628)
#define	SPM_SPM_AP_SEMA                       (SPM_BASE + 0x638)
#define	SPM_SPM_SPM_SEMA                      (SPM_BASE + 0x63C)
#define	SPM_SLEEP_TIMER_STA                   (SPM_BASE + 0x720)
#define	SPM_SLEEP_TWAM_CON                    (SPM_BASE + 0x760)
#define	SPM_SLEEP_TWAM_LAST_STATUS0           (SPM_BASE + 0x764)
#define	SPM_SLEEP_TWAM_LAST_STATUS1           (SPM_BASE + 0x768)
#define	SPM_SLEEP_TWAM_LAST_STATUS2           (SPM_BASE + 0x76C)
#define	SPM_SLEEP_TWAM_LAST_STATUS3           (SPM_BASE + 0x770)
#define	SPM_SLEEP_TWAM_CURR_STATUS0           (SPM_BASE + 0x774)
#define	SPM_SLEEP_TWAM_CURR_STATUS1           (SPM_BASE + 0x778)
#define	SPM_SLEEP_TWAM_CURR_STATUS2           (SPM_BASE + 0x77C)
#define	SPM_SLEEP_TWAM_CURR_STATUS3           (SPM_BASE + 0x780)
#define	SPM_SLEEP_TWAM_TIMER_OUT              (SPM_BASE + 0x784)
#define	SPM_SLEEP_TWAM_WINDOW_LEN             (SPM_BASE + 0x788)
#define	SPM_SLEEP_WAKEUP_EVENT_MASK           (SPM_BASE + 0x810)
#define	SPM_SLEEP_CPU_WAKEUP_EVENT            (SPM_BASE + 0x814)
#define	SPM_PCM_WDT_TIMER_VAL                 (SPM_BASE + 0x824)
#define	SPM_PCM_WDT_TIMER_OUT                 (SPM_BASE + 0x828)
#define	SPM_SLEEP_ISR_MASK                    (SPM_BASE + 0x900)
#define	SPM_SLEEP_ISR_STATUS                  (SPM_BASE + 0x904)
#define	SPM_SLEEP_ISR_RAW_STA                 (SPM_BASE + 0x910)
#define	SPM_SLEEP_WAKEUP_MISC                 (SPM_BASE + 0x918)
#define	SPM_SLEEP_BUS_PROTECT_RDY             (SPM_BASE + 0x91C)
#define	SPM_SLEEP_SUBSYS_IDLE_STA             (SPM_BASE + 0x920)
#define	SPM_PCM_CON0                          (SPM_BASE + 0x310)
#define	SPM_PCM_EVENT_EN                      (SPM_BASE + 0xC00)
#define	SPM_PCM_CON1                          (SPM_BASE + 0x314)
#define	SPM_PCM_IM_PTR                        (SPM_BASE + 0x318)
#define	SPM_PCM_IM_LEN                        (SPM_BASE + 0x31C)
#define	SPM_PCM_REG_DATA_INI                  (SPM_BASE + 0x320)
#define	SPM_PCM_REG0_DATA                     (SPM_BASE + 0x380)
#define	SPM_PCM_REG1_DATA                     (SPM_BASE + 0x384)
#define	SPM_PCM_REG2_DATA                     (SPM_BASE + 0x388)
#define	SPM_PCM_REG3_DATA                     (SPM_BASE + 0x38C)
#define	SPM_PCM_REG4_DATA                     (SPM_BASE + 0x390)
#define	SPM_PCM_REG5_DATA                     (SPM_BASE + 0x394)
#define	SPM_PCM_REG6_DATA                     (SPM_BASE + 0x398)
#define	SPM_PCM_REG7_DATA                     (SPM_BASE + 0x39C)
#define	SPM_PCM_REG8_DATA                     (SPM_BASE + 0x3A0)
#define	SPM_PCM_REG9_DATA                     (SPM_BASE + 0x3A4)
#define	SPM_PCM_REG10_DATA                    (SPM_BASE + 0x3A8)
#define	SPM_PCM_REG11_DATA                    (SPM_BASE + 0x3AC)
#define	SPM_PCM_REG12_DATA                    (SPM_BASE + 0x3B0)
#define	SPM_PCM_REG13_DATA                    (SPM_BASE + 0x3B4)
#define	SPM_PCM_REG14_DATA                    (SPM_BASE + 0x3B8)
#define	SPM_PCM_REG15_DATA                    (SPM_BASE + 0x3BC)
#define	SPM_PCM_EVENT_REG_STA                 (SPM_BASE + 0x3C0)
#define	SPM_PCM_FSM_STA                       (SPM_BASE + 0x3C4)
#define	SPM_PCM_IM_HOST_RW_PTR                (SPM_BASE + 0x3C8)
#define	SPM_PCM_IM_HOST_RW_DAT                (SPM_BASE + 0x3CC)
#define	SPM_PCM_EVENT_VECTOR0                 (SPM_BASE + 0x340)
#define	SPM_PCM_EVENT_VECTOR1                 (SPM_BASE + 0x344)
#define	SPM_PCM_EVENT_VECTOR2                 (SPM_BASE + 0x348)
#define	SPM_PCM_EVENT_VECTOR3                 (SPM_BASE + 0x34C)
#define	SPM_PCM_EVENT_VECTOR4                 (SPM_BASE + 0x3D0)
#define	SPM_PCM_EVENT_VECTOR5                 (SPM_BASE + 0x3D4)
#define	SPM_PCM_EVENT_VECTOR6                 (SPM_BASE + 0x3D8)
#define	SPM_PCM_EVENT_VECTOR7                 (SPM_BASE + 0x3DC)
#define	SPM_PCM_EVENT_VECTOR8                 (SPM_BASE + 0xC04)
#define	SPM_PCM_EVENT_VECTOR9                 (SPM_BASE + 0xC08)
#define	SPM_PCM_EVENT_VECTORA                 (SPM_BASE + 0xC0C)
#define	SPM_PCM_EVENT_VECTORB                 (SPM_BASE + 0xC10)
#define	SPM_PCM_EVENT_VECTORC                 (SPM_BASE + 0xC14)
#define	SPM_PCM_EVENT_VECTORD                 (SPM_BASE + 0xC18)
#define	SPM_PCM_EVENT_VECTORE                 (SPM_BASE + 0xC1C)
#define	SPM_PCM_EVENT_VECTORF                 (SPM_BASE + 0xC20)
#define	SPM_PCM_MAS_PAUSE_MASK                (SPM_BASE + 0x354)
#define	SPM_PCM_PWR_IO_EN                     (SPM_BASE + 0x358)
#define	SPM_PCM_TIMER_VAL                     (SPM_BASE + 0x35C)
#define	SPM_PCM_TIMER_OUT                     (SPM_BASE + 0x360)
#define	SPM_PCM_SW_INT_SET                    (SPM_BASE + 0x3E0)
#define	SPM_PCM_SW_INT_CLEAR                  (SPM_BASE + 0x3E4)
#define	SPM_PCM_REGC_WAKEUP_MASK              (SPM_BASE + 0x3E8)
#define	SPM_SLEEP_MP0_CPU0_PWR_MASK           (SPM_BASE + 0x4E0)
#define	SPM_SLEEP_MP0_CPU1_PWR_MASK           (SPM_BASE + 0x4E4)
#define	SPM_SLEEP_MP0_CPU2_PWR_MASK           (SPM_BASE + 0x4E8)
#define	SPM_SLEEP_MP0_CPU3_PWR_MASK           (SPM_BASE + 0x4EC)
#define	SPM_SLEEP_MP0_CPUTOP_PWR_MASK         (SPM_BASE + 0x4F0)
#define	SPM_SLEEP_MCU_PWR_MASK                (SPM_BASE + 0x4F4)
#define	SPM_SLEEP_MP0_WFI0_EN                 (SPM_BASE + 0xF00)
#define	SPM_SLEEP_MP0_WFI1_EN                 (SPM_BASE + 0xF04)
#define	SPM_SLEEP_MP0_WFI2_EN                 (SPM_BASE + 0xF08)
#define	SPM_SLEEP_MP0_WFI3_EN                 (SPM_BASE + 0xF0C)
#define	SPM_PCM_RESERVE                       (SPM_BASE + 0xB00)
#define	SPM_PCM_RESERVE2                      (SPM_BASE + 0xB04)
#define	SPM_PCM_FLAGS                         (SPM_BASE + 0xB08)
#define	SPM_PCM_SRC_REQ                       (SPM_BASE + 0xB0C)
#define	SPM_PCM_RESERVE3                      (SPM_BASE + 0xB14)
#define	SPM_PCM_RESERVE4                      (SPM_BASE + 0xB18)
#define	SPM_PCM_RESERVE5                      (SPM_BASE + 0xC24)
#define	SPM_PCM_RESERVE6                      (SPM_BASE + 0xC28)
#define	SPM_PCM_RESERVE7                      (SPM_BASE + 0xC2C)
#define	SPM_PCM_RESERVE8                      (SPM_BASE + 0xC30)
#define	SPM_PCM_MMDDR_MASK                    (SPM_BASE + 0xB1C)
#define	SPM_PCM_DEBUG_CON                     (SPM_BASE + 0xB20)
#define	SPM_PCM_WDT_LATCH                     (SPM_BASE + 0xB24)
#define	SPM_MP0_CPU0_IRQ_MASK                 (SPM_BASE + 0xB30)
#define	SPM_MP0_CPU1_IRQ_MASK                 (SPM_BASE + 0xB34)
#define	SPM_MP0_CPU2_IRQ_MASK                 (SPM_BASE + 0xB38)
#define	SPM_MP0_CPU3_IRQ_MASK                 (SPM_BASE + 0xB3C)
#define	SPM_PCM_PASR_DPD_0                    (SPM_BASE + 0xB60)
#define	SPM_PCM_PASR_DPD_1                    (SPM_BASE + 0xB64)
#define	SPM_PCM_PASR_DPD_2                    (SPM_BASE + 0xB68)
#define	SPM_PCM_PASR_DPD_3                    (SPM_BASE + 0xB6C)
#define	SPM_SLEEP_GCPU_SRAM_CON               (SPM_BASE + 0xC34)
#define	SPM_SLEEP_NFI_SRAM_CON                (SPM_BASE + 0xC38)
#define	SPM_SLEEP_DPY_MISC                    (SPM_BASE + 0xC60)
#define	SPM_L2_FLUSH                          (SPM_BASE + 0xD00)
#define	SPM_GIC_SRAM_CON                      (SPM_BASE + 0xD04)
#define	SPM_MP0_VPROC_SUS                     (SPM_BASE + 0xD08)
#define	SPM_AUDAFE_PWR_CON                    (SPM_BASE + 0xD10)
#define	SPM_AUDSRC_PWR_CON                    (SPM_BASE + 0xD14)
#define	SPM_CM4_PWR_CON                       (SPM_BASE + 0xD30)
#define	SPM_CM4_SRAM_SLEEP                    (SPM_BASE + 0xD38)
#define	SPM_SLEEP_SPMC_MP0_CPU0_PWR_CON       (SPM_BASE + 0xC40)
#define	SPM_SLEEP_SPMC_MP0_CPU1_PWR_CON       (SPM_BASE + 0xC44)
#define	SPM_SLEEP_SPMC_MP0_CPU2_PWR_CON       (SPM_BASE + 0xC48)
#define	SPM_SLEEP_SPMC_MP0_CPU3_PWR_CON       (SPM_BASE + 0xC4C)
#define	SPM_SLEEP_SPMC_MP0_CPUTOP_PWR_CON     (SPM_BASE + 0xC50)
#define	SPM_SLEEP_SPMC_MP0_SRAM_SLP           (SPM_BASE + 0xC54)
#define	SPM_SLEEP_SPMC_MP0_CPUTOP_CLK_DIS     (SPM_BASE + 0xC58)
#define	SPM_SLEEP_SPMC_BYPASS                 (SPM_BASE + 0xC5C)
#define	SPM_MP0_CPU0_SRAM_SLEEP               (SPM_BASE + 0xD60)
#define	SPM_MP0_CPU1_SRAM_SLEEP               (SPM_BASE + 0xD64)
#define	SPM_MP0_CPU2_SRAM_SLEEP               (SPM_BASE + 0xD68)
#define	SPM_MP0_CPU3_SRAM_SLEEP               (SPM_BASE + 0xD6C)
#define	SPM_MP_TOP_SRAM_SLEEP                 (SPM_BASE + 0xD70)
#define	SPM_MP_TOP_VPROC_OFF                  (SPM_BASE + 0xD74)
#define	SPM_DEBUG_TOP_SRAM_PD                 (SPM_BASE + 0xD78)
#define	SPM_SLEEP_ACAO_INT_SET                (SPM_BASE + 0xD80)
#define	SPM_SLEEP_ACAO_INT_CLR                (SPM_BASE + 0xD84)
#define	SPM_SLEEP_ACAO_INT_STA                (SPM_BASE + 0xD88)

#define SPM_PROJECT_CODE    0xb16

#define SPM_REGWR_EN        (1U << 0)
#define SPM_REGWR_CFG_KEY   (SPM_PROJECT_CODE << 16)

#define spm_read(addr)          readl(addr)
#define spm_write(addr, val)        writel(val, addr)

#endif
