$comment
	File created using the following command:
		vcd file parteE.msim.vcd -direction
$end
$date
	Wed Nov 06 16:04:42 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module circuiteria_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " Hab_Dat $end
$var reg 1 # Hab_Dir $end
$var reg 1 $ reset $end
$var reg 1 % SCL $end
$var reg 1 & SDA $end
$var wire 1 ' finDATO $end
$var wire 1 ( finDIR $end
$var wire 1 ) soy $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 contador_dir[0]~7_combout $end
$var wire 1 2 contador_dato[1]~10_combout $end
$var wire 1 3 contador_dato[6]~20_combout $end
$var wire 1 4 clk~input_o $end
$var wire 1 5 soy~output_o $end
$var wire 1 6 finDIR~output_o $end
$var wire 1 7 finDATO~output_o $end
$var wire 1 8 SDA~input_o $end
$var wire 1 9 registro_dir[0]~feeder_combout $end
$var wire 1 : reset~input_o $end
$var wire 1 ; reset~inputclkctrl_outclk $end
$var wire 1 < Hab_Dir~input_o $end
$var wire 1 = contador_dir[0]~8 $end
$var wire 1 > contador_dir[1]~9_combout $end
$var wire 1 ? contador_dir[2]~12 $end
$var wire 1 @ contador_dir[3]~13_combout $end
$var wire 1 A contador_dir[3]~14 $end
$var wire 1 B contador_dir[4]~16 $end
$var wire 1 C contador_dir[5]~17_combout $end
$var wire 1 D contador_dir[5]~18 $end
$var wire 1 E contador_dir[6]~19_combout $end
$var wire 1 F LessThan0~2_combout $end
$var wire 1 G contador_dir[1]~10 $end
$var wire 1 H contador_dir[2]~11_combout $end
$var wire 1 I LessThan0~0_combout $end
$var wire 1 J contador_dir[4]~15_combout $end
$var wire 1 K LessThan0~1_combout $end
$var wire 1 L registro_dir[0]~0_combout $end
$var wire 1 M registro_dir[1]~feeder_combout $end
$var wire 1 N registro_dir[2]~feeder_combout $end
$var wire 1 O registro_dir[3]~feeder_combout $end
$var wire 1 P registro_dir[4]~feeder_combout $end
$var wire 1 Q registro_dir[5]~feeder_combout $end
$var wire 1 R registro_dir[6]~feeder_combout $end
$var wire 1 S Equal0~0_combout $end
$var wire 1 T Equal0~1_combout $end
$var wire 1 U SCL~input_o $end
$var wire 1 V SCL~inputclkctrl_outclk $end
$var wire 1 W finDIR~0_combout $end
$var wire 1 X finDIR~reg0_q $end
$var wire 1 Y contador_dato[0]~9 $end
$var wire 1 Z contador_dato[1]~11 $end
$var wire 1 [ contador_dato[2]~12_combout $end
$var wire 1 \ Hab_Dat~input_o $end
$var wire 1 ] process_2~0_combout $end
$var wire 1 ^ process_2~1_combout $end
$var wire 1 _ contador_dato[2]~13 $end
$var wire 1 ` contador_dato[3]~14_combout $end
$var wire 1 a contador_dato[0]~8_combout $end
$var wire 1 b LessThan1~0_combout $end
$var wire 1 c contador_dato[3]~15 $end
$var wire 1 d contador_dato[4]~16_combout $end
$var wire 1 e contador_dato[4]~17 $end
$var wire 1 f contador_dato[5]~18_combout $end
$var wire 1 g contador_dato[5]~19 $end
$var wire 1 h contador_dato[6]~21 $end
$var wire 1 i contador_dato[7]~22_combout $end
$var wire 1 j LessThan1~1_combout $end
$var wire 1 k LessThan1~2_combout $end
$var wire 1 l finDATO~0_combout $end
$var wire 1 m finDATO~reg0_q $end
$var wire 1 n registro_dir [6] $end
$var wire 1 o registro_dir [5] $end
$var wire 1 p registro_dir [4] $end
$var wire 1 q registro_dir [3] $end
$var wire 1 r registro_dir [2] $end
$var wire 1 s registro_dir [1] $end
$var wire 1 t registro_dir [0] $end
$var wire 1 u contador_dir [6] $end
$var wire 1 v contador_dir [5] $end
$var wire 1 w contador_dir [4] $end
$var wire 1 x contador_dir [3] $end
$var wire 1 y contador_dir [2] $end
$var wire 1 z contador_dir [1] $end
$var wire 1 { contador_dir [0] $end
$var wire 1 | contador_dato [7] $end
$var wire 1 } contador_dato [6] $end
$var wire 1 ~ contador_dato [5] $end
$var wire 1 !! contador_dato [4] $end
$var wire 1 "! contador_dato [3] $end
$var wire 1 #! contador_dato [2] $end
$var wire 1 $! contador_dato [1] $end
$var wire 1 %! contador_dato [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
1&
0'
0(
0)
x*
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
07
18
19
0:
0;
1<
0=
0>
0?
0@
1A
0B
0C
1D
0E
0F
1G
0H
1I
0J
1K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
1a
1b
1c
0d
0e
0f
1g
0h
0i
1j
0k
0l
0m
0t
0s
0r
0q
0p
0o
0n
0{
0z
0y
0x
0w
0v
0u
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
$end
#25000
1!
1%
14
1U
1V
0*
1t
1{
1M
1=
01
1>
#50000
0!
0%
04
0U
0V
1*
#75000
1!
1%
14
1U
1V
0*
1s
1z
0{
1N
0G
0>
0=
11
1H
1G
1>
0H
#100000
0!
0%
04
0U
0V
1*
#125000
1!
1%
14
1U
1V
0*
1r
1{
1O
1=
01
0G
0>
1H
#150000
0!
0%
04
0U
0V
1*
#175000
1!
1%
14
1U
1V
0*
1q
1y
0z
0{
1S
1P
1?
0H
1G
1>
0=
11
1@
0?
1H
0>
0@
#200000
0!
0%
04
0U
0V
1*
#225000
1!
1%
14
1U
1V
0*
1p
1{
1Q
1=
01
1>
#250000
0!
0%
04
0U
0V
1*
#275000
1!
1%
14
1U
1V
0*
1o
1z
0{
1R
0G
0>
0=
11
1?
0H
1G
1>
1@
0?
1H
0@
#300000
0!
0%
04
0U
0V
1*
#325000
1!
1%
14
1U
1V
0*
1n
1{
0I
1=
01
1T
1W
0L
1F
0G
0>
15
1)
1?
0H
1@
#350000
0!
0%
04
0U
0V
1*
#375000
1!
1%
14
1U
1V
0*
0y
0z
0{
1X
1I
0?
1H
1G
1>
0=
11
16
1(
0W
1L
0F
0@
0H
0>
#400000
0#
0&
0!
0%
0<
08
04
0U
0V
1*
1W
0L
09
#425000
1!
1%
14
1U
1V
0*
#450000
0!
0%
04
0U
0V
1*
#475000
1!
1%
14
1U
1V
0*
#500000
0!
0%
04
0U
0V
1*
#525000
1!
1%
14
1U
1V
0*
#550000
0!
0%
04
0U
0V
1*
#575000
1!
1%
14
1U
1V
0*
#600000
0!
0%
04
0U
0V
1*
#625000
1!
1%
14
1U
1V
0*
#650000
0!
0%
04
0U
0V
1*
#675000
1!
1%
14
1U
1V
0*
#700000
0!
0%
04
0U
0V
1*
#725000
1!
1%
14
1U
1V
0*
#750000
0!
0%
04
0U
0V
1*
#775000
1!
1%
14
1U
1V
0*
#800000
0!
0%
04
0U
0V
1*
#825000
1!
1%
14
1U
1V
0*
#850000
0!
0%
04
0U
0V
1*
#875000
1!
1%
14
1U
1V
0*
#900000
0!
0%
04
0U
0V
1*
#925000
1!
1%
14
1U
1V
0*
#950000
0!
0%
04
0U
0V
1*
#975000
1!
1%
14
1U
1V
0*
#1000000
