{"vcs1":{"timestamp_begin":1681299244.318117749, "rt":1.13, "ut":0.23, "st":0.23}}
{"vcselab":{"timestamp_begin":1681299245.535688591, "rt":1.00, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1681299246.597614838, "rt":0.49, "ut":0.10, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681299243.907531783}
{"VCS_COMP_START_TIME": 1681299243.907531783}
{"VCS_COMP_END_TIME": 1681314545.066030301}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338244}}
{"stitch_vcselab": {"peak_mem": 222564}}
