//------------------------------------------------------------------------------
//
//	Copyright (C) Nexell Co. 2012
//
//  This confidential and proprietary software may be used only as authorized by a
//  licensing agreement from Nexell Co.
//  The entire notice above must be reproduced on all authorized copies and copies
//  may only be made to the extent permitted by a licensing agreement from Nexell Co.
//
//	Module		:
//	File		: nx_PDM.c
//	Description	:
//	Author		:
//	History		:
//------------------------------------------------------------------------------

#include <nx_chip.h>
#include "nx_pdm.h"

static struct NX_PDM_RegisterSet *__g_pRegister[NUMBER_OF_PDM_MODULE];
//------------------------------------------------------------------------------
//
//	PDM Interface
//
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
//
// Basic Interface
//
//------------------------------------------------------------------------------

//---------- CLKGEN À» À§ÇÑ prototype
U32 NX_PDM_GetClockNumber (U32 ModuleIndex)
{
    static const U32 CLKGEN_PDMLIST[] = { CLOCKINDEX_LIST( PDM ) };
    NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
    return (U32)CLKGEN_PDMLIST[ModuleIndex];
}

//------------------------------------------------------------------------------
/**
 *	@brief	Initialize of prototype enviroment & local variables.
 *	@return  CTRUE	indicate that Initialize is successed.
 *			 CFALSE	indicate that Initialize is failed.
 *	@see	NX_PDM_GetNumberOfModule
 */
CBOOL	NX_PDM_Initialize( void )
{
	static CBOOL bInit = CFALSE;

	if( CFALSE == bInit )
	{
//		memset( __g_pRegister, 0, sizeof(__g_pRegister) );
		bInit = CTRUE;
	}

	return CTRUE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get number of modules in the chip.
 *	@return		Module's number. 
 *				It is equal to NUMBER_OF_PDM_MODULE in <nx_chip.h>.
 */
U32		NX_PDM_GetNumberOfModule( void )
{
	return NUMBER_OF_PDM_MODULE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get a size, in byte, of register set.
 *	@return		Size of module's register set.
 */
U32		NX_PDM_GetSizeOfRegisterSet( void )
{
	return sizeof( struct NX_PDM_RegisterSet );
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set a base address of register set.
 *	@param[in]	BaseAddress Module's base address
 *	@return		None.
 */
void	NX_PDM_SetBaseAddress( U32 ModuleIndex, void* BaseAddress )
{
	NX_ASSERT( CNULL != BaseAddress );
    NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	__g_pRegister[ModuleIndex] = (struct NX_PDM_RegisterSet *)BaseAddress;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get a base address of register set
 *	@return		Module's base address.
 */
void*	NX_PDM_GetBaseAddress( U32 ModuleIndex )
{
    NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	return (void*)__g_pRegister[ModuleIndex];
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get module's physical address.
 *	@return		Module's physical address. 
 *				It is equal to PHY_BASEADDR_PDM?_MODULE in <nx_chip.h>.
 */
U32		NX_PDM_GetPhysicalAddress( U32 ModuleIndex )
{
    const U32 PhysicalAddr[NUMBER_OF_PDM_MODULE] =
	{
		PHY_BASEADDR_LIST( PDM )
	};
    NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	return	PhysicalAddr[ModuleIndex];

}

//------------------------------------------------------------------------------
/**
 *	@brief		Initialize selected modules with default value.
 *	@return		 CTRUE	indicate that Initialize is successed. 
 *				 CFALSE	indicate that Initialize is failed.
 */
CBOOL	NX_PDM_OpenModule( U32 ModuleIndex )
{
    NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
    NX_DISABLE_UNUSED_VAR_WARNING(ModuleIndex);
    // @todo Implement
	return CTRUE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Deinitialize selected module to the proper stage.
 *	@return		 CTRUE	indicate that Deinitialize is successed. 
 *				 CFALSE	indicate that Deinitialize is failed.
 */
CBOOL	NX_PDM_CloseModule( U32 ModuleIndex )
{
    NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
    NX_DISABLE_UNUSED_VAR_WARNING(ModuleIndex);
    // @todo Implement
	return CTRUE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicates whether the selected modules is busy or not.
 *	@return		 CTRUE	indicate that Module is Busy. 
 *				 CFALSE	indicate that Module is NOT Busy.
 */
// No CheckBusy
//CBOOL	NX_PDM_CheckBusy( U32 ModuleIndex )
//{
//    NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
//    NX_DISABLE_UNUSED_VAR_WARNING(ModuleIndex);
//    // @todo Implement
//	return CFALSE;
//}

//------------------------------------------------------------------------------
/**
 *	@brief		Get module's reset index.
 *	@return		Module's reset index.
 *				It is equal to RESETINDEX_OF_PDM?_MODULE_i_nRST in <nx_chip.h>.
 */
U32 NX_PDM_GetResetNumber ( U32 ModuleIndex )
{
	const U32 ResetNumber[] =
	{
		RESETINDEX_LIST( PDM, i_nRST )
	};
	NX_CASSERT( NUMBER_OF_PDM_MODULE == (sizeof(ResetNumber)/sizeof(ResetNumber[0])) );
    NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	return	ResetNumber[ModuleIndex];
}


//------------------------------------------------------------------------------
// Interrupt Interface
//------------------------------------------------------------------------------
/**
 *	@brief		Get a interrupt number for the interrupt controller.
 *	@param[in]	ModuleIndex		an index of module.
 *	@return		A interrupt number.
 *				It is equal to INTNUM_OF_PDM?_MODULE in <nx_chip.h>.
 */
U32 	NX_PDM_GetInterruptNumber( U32 ModuleIndex )
{
    const U32 InterruptNumber[] = { INTNUM_LIST( PDM ) };
    NX_CASSERT( NUMBER_OF_PDM_MODULE == (sizeof(InterruptNumber)/sizeof(InterruptNumber[0])) );
    NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );

    return InterruptNumber[ModuleIndex];
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set a specified interrupt Mode
 *              Mode means IRQ Count Number.
 *	@param[in]	ModuleIndex		an index of module.
 *	@param[in]	Mode	 Set as 8~1  to enable a interrupt. 
 *						 Set as 0    to disable a interrupt.
 *								  9~   dont's work
 *	@return		None.
 */
void	NX_PDM_SetInterruptMode( U32 ModuleIndex, U32 Mode )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );

	NX_ASSERT( Mode <= 8 && Mode >= 0 );

    regvalue = ReadIO32(&pRegister->PDM_IRQCTRL);

	regvalue |= ((Mode << 0) & 0x1F);
	WriteIO32(&pRegister->PDM_IRQCTRL, regvalue);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicates whether some of interrupts are pended or not.
 *	@param[in]	ModuleIndex		an index of module.
 *	@return		 CTRUE	indicates that one or more interrupts are pended. 
 *				 CFALSE	indicates that no interrupt is pended.

 */
CBOOL	NX_PDM_GetInterruptPendingAll( U32 ModuleIndex )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	                    regvalue;
    
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );

	regvalue  = ReadIO32(&pRegister->PDM_IRQCTRL);
    
	if( (regvalue >> 6) && 0x01 )   return CTRUE;
	else 							return CFALSE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Clear pending state of all interrupts.
 *	@param[in]	ModuleIndex		an index of module.
 *	@return		None.

 */
void	NX_PDM_ClearInterruptPendingAll( U32 ModuleIndex )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );

	regvalue  = ReadIO32(&pRegister->PDM_IRQCTRL);
	regvalue  = regvalue | (1<<5);
	WriteIO32(&pRegister->PDM_IRQCTRL, regvalue);	// just write operation make pending clear
}


//------------------------------------------------------------------------------
// DMA Interface
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
/**
 *	@brief		Get DMA peripheral index
 *	@param[in]	ModuleIndex	an index of module.
 *	@return		DMA peripheral index.
 *	@see		NX_DMA_TransferMemToIO(DestinationPeriID),
 *				NX_DMA_TransferIOToMem(SourcePeriID)
 */
U32 NX_PDM_GetDMANumber ( U32 ModuleIndex )
{
	const U32 DMANumber[NUMBER_OF_PDM_MODULE] =
	{
	     DMAINDEX_LIST( PDM )   // DMAINDEX_OF_PDM?_MODULE
	};
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );

	return DMANumber[ModuleIndex];
}

U32 NX_PDM_GetDMABusWidth( U32 ModuleIndex )
{
    ModuleIndex = ModuleIndex;
	return 32; // 32 bit
}

//------------------------------------------------------------------------------
///	@name	Basic Use Functions
//------------------------------------------------------------------------------
//@{
void NX_PDM_InitSet( U32 ModuleIndex, U32 Enb )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );

	NX_ASSERT( Enb == CTRUE || Enb == CFALSE );

	regvalue  = ReadIO32(&pRegister->PDM_CTRL);

	if( Enb == CTRUE )	regvalue = regvalue | 0x01;
	else				regvalue = regvalue & (~0x01);

	WriteIO32(&pRegister->PDM_CTRL, regvalue);	// just write operation make pending clear
}

// S16À¸·Î Ã³¸®ÇÒ¶§´Â ¸ðµç ¿¬»ê¿¡ S16À» Ã³¸®ÇØÁÖµµ·Ï ÇÏÀÚ
// 2012-11-08 GainxMinux2¿¡¼­ 32bit·Î Ã³¸®µÇ¾î¼­ orÇÑ °á°ú°¡ ÀÌ»óÇÑ °æ¿ìµµ ¹ß»ý.
// µû¶ó¼­ ¾Æ·¡¿Í °°ÀÌ MaskingÀ» ÇØÁÖµµ·Ï ÇÑ´Ù.
void NX_PDM_SetGain0( U32 ModuleIndex, S16 Gainx4, S16 Gainx2 )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );
	regvalue  = ((0xFFFF & (S16)Gainx4) << 16) | ((0xFFFF & (S16)Gainx2) << 0);

	WriteIO32(&pRegister->PDM_GAIN0, regvalue);	// just write operation make pending clear
}


void NX_PDM_SetGain1( U32 ModuleIndex, S16 GainxMinus4, S16 GainxMinus2 )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );
	regvalue  = ((0xFFFF & (S16)GainxMinus4) << 16) | ((0xFFFF & (S16)GainxMinus2) << 0);

	WriteIO32(&pRegister->PDM_GAIN1, regvalue);	// just write operation make pending clear
}

void NX_PDM_SetCoeff( U32 ModuleIndex, S16 Coeff1, S16 Coeff0 )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );
	regvalue  = ((0xFFFF & (S16)Coeff1) << 16) | ((0xFFFF & (S16)Coeff0) << 0);

	WriteIO32(&pRegister->PDM_COEFF, regvalue);	// just write operation make pending clear
}

void NX_PDM_SetOverSample( U32 ModuleIndex, U32 OverSample )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );
	NX_ASSERT( OverSample < 128 ); // 7 bit : 128

	regvalue  = ReadIO32(&pRegister->PDM_CTRL);
	regvalue  = regvalue & (~( 0x7f<<16 ));
	regvalue  = regvalue | (OverSample << 16);

	WriteIO32(&pRegister->PDM_CTRL, regvalue);	// just write operation make pending clear
}

void NX_PDM_SetStrobeShift( U32 ModuleIndex, U32 StrobeShift )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );
	NX_ASSERT( StrobeShift < 32 ); // 5 bit : 32

	regvalue  = ReadIO32(&pRegister->PDM_CTRL);
	regvalue  = regvalue & (~( 0x1f<<8 ));
	regvalue  = regvalue | (StrobeShift << 8);

	WriteIO32(&pRegister->PDM_CTRL, regvalue);	// just write operation make pending clear
}

void NX_PDM_DMAMode( U32 ModuleIndex, U32 DMAMode )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );
	NX_ASSERT( DMAMode < 2 ); // 1 bit : 2

	regvalue  = ReadIO32(&pRegister->PDM_CTRL);
	regvalue  = regvalue & (~( 0x1<<2 ));
	regvalue  = regvalue | (DMAMode << 2);

	WriteIO32(&pRegister->PDM_CTRL, regvalue);	// just write operation make pending clear
}


void NX_PDM_StartEnable( U32 ModuleIndex, CBOOL Enb )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );
	NX_ASSERT( Enb == CTRUE || Enb == CFALSE );

	regvalue  = ReadIO32(&pRegister->PDM_CTRL);


	if( Enb == CTRUE )	regvalue  = regvalue | (0x1<<1);
	else				regvalue  = regvalue & (~( 0x1<<1 ));

	WriteIO32(&pRegister->PDM_CTRL, regvalue);	// just write operation make pending clear
}



void NX_PDM_SetShiftPerPixel( U32 ModuleIndex, U32 NUM )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );

	regvalue  = ReadIO32(&pRegister->PDM_CTRL1);
	regvalue = regvalue & (~(0x7 << 16));
	regvalue = regvalue | ((NUM&0x7)<<16);

	WriteIO32(&pRegister->PDM_CTRL1, regvalue);	// just write operation make pending clear
}

void NX_PDM_SetNumOfClock( U32 ModuleIndex, U32 NUM )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );

	regvalue  = ReadIO32(&pRegister->PDM_CTRL1);
	regvalue = regvalue & (~(0xff << 8));
	regvalue = regvalue | ((NUM&0xff)<<8);

	WriteIO32(&pRegister->PDM_CTRL1, regvalue);	// just write operation make pending clear
}

void NX_PDM_SetSamplePosition( U32 ModuleIndex, U32 NUM )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );

	regvalue  = ReadIO32(&pRegister->PDM_CTRL1);
	regvalue = regvalue & (~(0xff << 0));
	regvalue = regvalue | ((NUM&0xff)<<0);

	WriteIO32(&pRegister->PDM_CTRL1, regvalue);	// just write operation make pending clear
}


//@}
void NX_PDM_SetCTRL1( U32 ModuleIndex, U32 Shift, U32 Numof, U32 Sample )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );

	regvalue = ((Shift&0x7)<<16) | ((Numof&0xff)<<8) | ((Sample&0xff)<<0);
	WriteIO32(&pRegister->PDM_CTRL1, regvalue);	// just write operation make pending clear

}

#if 0
//====================
// PDM RegTest Function
// ÀÚÃ¼ÀûÀ¸·Î R/W¸¦ ÇÏ¸é¼­ È®ÀÎÇÑ´Ù.
//====================
#include <nx_simio.h>

CBOOL NX_PDM_CheckReg( U32 Addr, U32 initvalue, U32 writevalue, char *RegName);

// Macro ¸¸µé¸é ÁÁÀ»ÅÙµ¥.. ¸ð¸£°Ú´Ù. 2013-01-22 ¿ÀÈÄ 5:12:14
//	Addr = (U32) &pRegister->PDM_CTRL;
//	initvalue = 0x00; writevalue = (0x7F<<16) | (0xF<<8) | (1<<2) | (1<<1) | (1<<0);
//	if( CFALSE == NX_PDM_CheckReg( Addr, initvalue, writevalue, "PDM_CTRL") )
//	{
//		Result = CFALSE;
//	}


CBOOL NX_PDM_RegTest( U32 ModuleIndex )
{
	register struct NX_PDM_RegisterSet* pRegister = 0;
	register U32	regvalue;
	NX_ASSERT( NUMBER_OF_PDM_MODULE > ModuleIndex );
	pRegister = __g_pRegister[ModuleIndex];
	NX_ASSERT( CNULL != pRegister );


	//---------------
	// Init Value Check.
	//---------------
	CBOOL Result = CTRUE ;
	U32 Addr, initvalue, writevalue;

//    volatile U32 PDM_CTRL	    ;
//    volatile U32 PDM_GAIN0	    ;
//    volatile U32 PDM_GAIN1	    ;
//    volatile U32 PDM_COEFF	    ;
//    volatile U32 PDM_DATA	    ;
//    volatile U32 PDM_CTRL1      ;
//    volatile U32 PDM_IRQCTRL	;

	// PDM_CTRL
	Addr = (U32) &pRegister->PDM_CTRL;
	initvalue = 0x00; writevalue = (0x7F<<16) | (0xF<<8) | (1<<2) | (1<<1) | (1<<0);
	if( CFALSE == NX_PDM_CheckReg( Addr, initvalue, writevalue, "PDM_CTRL") )
	{
		Result = CFALSE;
	}

	// PDM_GAIN0
	Addr = (U32) &pRegister->PDM_GAIN0;
	initvalue = 0x00; writevalue = 0xFFFFFFFF;
	if( CFALSE == NX_PDM_CheckReg( Addr, initvalue, writevalue, "PDM_GAIN0") )
	{
		Result = CFALSE;
	}

	// PDM_GAIN1
	Addr = (U32) &pRegister->PDM_GAIN1;
	initvalue = 0x00; writevalue = 0xFFFFFFFF;
	if( CFALSE == NX_PDM_CheckReg( Addr, initvalue, writevalue, "PDM_GAIN1") )
	{
		Result = CFALSE;
	}

	// PDM_DATA : FIFO DataÀÌ¹Ç·Î ÀÐ±â ºÒ°¡´É.

	// PDM_CTRL1
	Addr = (U32) &pRegister->PDM_CTRL1;
	initvalue = 0x00; writevalue = (0x7<<16) | (0xFF<<8) | (0xFF<<0);
	if( CFALSE == NX_PDM_CheckReg( Addr, initvalue, writevalue, "PDM_CTRL1") )
	{
		Result = CFALSE;
	}

	// PDM_IRQCTRL
	Addr = (U32) &pRegister->PDM_IRQCTRL;
	initvalue = 0x00; writevalue =  (0x1F<<0);
	if( CFALSE == NX_PDM_CheckReg( Addr, initvalue, writevalue, "PDM_IRQCTRL") )
	{
		Result = CFALSE;
	}

	return Result;

}

CBOOL NX_PDM_CheckReg( U32 Addr, U32 initvalue, U32 writevalue, char *RegName)
{
	CBOOL Result = CTRUE;

	//------
	// Init Value Check.
	//------
	U32 regvalue = ReadIO32( Addr );
	if( regvalue != initvalue )
	{
//		NX_CONSOLE_Printf("\n[ERROR] %s Register's initial value Error ( read = %x, golden = %x )",
//			RegName, regvalue, initvalue ) ;
		Result = CFALSE;
	}

	//------
	// write value Check.
	//------
	WriteIO32( Addr, writevalue );
	regvalue = ReadIO32( Addr );
	if( regvalue != writevalue )
	{
//		NX_CONSOLE_Printf("\n[ERROR] %s Register write Error ( read = %x, golden = %x )",
//			RegName, regvalue, writevalue ) ;
		Result = CFALSE;
	}


	return Result;
}
#endif
