Analysis & Synthesis report for LSTM_network
Mon Jun 03 15:56:05 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: fp_unit:u0|fp_cvt:fp_cvt_comp
 14. Parameter Settings for Inferred Entity Instance: fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0
 15. lpm_mult Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "fp_unit:u0|lzc_128:lzc_128_comp"
 17. Port Connectivity Checks: "fp_unit:u0|lzc_32:lzc4_32_comp"
 18. Port Connectivity Checks: "fp_unit:u0|lzc_32:lzc3_32_comp"
 19. Port Connectivity Checks: "fp_unit:u0|lzc_32:lzc2_32_comp"
 20. Port Connectivity Checks: "fp_unit:u0|lzc_32:lzc1_32_comp"
 21. Port Connectivity Checks: "fp_unit:u0"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 03 15:56:05 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; LSTM_network                                ;
; Top-level Entity Name              ; fpu                                         ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 3,061                                       ;
;     Total combinational functions  ; 3,061                                       ;
;     Dedicated logic registers      ; 219                                         ;
; Total registers                    ; 219                                         ;
; Total pins                         ; 139                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 7                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; fpu                ; LSTM_network       ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Perform WYSIWYG Primitive Resynthesis                            ; On                 ; Off                ;
; Auto Shift Register Replacement                                  ; Always             ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; fpu/fpu.vhd                      ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fpu.vhd      ;         ;
; fpu/fp_lib.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_lib.vhd   ;         ;
; fpu/fp_wire.vhd                  ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_wire.vhd  ;         ;
; fpu/fp_unit.vhd                  ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd  ;         ;
; fpu/fp_sgnj.vhd                  ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_sgnj.vhd  ;         ;
; fpu/fp_rnd.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_rnd.vhd   ;         ;
; fpu/fp_max.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_max.vhd   ;         ;
; fpu/fp_func.vhd                  ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_func.vhd  ;         ;
; fpu/fp_fma.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd   ;         ;
; fpu/fp_ext.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_ext.vhd   ;         ;
; fpu/fp_exe.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_exe.vhd   ;         ;
; fpu/fp_cvt.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cvt.vhd   ;         ;
; fpu/fp_cmp.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cmp.vhd   ;         ;
; fpu/lzc_wire.vhd                 ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_wire.vhd ;         ;
; fpu/lzc_lib.vhd                  ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_lib.vhd  ;         ;
; fpu/lzc_4.vhd                    ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_4.vhd    ;         ;
; fpu/lzc_8.vhd                    ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_8.vhd    ;         ;
; fpu/lzc_16.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_16.vhd   ;         ;
; fpu/lzc_32.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_32.vhd   ;         ;
; fpu/lzc_64.vhd                   ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_64.vhd   ;         ;
; fpu/lzc_128.vhd                  ; yes             ; User VHDL File               ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_128.vhd  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                           ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                           ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                           ;         ;
; db/mult_4dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/db/mult_4dt.tdf  ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,061       ;
;                                             ;             ;
; Total combinational functions               ; 3061        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1559        ;
;     -- 3 input functions                    ; 1056        ;
;     -- <=2 input functions                  ; 446         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2693        ;
;     -- arithmetic mode                      ; 368         ;
;                                             ;             ;
; Total registers                             ; 219         ;
;     -- Dedicated logic registers            ; 219         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 139         ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 7           ;
;                                             ;             ;
; Maximum fan-out node                        ; clken~input ;
; Maximum fan-out                             ; 276         ;
; Total fan-out                               ; 11066       ;
; Average fan-out                             ; 3.10        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; |fpu                                      ; 3061 (0)            ; 219 (0)                   ; 0           ; 7            ; 1       ; 3         ; 139  ; 0            ; |fpu                                                                                                                                      ; fpu         ; work         ;
;    |fp_unit:u0|                           ; 3061 (0)            ; 219 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |fpu|fp_unit:u0                                                                                                                           ; fp_unit     ; work         ;
;       |fp_exe:fp_exe_comp|                ; 93 (93)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|fp_exe:fp_exe_comp                                                                                                        ; fp_exe      ; work         ;
;       |fp_ext:fp_ext1_comp|               ; 174 (174)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|fp_ext:fp_ext1_comp                                                                                                       ; fp_ext      ; work         ;
;       |fp_ext:fp_ext2_comp|               ; 171 (171)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|fp_ext:fp_ext2_comp                                                                                                       ; fp_ext      ; work         ;
;       |fp_ext:fp_ext3_comp|               ; 110 (110)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|fp_ext:fp_ext3_comp                                                                                                       ; fp_ext      ; work         ;
;       |fp_fma:fp_fma_comp|                ; 2237 (2182)         ; 219 (219)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp                                                                                                        ; fp_fma      ; work         ;
;          |lpm_mult:Mult0|                 ; 55 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0                                                                                         ; lpm_mult    ; work         ;
;             |mult_4dt:auto_generated|     ; 55 (55)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0|mult_4dt:auto_generated                                                                 ; mult_4dt    ; work         ;
;       |fp_rnd:fp_rnd_comp|                ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|fp_rnd:fp_rnd_comp                                                                                                        ; fp_rnd      ; work         ;
;       |lzc_128:lzc_128_comp|              ; 121 (40)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp                                                                                                      ; lzc_128     ; work         ;
;          |lzc_64:lzc_64_comp_0|           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0                                                                                 ; lzc_64      ; work         ;
;             |lzc_32:lzc_32_comp_1|        ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1                                                            ; lzc_32      ; work         ;
;                |lzc_16:lzc_16_comp_1|     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1                                       ; lzc_16      ; work         ;
;                   |lzc_8:lzc_8_comp_0|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;                   |lzc_8:lzc_8_comp_1|    ; 7 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;          |lzc_64:lzc_64_comp_1|           ; 73 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1                                                                                 ; lzc_64      ; work         ;
;             |lzc_32:lzc_32_comp_0|        ; 30 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0                                                            ; lzc_32      ; work         ;
;                |lzc_16:lzc_16_comp_0|     ; 14 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0                                       ; lzc_16      ; work         ;
;                   |lzc_8:lzc_8_comp_0|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;                   |lzc_8:lzc_8_comp_1|    ; 6 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;                |lzc_16:lzc_16_comp_1|     ; 10 (4)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1                                       ; lzc_16      ; work         ;
;                   |lzc_8:lzc_8_comp_0|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;                   |lzc_8:lzc_8_comp_1|    ; 5 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_0|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;             |lzc_32:lzc_32_comp_1|        ; 35 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1                                                            ; lzc_32      ; work         ;
;                |lzc_16:lzc_16_comp_0|     ; 14 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0                                       ; lzc_16      ; work         ;
;                   |lzc_8:lzc_8_comp_0|    ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;                   |lzc_8:lzc_8_comp_1|    ; 4 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;                |lzc_16:lzc_16_comp_1|     ; 12 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1                                       ; lzc_16      ; work         ;
;                   |lzc_8:lzc_8_comp_0|    ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;                   |lzc_8:lzc_8_comp_1|    ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                    ; lzc_8       ; work         ;
;                      |lzc_4:lzc_4_comp_1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_1|lzc_32:lzc_32_comp_1|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1 ; lzc_4       ; work         ;
;       |lzc_32:lzc1_32_comp|               ; 35 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp                                                                                                       ; lzc_32      ; work         ;
;          |lzc_16:lzc_16_comp_0|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0                                                                                  ; lzc_16      ; work         ;
;             |lzc_8:lzc_8_comp_1|          ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1                                                               ; lzc_8       ; work         ;
;                |lzc_4:lzc_4_comp_0|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_0                                            ; lzc_4       ; work         ;
;                |lzc_4:lzc_4_comp_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1                                            ; lzc_4       ; work         ;
;          |lzc_16:lzc_16_comp_1|           ; 9 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1                                                                                  ; lzc_16      ; work         ;
;             |lzc_8:lzc_8_comp_0|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                                                               ; lzc_8       ; work         ;
;                |lzc_4:lzc_4_comp_0|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_0                                            ; lzc_4       ; work         ;
;                |lzc_4:lzc_4_comp_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1                                            ; lzc_4       ; work         ;
;             |lzc_8:lzc_8_comp_1|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                                                               ; lzc_8       ; work         ;
;       |lzc_32:lzc2_32_comp|               ; 36 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp                                                                                                       ; lzc_32      ; work         ;
;          |lzc_16:lzc_16_comp_0|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_0                                                                                  ; lzc_16      ; work         ;
;             |lzc_8:lzc_8_comp_1|          ; 4 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1                                                               ; lzc_8       ; work         ;
;                |lzc_4:lzc_4_comp_0|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_0                                            ; lzc_4       ; work         ;
;                |lzc_4:lzc_4_comp_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1                                            ; lzc_4       ; work         ;
;          |lzc_16:lzc_16_comp_1|           ; 10 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1                                                                                  ; lzc_16      ; work         ;
;             |lzc_8:lzc_8_comp_0|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                                                               ; lzc_8       ; work         ;
;                |lzc_4:lzc_4_comp_0|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_0                                            ; lzc_4       ; work         ;
;                |lzc_4:lzc_4_comp_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1                                            ; lzc_4       ; work         ;
;             |lzc_8:lzc_8_comp_1|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc2_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                                                               ; lzc_8       ; work         ;
;       |lzc_32:lzc3_32_comp|               ; 34 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp                                                                                                       ; lzc_32      ; work         ;
;          |lzc_16:lzc_16_comp_0|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_0                                                                                  ; lzc_16      ; work         ;
;             |lzc_8:lzc_8_comp_1|          ; 4 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1                                                               ; lzc_8       ; work         ;
;                |lzc_4:lzc_4_comp_0|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_0                                            ; lzc_4       ; work         ;
;                |lzc_4:lzc_4_comp_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_1|lzc_4:lzc_4_comp_1                                            ; lzc_4       ; work         ;
;          |lzc_16:lzc_16_comp_1|           ; 9 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1                                                                                  ; lzc_16      ; work         ;
;             |lzc_8:lzc_8_comp_0|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0                                                               ; lzc_8       ; work         ;
;                |lzc_4:lzc_4_comp_0|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_0                                            ; lzc_4       ; work         ;
;                |lzc_4:lzc_4_comp_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_1                                            ; lzc_4       ; work         ;
;             |lzc_8:lzc_8_comp_1|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpu|fp_unit:u0|lzc_32:lzc3_32_comp|lzc_16:lzc_16_comp_1|lzc_8:lzc_8_comp_1                                                               ; lzc_8       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+-------------------------------------------------------+----------------------------------------+
; Register name                                         ; Reason for Removal                     ;
+-------------------------------------------------------+----------------------------------------+
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.dbz                 ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.exponent_add[9,10]  ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[24]    ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.fmt[0,1]            ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.rm[0..2]            ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_2.dbz                 ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_2.fmt[0,1]            ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_2.rm[0..2]            ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_2.diff                ; Lost fanout                            ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.mantissa_mul[75,76] ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.mantissa_add[75,76] ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_2.exponent_rnd[10]    ; Stuck at GND due to stuck port data_in ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.mantissa_add[74]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 22                ;                                        ;
+-------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+----------------------------------------------------+---------------------------+----------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register             ;
+----------------------------------------------------+---------------------------+----------------------------------------------------+
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.dbz              ; Stuck at GND              ; fp_unit:u0|fp_fma:fp_fma_comp|r_2.dbz              ;
;                                                    ; due to stuck port data_in ;                                                    ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.exponent_add[10] ; Stuck at GND              ; fp_unit:u0|fp_fma:fp_fma_comp|r_2.exponent_rnd[10] ;
;                                                    ; due to stuck port data_in ;                                                    ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.fmt[1]           ; Stuck at GND              ; fp_unit:u0|fp_fma:fp_fma_comp|r_2.fmt[1]           ;
;                                                    ; due to stuck port data_in ;                                                    ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.fmt[0]           ; Stuck at GND              ; fp_unit:u0|fp_fma:fp_fma_comp|r_2.fmt[0]           ;
;                                                    ; due to stuck port data_in ;                                                    ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.rm[2]            ; Stuck at GND              ; fp_unit:u0|fp_fma:fp_fma_comp|r_2.rm[2]            ;
;                                                    ; due to stuck port data_in ;                                                    ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.rm[1]            ; Stuck at GND              ; fp_unit:u0|fp_fma:fp_fma_comp|r_2.rm[1]            ;
;                                                    ; due to stuck port data_in ;                                                    ;
; fp_unit:u0|fp_fma:fp_fma_comp|r_1.rm[0]            ; Stuck at GND              ; fp_unit:u0|fp_fma:fp_fma_comp|r_2.rm[0]            ;
;                                                    ; due to stuck port data_in ;                                                    ;
+----------------------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 219   ;
; Number of registers using Synchronous Clear  ; 88    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|r_2.mantissa_rnd[18] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|r_2.grs[1]           ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|r_1.mantissa_mul[3]  ;
; 3:1                ; 51 bits   ; 102 LEs       ; 51 LEs               ; 51 LEs                 ; Yes        ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|r_1.mantissa_add[31] ;
; 3:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|r_1.mantissa_mul[53] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|r_2.exponent_rnd[0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftRight1          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext1_comp|result              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext2_comp|result              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftRight0          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftRight0          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|counter_sub[2]       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftLeft0           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftLeft0           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext1_comp|fp_ext_o.class[9]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext2_comp|fp_ext_o.class[8]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftRight1          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftRight0          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext1_comp|result              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext2_comp|result              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|counter_dif[5]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftLeft0           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext1_comp|result              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext2_comp|result              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftRight1          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|c[29]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftLeft0           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftLeft0           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext1_comp|result              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext2_comp|result              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|class_c[9]           ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; No         ; |fpu|fp_unit:u0|fp_exe:fp_exe_comp|fp_exe_o.result[0]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|c[26]                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftLeft0           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext1_comp|result              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext2_comp|result              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|c[6]                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_exe:fp_exe_comp|fp_exe_o.result[25]  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|ShiftLeft0           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext1_comp|result              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext2_comp|result              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|c[13]                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext1_comp|result              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |fpu|fp_unit:u0|fp_ext:fp_ext2_comp|result              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|c[17]                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |fpu|fp_unit:u0|fp_fma:fp_fma_comp|c[20]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fp_unit:u0|fp_cvt:fp_cvt_comp ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; RISCV          ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+------------------------------+
; Parameter Name                                 ; Value         ; Type                         ;
+------------------------------------------------+---------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 24            ; Untyped                      ;
; LPM_WIDTHB                                     ; 24            ; Untyped                      ;
; LPM_WIDTHP                                     ; 48            ; Untyped                      ;
; LPM_WIDTHR                                     ; 48            ; Untyped                      ;
; LPM_WIDTHS                                     ; 1             ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                      ;
; LPM_PIPELINE                                   ; 0             ; Untyped                      ;
; LATENCY                                        ; 0             ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                      ;
; USE_EAB                                        ; OFF           ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_4dt      ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                      ;
+------------------------------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 1                                            ;
; Entity Instance                       ; fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                           ;
;     -- LPM_WIDTHB                     ; 24                                           ;
;     -- LPM_WIDTHP                     ; 48                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_unit:u0|lzc_128:lzc_128_comp"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_unit:u0|lzc_32:lzc4_32_comp"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_unit:u0|lzc_32:lzc3_32_comp"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_unit:u0|lzc_32:lzc2_32_comp"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fp_unit:u0|lzc_32:lzc1_32_comp"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "fp_unit:u0"                           ;
+--------------------------------+-------+----------+--------------+
; Port                           ; Type  ; Severity ; Details      ;
+--------------------------------+-------+----------+--------------+
; fp_unit_i.fp_exe_i.op.fmsub    ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fnmadd   ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fnmsub   ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fsub     ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fdiv     ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fsqrt    ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fsgnj    ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fcmp     ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fmax     ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fclass   ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fmv_i2f  ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fmv_f2i  ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fcvt_i2f ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fcvt_f2i ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.op.fcvt_op  ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.fmt         ; Input ; Info     ; Stuck at GND ;
; fp_unit_i.fp_exe_i.rm          ; Input ; Info     ; Stuck at GND ;
+--------------------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 139                         ;
; cycloneiii_ff         ; 219                         ;
;     SCLR              ; 88                          ;
;     plain             ; 131                         ;
; cycloneiii_lcell_comb ; 3062                        ;
;     arith             ; 368                         ;
;         2 data inputs ; 180                         ;
;         3 data inputs ; 188                         ;
;     normal            ; 2694                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 256                         ;
;         3 data inputs ; 868                         ;
;         4 data inputs ; 1559                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 32.10                       ;
; Average LUT depth     ; 23.16                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jun 03 15:55:49 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LSTM -c LSTM_network
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file mytypes.vhd
    Info (12022): Found design unit 1: myTypes File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/myTypes.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lstm_test.vhd
    Info (12022): Found design unit 1: LSTM_test-test File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_test.vhd Line: 13
    Info (12023): Found entity 1: LSTM_test File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_test.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file lstm_cell.vhd
    Info (12022): Found design unit 1: LSTM_cell-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_cell.vhd Line: 21
    Info (12023): Found entity 1: LSTM_cell File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_cell.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file nreg.vhd
    Info (12022): Found design unit 1: nReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/nReg.vhd Line: 17
    Info (12023): Found entity 1: nReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/nReg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file f2i_conv.vhd
    Info (12022): Found design unit 1: f2i_conv-arch File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/f2i_conv.vhd Line: 14
    Info (12023): Found entity 1: f2i_conv File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/f2i_conv.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/counter.vhd Line: 56
    Info (12023): Found entity 1: counter File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/counter.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file shiftreg.vhd
    Info (12022): Found design unit 1: shiftReg-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/shiftReg.vhd Line: 25
    Info (12023): Found entity 1: shiftReg File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/shiftReg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file in_ram.vhd
    Info (12022): Found design unit 1: IN_RAM-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/in_RAM.vhd Line: 57
    Info (12023): Found entity 1: IN_RAM File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/in_RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file lut.vhd
    Info (12022): Found design unit 1: lut-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LUT.vhd Line: 56
    Info (12023): Found entity 1: LUT File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LUT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fpu.vhd
    Info (12022): Found design unit 1: fpu-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fpu.vhd Line: 25
    Info (12023): Found entity 1: fpu File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fpu.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file fpu/fp_lib.vhd
    Info (12022): Found design unit 1: fp_lib File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_lib.vhd Line: 11
Info (12021): Found 2 design units, including 0 entities, in source file fpu/fp_wire.vhd
    Info (12022): Found design unit 1: fp_wire File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_wire.vhd Line: 8
    Info (12022): Found design unit 2: fp_wire-body File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_wire.vhd Line: 476
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fp_unit.vhd
    Info (12022): Found design unit 1: fp_unit-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 21
    Info (12023): Found entity 1: fp_unit File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fp_sgnj.vhd
    Info (12022): Found design unit 1: fp_sgnj-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_sgnj.vhd Line: 17
    Info (12023): Found entity 1: fp_sgnj File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_sgnj.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fp_rnd.vhd
    Info (12022): Found design unit 1: fp_rnd-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_rnd.vhd Line: 18
    Info (12023): Found entity 1: fp_rnd File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_rnd.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fp_max.vhd
    Info (12022): Found design unit 1: fp_max-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_max.vhd Line: 17
    Info (12023): Found entity 1: fp_max File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_max.vhd Line: 10
Info (12021): Found 2 design units, including 0 entities, in source file fpu/fp_func.vhd
    Info (12022): Found design unit 1: fp_func File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_func.vhd Line: 7
    Info (12022): Found design unit 2: fp_func-body File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_func.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fp_fma.vhd
    Info (12022): Found design unit 1: fp_fma-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd Line: 22
    Info (12023): Found entity 1: fp_fma File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fp_ext.vhd
    Info (12022): Found design unit 1: fp_ext-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_ext.vhd Line: 20
    Info (12023): Found entity 1: fp_ext File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_ext.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fp_exe.vhd
    Info (12022): Found design unit 1: fp_exe-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_exe.vhd Line: 41
    Info (12023): Found entity 1: fp_exe File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_exe.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fp_cvt.vhd
    Info (12022): Found design unit 1: fp_cvt-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cvt.vhd Line: 25
    Info (12023): Found entity 1: fp_cvt File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cvt.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file fpu/fp_cmp.vhd
    Info (12022): Found design unit 1: fp_cmp-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cmp.vhd Line: 17
    Info (12023): Found entity 1: fp_cmp File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_cmp.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file fpu/lzc_wire.vhd
    Info (12022): Found design unit 1: lzc_wire File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_wire.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file fpu/lzc_lib.vhd
    Info (12022): Found design unit 1: lzc_lib File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_lib.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fpu/lzc_4.vhd
    Info (12022): Found design unit 1: lzc_4-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_4.vhd Line: 16
    Info (12023): Found entity 1: lzc_4 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_4.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fpu/lzc_8.vhd
    Info (12022): Found design unit 1: lzc_8-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_8.vhd Line: 16
    Info (12023): Found entity 1: lzc_8 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_8.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fpu/lzc_16.vhd
    Info (12022): Found design unit 1: lzc_16-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_16.vhd Line: 16
    Info (12023): Found entity 1: lzc_16 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fpu/lzc_32.vhd
    Info (12022): Found design unit 1: lzc_32-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_32.vhd Line: 16
    Info (12023): Found entity 1: lzc_32 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_32.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fpu/lzc_64.vhd
    Info (12022): Found design unit 1: lzc_64-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_64.vhd Line: 16
    Info (12023): Found entity 1: lzc_64 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_64.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fpu/lzc_128.vhd
    Info (12022): Found design unit 1: lzc_128-behavior File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_128.vhd Line: 16
    Info (12023): Found entity 1: lzc_128 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_128.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file d_flip_flop.vhd
    Info (12022): Found design unit 1: d_flip_flop-Behavioral File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/d_flip_flop.vhd Line: 11
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/d_flip_flop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/RAM.vhd Line: 57
    Info (12023): Found entity 1: RAM File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file lstm_cell2.vhd
    Info (12022): Found design unit 1: LSTM_cell2-rtl File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_cell2.vhd Line: 21
    Info (12023): Found entity 1: LSTM_cell2 File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/LSTM_cell2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file fpu_test.vhd
    Info (12022): Found design unit 1: fpu_test-test File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu_test.vhd Line: 8
    Info (12023): Found entity 1: fpu_test File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu_test.vhd Line: 5
Info (12127): Elaborating entity "fpu" for the top level hierarchy
Info (12128): Elaborating entity "fp_unit" for hierarchy "fp_unit:u0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fpu.vhd Line: 89
Info (12128): Elaborating entity "lzc_32" for hierarchy "fp_unit:u0|lzc_32:lzc1_32_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 67
Info (12128): Elaborating entity "lzc_16" for hierarchy "fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_32.vhd Line: 36
Info (12128): Elaborating entity "lzc_8" for hierarchy "fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_16.vhd Line: 34
Info (12128): Elaborating entity "lzc_4" for hierarchy "fp_unit:u0|lzc_32:lzc1_32_comp|lzc_16:lzc_16_comp_0|lzc_8:lzc_8_comp_0|lzc_4:lzc_4_comp_0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_8.vhd Line: 32
Info (12128): Elaborating entity "lzc_128" for hierarchy "fp_unit:u0|lzc_128:lzc_128_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 91
Info (12128): Elaborating entity "lzc_64" for hierarchy "fp_unit:u0|lzc_128:lzc_128_comp|lzc_64:lzc_64_comp_0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/lzc_128.vhd Line: 40
Info (12128): Elaborating entity "fp_ext" for hierarchy "fp_unit:u0|fp_ext:fp_ext1_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 97
Info (12128): Elaborating entity "fp_cmp" for hierarchy "fp_unit:u0|fp_cmp:fp_cmp_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 121
Info (12128): Elaborating entity "fp_rnd" for hierarchy "fp_unit:u0|fp_rnd:fp_rnd_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 127
Info (12128): Elaborating entity "fp_cvt" for hierarchy "fp_unit:u0|fp_cvt:fp_cvt_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 133
Info (12128): Elaborating entity "fp_sgnj" for hierarchy "fp_unit:u0|fp_sgnj:fp_sgnj_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 143
Info (12128): Elaborating entity "fp_max" for hierarchy "fp_unit:u0|fp_max:fp_max_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 149
Info (12128): Elaborating entity "fp_fma" for hierarchy "fp_unit:u0|fp_fma:fp_fma_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 155
Info (12128): Elaborating entity "fp_exe" for hierarchy "fp_unit:u0|fp_exe:fp_exe_comp" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_unit.vhd Line: 181
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fp_unit:u0|fp_fma:fp_fma_comp|Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0" File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd Line: 134
Info (12133): Instantiated megafunction "fp_unit:u0|fp_fma:fp_fma_comp|lpm_mult:Mult0" with the following parameter: File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fp_fma.vhd Line: 134
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4dt.tdf
    Info (12023): Found entity 1: mult_4dt File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/db/mult_4dt.tdf Line: 31
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13014): Ignored 158 buffer(s)
    Info (13019): Ignored 158 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "flags[3]" is stuck at GND File: C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/HLSTM/FLOAT/fpu/fpu.vhd Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3208 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 101 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 3062 logic cells
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4828 megabytes
    Info: Processing ended: Mon Jun 03 15:56:05 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


