Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\lenovo\Desktop\temp\Memoria\Codigos FPGA\whdl\sseg\hex2sseg.vhd" into library work
Parsing entity <hex2sseg>.
Parsing architecture <Behavioral> of entity <hex2sseg>.
Parsing VHDL file "C:\Users\lenovo\Desktop\temp\Memoria\Codigos FPGA\whdl\sseg\display.vhd" into library work
Parsing entity <display>.
Parsing architecture <Behavioral> of entity <display>.
Parsing VHDL file "C:\Users\lenovo\Desktop\temp\Memoria\Codigos FPGA\whdl\sseg\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <display> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lenovo\Desktop\temp\Memoria\Codigos FPGA\whdl\sseg\display.vhd" Line 58. Case statement is complete. others clause is never selected

Elaborating entity <hex2sseg> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\lenovo\Desktop\temp\Memoria\Codigos FPGA\whdl\sseg\top.vhd".
    Found 4-bit register for signal <d1>.
    Found 4-bit register for signal <d2>.
    Found 4-bit register for signal <d3>.
    Found 4-bit register for signal <d0>.
    Found 4-bit adder for signal <d0[3]_GND_5_o_add_0_OUT> created at line 76.
    Found 4-bit adder for signal <d1[3]_GND_5_o_add_2_OUT> created at line 83.
    Found 4-bit adder for signal <d2[3]_GND_5_o_add_4_OUT> created at line 90.
    Found 4-bit adder for signal <d3[3]_GND_5_o_add_6_OUT> created at line 97.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\lenovo\Desktop\temp\Memoria\Codigos FPGA\whdl\sseg\display.vhd".
    Found 4-bit register for signal <d>.
    Found 4-bit register for signal <an>.
    Found 2-bit register for signal <cont>.
    Found 2-bit adder for signal <cont[1]_GND_6_o_add_0_OUT> created at line 52.
    Found 4x4-bit Read Only RAM for signal <cont[1]_GND_6_o_wide_mux_2_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <cont[1]_d3[3]_wide_mux_1_OUT> created at line 53.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <hex2sseg>.
    Related source file is "C:\Users\lenovo\Desktop\temp\Memoria\Codigos FPGA\whdl\sseg\hex2sseg.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <hex2sseg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 4-bit adder                                           : 4
# Registers                                            : 7
 2-bit register                                        : 1
 4-bit register                                        : 6
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <cont>: 1 register on signal <cont>.
INFO:Xst:3231 - The small RAM <Mram_cont[1]_GND_6_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cont>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <hex2sseg>.
INFO:Xst:3231 - The small RAM <Mram_seg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <hex2sseg> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <d1>: 1 register on signal <d1>.
The following registers are absorbed into counter <d2>: 1 register on signal <d2>.
The following registers are absorbed into counter <d3>: 1 register on signal <d3>.
The following registers are absorbed into counter <d0>: 1 register on signal <d0>.
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 4-bit up counter                                      : 4
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 33
#      INV                         : 5
#      LUT2                        : 9
#      LUT3                        : 4
#      LUT4                        : 11
#      LUT6                        : 4
# FlipFlops/Latches                : 26
#      FD                          : 26
# Clock Buffers                    : 5
#      BUFGP                       : 5
# IO Buffers                       : 11
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  126800     0%  
 Number of Slice LUTs:                   33  out of  63400     0%  
    Number used as Logic:                33  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     33
   Number with an unused Flip Flop:       7  out of     33    21%  
   Number with an unused LUT:             0  out of     33     0%  
   Number of fully used LUT-FF pairs:    26  out of     33    78%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
btn<2>                             | BUFGP                  | 4     |
btn<1>                             | BUFGP                  | 4     |
btn<3>                             | BUFGP                  | 4     |
btn<0>                             | BUFGP                  | 4     |
clk                                | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.082ns (Maximum Frequency: 924.300MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 1.322ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<2>'
  Clock period: 1.059ns (frequency: 943.842MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.059ns (Levels of Logic = 1)
  Source:            d2_0 (FF)
  Destination:       d2_0 (FF)
  Source Clock:      btn<2> rising
  Destination Clock: btn<2> rising

  Data Path: d2_0 to d2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.298  d2_0 (d2_0)
     INV:I->O              1   0.113   0.279  Mcount_d2_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.008          d2_0
    ----------------------------------------
    Total                      1.059ns (0.482ns logic, 0.577ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<1>'
  Clock period: 1.059ns (frequency: 943.842MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.059ns (Levels of Logic = 1)
  Source:            d1_0 (FF)
  Destination:       d1_0 (FF)
  Source Clock:      btn<1> rising
  Destination Clock: btn<1> rising

  Data Path: d1_0 to d1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.298  d1_0 (d1_0)
     INV:I->O              1   0.113   0.279  Mcount_d1_xor<0>11_INV_0 (Result<0>1)
     FD:D                      0.008          d1_0
    ----------------------------------------
    Total                      1.059ns (0.482ns logic, 0.577ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<3>'
  Clock period: 1.059ns (frequency: 943.842MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.059ns (Levels of Logic = 1)
  Source:            d3_0 (FF)
  Destination:       d3_0 (FF)
  Source Clock:      btn<3> rising
  Destination Clock: btn<3> rising

  Data Path: d3_0 to d3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.298  d3_0 (d3_0)
     INV:I->O              1   0.113   0.279  Mcount_d3_xor<0>11_INV_0 (Result<0>2)
     FD:D                      0.008          d3_0
    ----------------------------------------
    Total                      1.059ns (0.482ns logic, 0.577ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btn<0>'
  Clock period: 1.059ns (frequency: 943.842MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.059ns (Levels of Logic = 1)
  Source:            d0_0 (FF)
  Destination:       d0_0 (FF)
  Source Clock:      btn<0> rising
  Destination Clock: btn<0> rising

  Data Path: d0_0 to d0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.298  d0_0 (d0_0)
     INV:I->O              1   0.113   0.279  Mcount_d0_xor<0>11_INV_0 (Result<0>3)
     FD:D                      0.008          d0_0
    ----------------------------------------
    Total                      1.059ns (0.482ns logic, 0.577ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.082ns (frequency: 924.300MHz)
  Total number of paths / destination ports: 19 / 10
-------------------------------------------------------------------------
Delay:               1.082ns (Levels of Logic = 1)
  Source:            u1/cont_0 (FF)
  Destination:       u1/cont_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u1/cont_0 to u1/cont_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.361   0.321  u1/cont_0 (u1/cont_0)
     INV:I->O              1   0.113   0.279  u1/Mcount_cont_xor<0>11_INV_0 (u1/Result<0>)
     FD:D                      0.008          u1/cont_0
    ----------------------------------------
    Total                      1.082ns (0.482ns logic, 0.600ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              1.322ns (Levels of Logic = 2)
  Source:            u1/d_2 (FF)
  Destination:       segment7<6> (PAD)
  Source Clock:      clk rising

  Data Path: u1/d_2 to segment7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.361   0.584  u1/d_2 (u1/d_2)
     LUT4:I0->O            1   0.097   0.279  segment7<3>1 (segment7_3_OBUF)
     OBUF:I->O                 0.000          segment7_3_OBUF (segment7<3>)
    ----------------------------------------
    Total                      1.322ns (0.458ns logic, 0.864ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock btn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |    1.059|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<1>         |    1.059|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<2>         |    1.059|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<3>         |    1.059|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |    1.168|         |         |         |
btn<1>         |    1.041|         |         |         |
btn<2>         |    1.178|         |         |         |
btn<3>         |    0.996|         |         |         |
clk            |    1.082|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.59 secs
 
--> 

Total memory usage is 414076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

