Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Mon Apr 25 22:09:57 2016
| Host             : matt-windows running 64-bit major release  (build 9200)
| Command          : 
| Design           : mf_disp_hw_axi_tb
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.218  |
| Dynamic (W)              | 0.120  |
| Device Static (W)        | 0.098  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.0   |
| Junction Temperature (C) | 26.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        6 |       --- |             --- |
| Slice Logic              |    <0.001 |      675 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      312 |     63400 |            0.49 |
|   CARRY4                 |    <0.001 |       27 |     15850 |            0.17 |
|   Register               |    <0.001 |      224 |    126800 |            0.18 |
|   LUT as Distributed RAM |    <0.001 |        4 |     19000 |            0.02 |
|   Others                 |     0.000 |       50 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        8 |     63400 |            0.01 |
| Signals                  |    <0.001 |      592 |       --- |             --- |
| Block RAM                |    <0.001 |        9 |       135 |            6.67 |
| MMCM                     |     0.115 |        1 |         6 |           16.67 |
| I/O                      |     0.003 |       16 |       210 |            7.62 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.218 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.003 |      0.016 |
| Vccaux    |       1.800 |     0.082 |       0.064 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------+-----------------+
| Clock                  | Domain                              | Constraint (ns) |
+------------------------+-------------------------------------+-----------------+
| CLK100MHZ              | CLK100MHZ                           |            10.0 |
| clk_out1_tb_hw_clk_wiz | vga_clk/inst/clk_out1_tb_hw_clk_wiz |            39.7 |
| clk_out2_tb_hw_clk_wiz | vga_clk/inst/clk_out2_tb_hw_clk_wiz |            20.0 |
| clkfbout_tb_hw_clk_wiz | vga_clk/inst/clkfbout_tb_hw_clk_wiz |            10.0 |
+------------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| mf_disp_hw_axi_tb                              |     0.120 |
|   mf_disp_axi_top_inst                         |     0.002 |
|     disp                                       |     0.001 |
|       cmd                                      |    <0.001 |
|       fb                                       |    <0.001 |
|         fb_ram                                 |    <0.001 |
|           U0                                   |    <0.001 |
|             inst_blk_mem_gen                   |    <0.001 |
|               gnativebmg.native_blk_mem_gen    |    <0.001 |
|                 valid.cstr                     |    <0.001 |
|                   has_mux_b.B                  |    <0.001 |
|                   ramloop[0].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[18].ram.r            |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[19].ram.r            |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[1].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[20].ram.r            |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[21].ram.r            |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[22].ram.r            |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[23].ram.r            |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[24].ram.r            |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[25].ram.r            |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[2].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[3].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[4].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[5].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[6].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[7].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[8].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|                   ramloop[9].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|         pal_ram                                |    <0.001 |
|           U0                                   |    <0.001 |
|             inst_blk_mem_gen                   |    <0.001 |
|               gnativebmg.native_blk_mem_gen    |    <0.001 |
|                 valid.cstr                     |    <0.001 |
|                   ramloop[0].ram.r             |    <0.001 |
|                     prim_noinit.ram            |    <0.001 |
|       intf                                     |    <0.001 |
|       intf_syncs                               |    <0.001 |
|         genblk1[0].sync                        |    <0.001 |
|           U0                                   |    <0.001 |
|             inst_fifo_gen                      |    <0.001 |
|               gconvfifo.rf                     |    <0.001 |
|                 grf.rf                         |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx   |    <0.001 |
|                     gsync_stage[1].rd_stg_inst |    <0.001 |
|                     gsync_stage[1].wr_stg_inst |    <0.001 |
|                     gsync_stage[2].rd_stg_inst |    <0.001 |
|                     gsync_stage[2].wr_stg_inst |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd     |    <0.001 |
|                     gras.rsts                  |    <0.001 |
|                     rpntr                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr     |    <0.001 |
|                     gwas.wsts                  |    <0.001 |
|                     wpntr                      |    <0.001 |
|                   gntv_or_sync_fifo.mem        |    <0.001 |
|                     gdm.dm                     |    <0.001 |
|                       RAM_reg_0_15_0_3         |    <0.001 |
|                   rstblk                       |    <0.001 |
|   vga_clk                                      |     0.116 |
|     inst                                       |     0.116 |
+------------------------------------------------+-----------+


