#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Aug  1 00:03:15 2023
# Process ID: 11784
# Current directory: C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1
# Command line: vivado.exe -log uart_proc_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_proc_wrapper.tcl -notrace
# Log file: C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1/uart_proc_wrapper.vdi
# Journal file: C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1\vivado.jou
# Running On: DESKTOP-MRR1QCE, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17033 MB
#-----------------------------------------------------------
source uart_proc_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.188 ; gain = 160.113
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Installed_Software/Vivado/Vivado/2023.1/data/ip'.
Command: link_design -top uart_proc_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/uart_proc_microblaze_mcs_0_0.dcp' for cell 'uart_proc_i/microblaze_mcs_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1846.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_0c38_microblaze_I_0.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_0c38_microblaze_I_0.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/microblaze_I/U0'
Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_0c38_rst_0_0_board.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_0c38_rst_0_0_board.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/rst_0/U0'
Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_0c38_rst_0_0.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_0c38_rst_0_0.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/rst_0/U0'
Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_0c38_dlmb_0.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_0c38_dlmb_0.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/dlmb/U0'
Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_0c38_iomodule_0_0_board.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_0c38_iomodule_0_0_board.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/uart_proc_microblaze_mcs_0_0_board.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst'
Finished Parsing XDC File [c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/uart_proc_microblaze_mcs_0_0_board.xdc] for cell 'uart_proc_i/microblaze_mcs_0/inst'
Parsing XDC File [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Led_Out[0]'. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led_Out[1]'. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led_Out[2]'. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led_Out[3]'. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button_In[0]'. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button_In[1]'. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button_In[2]'. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button_In[3]'. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hexad/Documents/Artix-7/UART/Arty_A7_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'uart_proc_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/hexad/Documents/Artix-7/UART/UART.gen/sources_1/bd/uart_proc/ip/uart_proc_microblaze_mcs_0_0/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1979.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

12 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1979.945 ; gain = 541.945
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.340 ; gain = 25.395

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1de090542

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2527.988 ; gain = 522.648

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: db58b94f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.290 . Memory (MB): peak = 2880.191 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 76 cells and removed 88 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b88b83e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2880.191 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d86edde8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 2880.191 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 28 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 405 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: cccf840b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.452 . Memory (MB): peak = 2880.191 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 245ac95ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 2880.191 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 245ac95ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.535 . Memory (MB): peak = 2880.191 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              76  |              88  |                                              0  |
|  Constant propagation         |               0  |               1  |                                              0  |
|  Sweep                        |               0  |              28  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2880.191 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 245ac95ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 2880.191 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 245ac95ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2963.316 ; gain = 0.000
Ending Power Optimization Task | Checksum: 245ac95ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2963.316 ; gain = 83.125

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 245ac95ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.316 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2963.316 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 245ac95ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2963.316 ; gain = 983.371
INFO: [runtcl-4] Executing : report_drc -file uart_proc_wrapper_drc_opted.rpt -pb uart_proc_wrapper_drc_opted.pb -rpx uart_proc_wrapper_drc_opted.rpx
Command: report_drc -file uart_proc_wrapper_drc_opted.rpt -pb uart_proc_wrapper_drc_opted.pb -rpx uart_proc_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1/uart_proc_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1/uart_proc_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2963.316 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16e3a2387

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 2963.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 184556d0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.820 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e7f648e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e7f648e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2963.316 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e7f648e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e4782915

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2568551dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2568551dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 195327eb5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 80 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 39 nets or LUTs. Breaked 0 LUT, combined 39 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2963.316 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             39  |                    39  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             39  |                    39  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13f893810

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.316 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 14b2b246f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.316 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14b2b246f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15d555ee6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2140f1663

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3e30249

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2549024ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2404e9d3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a9c5eef6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13a7cd1bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13a7cd1bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 508675ee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.546 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1238e7684

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1238e7684

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2963.316 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 508675ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.546. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 68f02b61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 68f02b61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 68f02b61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 68f02b61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 68f02b61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2963.316 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 109134a60

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000
Ending Placer Task | Checksum: ec3f231b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file uart_proc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file uart_proc_wrapper_utilization_placed.rpt -pb uart_proc_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uart_proc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1/uart_proc_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2963.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1/uart_proc_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 31db170e ConstDB: 0 ShapeSum: ba640c0d RouteDB: 0
Post Restoration Checksum: NetGraph: 3899b95c | NumContArr: 908cae59 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: e230bd62

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2985.910 ; gain = 22.594

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e230bd62

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2985.910 ; gain = 22.594

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e230bd62

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2985.910 ; gain = 22.594
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18cde04d3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2988.871 ; gain = 25.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.507  | TNS=0.000  | WHS=-0.131 | THS=-12.394|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 888
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 888
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b26dbff3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2989.734 ; gain = 26.418

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b26dbff3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2989.734 ; gain = 26.418
Phase 3 Initial Routing | Checksum: 11969e975

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2989.734 ; gain = 26.418

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.327  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 153a93ed9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.734 ; gain = 26.418
Phase 4 Rip-up And Reroute | Checksum: 153a93ed9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.734 ; gain = 26.418

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 192b219d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.734 ; gain = 26.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 192b219d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.734 ; gain = 26.418

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 192b219d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.734 ; gain = 26.418
Phase 5 Delay and Skew Optimization | Checksum: 192b219d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.734 ; gain = 26.418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12822b171

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.734 ; gain = 26.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.421  | TNS=0.000  | WHS=0.112  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 191083851

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.949 ; gain = 26.633
Phase 6 Post Hold Fix | Checksum: 191083851

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.949 ; gain = 26.633

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.351032 %
  Global Horizontal Routing Utilization  = 0.457704 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bed7b12b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2989.949 ; gain = 26.633

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bed7b12b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2992.309 ; gain = 28.992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2153cfb68

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2992.309 ; gain = 28.992

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.421  | TNS=0.000  | WHS=0.112  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2153cfb68

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2992.309 ; gain = 28.992
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: e7d834da

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2992.309 ; gain = 28.992

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2992.309 ; gain = 28.992

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2992.309 ; gain = 28.992
INFO: [runtcl-4] Executing : report_drc -file uart_proc_wrapper_drc_routed.rpt -pb uart_proc_wrapper_drc_routed.pb -rpx uart_proc_wrapper_drc_routed.rpx
Command: report_drc -file uart_proc_wrapper_drc_routed.rpt -pb uart_proc_wrapper_drc_routed.pb -rpx uart_proc_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1/uart_proc_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uart_proc_wrapper_methodology_drc_routed.rpt -pb uart_proc_wrapper_methodology_drc_routed.pb -rpx uart_proc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file uart_proc_wrapper_methodology_drc_routed.rpt -pb uart_proc_wrapper_methodology_drc_routed.pb -rpx uart_proc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1/uart_proc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uart_proc_wrapper_power_routed.rpt -pb uart_proc_wrapper_power_summary_routed.pb -rpx uart_proc_wrapper_power_routed.rpx
Command: report_power -file uart_proc_wrapper_power_routed.rpt -pb uart_proc_wrapper_power_summary_routed.pb -rpx uart_proc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uart_proc_wrapper_route_status.rpt -pb uart_proc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file uart_proc_wrapper_timing_summary_routed.rpt -pb uart_proc_wrapper_timing_summary_routed.pb -rpx uart_proc_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file uart_proc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uart_proc_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uart_proc_wrapper_bus_skew_routed.rpt -pb uart_proc_wrapper_bus_skew_routed.pb -rpx uart_proc_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.184 . Memory (MB): peak = 3037.855 ; gain = 8.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/hexad/Documents/Artix-7/UART/UART.runs/impl_1/uart_proc_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Aug  1 00:04:32 2023...
