Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Mon Mar 12 15:44:32 2018
| Host             : pc-klas3-3.esat.kuleuven.be running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command          : report_power -file drone_wrapper_power_routed.rpt -pb drone_wrapper_power_summary_routed.pb -rpx drone_wrapper_power_routed.rpx
| Design           : drone_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.039 |
| Dynamic (W)              | 1.896 |
| Device Static (W)        | 0.143 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.5  |
| Junction Temperature (C) | 48.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.061 |       10 |       --- |             --- |
| Slice Logic              |     0.026 |    34965 |       --- |             --- |
|   LUT as Logic           |     0.022 |    10141 |     17600 |           57.62 |
|   Register               |     0.003 |    18378 |     35200 |           52.21 |
|   CARRY4                 |     0.001 |      547 |      4400 |           12.43 |
|   LUT as Distributed RAM |    <0.001 |      624 |      6000 |           10.40 |
|   F7/F8 Muxes            |    <0.001 |      249 |     17600 |            1.41 |
|   LUT as Shift Register  |    <0.001 |      371 |      6000 |            6.18 |
|   Others                 |    <0.001 |     1426 |       --- |             --- |
| Signals                  |     0.038 |    26427 |       --- |             --- |
| Block RAM                |     0.035 |     27.5 |        60 |           45.83 |
| MMCM                     |     0.118 |        1 |         2 |           50.00 |
| DSPs                     |     0.009 |       14 |        80 |           17.50 |
| I/O                      |     0.046 |       38 |       100 |           38.00 |
| PS7                      |     1.562 |        1 |       --- |             --- |
| Static Power             |     0.143 |          |           |                 |
| Total                    |     2.039 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.180 |       0.171 |      0.009 |
| Vccaux    |       1.800 |     0.094 |       0.082 |      0.012 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.744 |       0.709 |      0.034 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------------------------+-----------------+
| Clock              | Domain                                                   | Constraint (ns) |
+--------------------+----------------------------------------------------------+-----------------+
| CLKFBIN            | drone_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN              |             8.3 |
| I                  | drone_i/dvi2rgb_0/U0/TMDS_ClockingX/I                    |             1.7 |
| TMDS_clk_p         | TMDS_clk_p                                               |             8.3 |
| clk_fpga_0         | drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1         | drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             7.0 |
| clk_fpga_2         | drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |             5.0 |
| clk_fpga_3         | drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3] |            13.0 |
| dvi2rgb_0_PixelClk | drone_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk             |             8.3 |
+--------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                      | Power (W) |
+---------------------------------------------------------------------------------------------------------------------------+-----------+
| drone_wrapper                                                                                                             |     1.896 |
|   ddc_scl_iobuf                                                                                                           |     0.000 |
|   ddc_sda_iobuf                                                                                                           |     0.000 |
|   drone_i                                                                                                                 |     1.882 |
|     B                                                                                                                     |     0.000 |
|     DVBOutputBuffer_0                                                                                                     |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|     G                                                                                                                     |     0.000 |
|     ModemS2Control_0                                                                                                      |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         ModemS2Control_v1_0_S00_AXI_inst                                                                                  |    <0.001 |
|     ModemS2Zybo_0                                                                                                         |     0.053 |
|       U0                                                                                                                  |     0.053 |
|         cicI                                                                                                              |     0.003 |
|           U0                                                                                                              |     0.003 |
|             i_synth                                                                                                       |     0.003 |
|               din_channel_has_dout_tready.skid_buffer                                                                     |    <0.001 |
|               dout_channel_has_dout_tready.fifo                                                                           |    <0.001 |
|                 fifo0                                                                                                     |    <0.001 |
|               interpolator.interpolation_filter                                                                           |     0.003 |
|                 comb                                                                                                      |    <0.001 |
|                   gen_stages[0].gen_folded.int_comb_stage                                                                 |    <0.001 |
|                     gen_nd_out_dly                                                                                        |    <0.001 |
|                     gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                                         |    <0.001 |
|                     gen_split_accum[0].gen_comb_mem_src.gen_en_dly                                                        |    <0.001 |
|                     gen_split_accum[0].gen_comb_mem_src.gen_nd_dly                                                        |    <0.001 |
|                     gen_split_accum[0].gen_mem                                                                            |    <0.001 |
|                     gen_split_accum[0].gen_mem_we                                                                         |    <0.001 |
|                     gen_split_accum[0].gen_sum_struct.gen_sum                                                             |    <0.001 |
|                 gen_data_in_dly                                                                                           |    <0.001 |
|                 gen_int_in_dly                                                                                            |    <0.001 |
|                 gen_prog_rate_op.gen_limited_precision.gen_nd_out                                                         |    <0.001 |
|                 gen_prog_rate_op.gen_limited_precision.gen_scaler                                                         |    <0.001 |
|                   gen_shifter                                                                                             |    <0.001 |
|                 int                                                                                                       |    <0.001 |
|                   gen_stages[0].gen_folded.int_comb_stage                                                                 |    <0.001 |
|                     gen_nd_out_dly                                                                                        |    <0.001 |
|                     gen_split_accum[0].gen_mem                                                                            |    <0.001 |
|                     gen_split_accum[0].gen_mem_we                                                                         |    <0.001 |
|                     gen_split_accum[0].gen_sum_struct.gen_sum                                                             |    <0.001 |
|         cicQ                                                                                                              |     0.003 |
|           U0                                                                                                              |     0.003 |
|             i_synth                                                                                                       |     0.003 |
|               din_channel_has_dout_tready.skid_buffer                                                                     |    <0.001 |
|               dout_channel_has_dout_tready.fifo                                                                           |    <0.001 |
|                 fifo0                                                                                                     |    <0.001 |
|               interpolator.interpolation_filter                                                                           |     0.003 |
|                 comb                                                                                                      |    <0.001 |
|                   gen_stages[0].gen_folded.int_comb_stage                                                                 |    <0.001 |
|                     gen_nd_out_dly                                                                                        |    <0.001 |
|                     gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                                         |    <0.001 |
|                     gen_split_accum[0].gen_comb_mem_src.gen_en_dly                                                        |    <0.001 |
|                     gen_split_accum[0].gen_comb_mem_src.gen_nd_dly                                                        |    <0.001 |
|                     gen_split_accum[0].gen_mem                                                                            |    <0.001 |
|                     gen_split_accum[0].gen_mem_we                                                                         |    <0.001 |
|                     gen_split_accum[0].gen_sum_struct.gen_sum                                                             |    <0.001 |
|                 gen_data_in_dly                                                                                           |    <0.001 |
|                 gen_int_in_dly                                                                                            |    <0.001 |
|                 gen_prog_rate_op.gen_limited_precision.gen_nd_out                                                         |    <0.001 |
|                 gen_prog_rate_op.gen_limited_precision.gen_scaler                                                         |    <0.001 |
|                   gen_shifter                                                                                             |    <0.001 |
|                 int                                                                                                       |    <0.001 |
|                   gen_stages[0].gen_folded.int_comb_stage                                                                 |    <0.001 |
|                     gen_nd_out_dly                                                                                        |    <0.001 |
|                     gen_split_accum[0].gen_mem                                                                            |    <0.001 |
|                     gen_split_accum[0].gen_mem_we                                                                         |    <0.001 |
|                     gen_split_accum[0].gen_sum_struct.gen_sum                                                             |    <0.001 |
|         hardMux                                                                                                           |    <0.001 |
|           syncers[0].sync_inst                                                                                            |    <0.001 |
|         rrcFilter                                                                                                         |     0.010 |
|           U0                                                                                                              |     0.010 |
|             i_synth                                                                                                       |     0.010 |
|               g_polyphase_interpolation.i_polyphase_interpolation                                                         |     0.010 |
|                 g_m_data_chan_fifo.i_m_data_chan_fifo                                                                     |    <0.001 |
|                   fifo0                                                                                                   |    <0.001 |
|                 g_opbuff.i_buffer                                                                                         |    <0.001 |
|                   gen_dram.ram_reg_0_7_0_0                                                                                |    <0.001 |
|                   gen_dram.ram_reg_0_7_10_10                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_11_11                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_12_12                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_13_13                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_14_14                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_15_15                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_16_16                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_17_17                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_18_18                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_19_19                                                                              |    <0.001 |
|                   gen_dram.ram_reg_0_7_1_1                                                                                |    <0.001 |
|                   gen_dram.ram_reg_0_7_2_2                                                                                |    <0.001 |
|                   gen_dram.ram_reg_0_7_3_3                                                                                |    <0.001 |
|                   gen_dram.ram_reg_0_7_4_4                                                                                |    <0.001 |
|                   gen_dram.ram_reg_0_7_5_5                                                                                |    <0.001 |
|                   gen_dram.ram_reg_0_7_6_6                                                                                |    <0.001 |
|                   gen_dram.ram_reg_0_7_7_7                                                                                |    <0.001 |
|                   gen_dram.ram_reg_0_7_8_8                                                                                |    <0.001 |
|                   gen_dram.ram_reg_0_7_9_9                                                                                |    <0.001 |
|                 g_opbuff.i_latch_op_src_sel                                                                               |    <0.001 |
|                 g_s_data_chan_fifo.i_s_data_chan_fifo                                                                     |    <0.001 |
|                   fifo0                                                                                                   |    <0.001 |
|                 g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload                                              |    <0.001 |
|                   g_fsel_store.g_no_filt_offset.i_chan_fsel_dly                                                           |    <0.001 |
|                   g_fsel_store.i_next_chan_dly                                                                            |    <0.001 |
|                   g_fsel_store.i_update_chan_dly                                                                          |    <0.001 |
|                   i_config_chan_fifo                                                                                      |    <0.001 |
|                     fifo0                                                                                                 |    <0.001 |
|                 g_semi_parallel_and_smac.g_cntrl_signals[10].g_addsub.i_delay                                             |    <0.001 |
|                 g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay_cntrl_data_sym                               |    <0.001 |
|                 g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data_sym                               |    <0.001 |
|                 g_semi_parallel_and_smac.g_cntrl_signals[9].g_addsup.i_delay                                              |    <0.001 |
|                 g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op                                                   |    <0.001 |
|                 g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl                                               |    <0.001 |
|                 g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_phase_max                                           |    <0.001 |
|                 g_semi_parallel_and_smac.g_latch_op_sym_pair.i_store_result                                               |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly |    <0.001 |
|                   g_buff.i_buff                                                                                           |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff                   |    <0.001 |
|                   g_buff.i_buff                                                                                           |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum                                |    <0.001 |
|                   i_add_accum                                                                                             |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].i_madd                               |    <0.001 |
|                   i_addsub_mult_add                                                                                       |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[1].i_madd                               |    <0.001 |
|                   i_addsub_mult_add                                                                                       |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                  |    <0.001 |
|                   g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                   g_individual.i_mem_a                                                                                    |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                  |    <0.001 |
|                   g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                   g_individual.i_mem_a                                                                                    |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem                                                  |    <0.001 |
|                   g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                   g_individual.i_mem_a                                                                                    |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[0].g_rounder.i_rounder                                                   |    <0.001 |
|                   i_rounder                                                                                               |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly |    <0.001 |
|                   g_buff.i_buff                                                                                           |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff                   |    <0.001 |
|                   g_buff.i_buff                                                                                           |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_accum.i_accum                                |    <0.001 |
|                   i_add_accum                                                                                             |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_madd[0].i_madd                               |    <0.001 |
|                   i_addsub_mult_add                                                                                       |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_madd[1].i_madd                               |    <0.001 |
|                   i_addsub_mult_add                                                                                       |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem                                                  |    <0.001 |
|                   g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                   g_individual.i_mem_a                                                                                    |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem                                                  |    <0.001 |
|                   g_individual.g_mem_b.i_mem_b                                                                            |    <0.001 |
|                   g_individual.i_mem_a                                                                                    |    <0.001 |
|                 g_semi_parallel_and_smac.g_paths[1].g_rounder.i_rounder                                                   |    <0.001 |
|                   i_rounder                                                                                               |    <0.001 |
|                 g_semi_parallel_and_smac.i_accumulate                                                                     |    <0.001 |
|                 g_semi_parallel_and_smac.i_accumulate_last                                                                |    <0.001 |
|                 g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                |    <0.001 |
|                 g_semi_parallel_and_smac.i_data_in                                                                        |    <0.001 |
|                 g_semi_parallel_and_smac.i_first_phase_dly                                                                |    <0.001 |
|                 g_semi_parallel_and_smac.i_load                                                                           |    <0.001 |
|                 g_semi_parallel_and_smac.i_phase_max_dly                                                                  |    <0.001 |
|         tx_inst                                                                                                           |     0.033 |
|           fec_inst                                                                                                        |     0.030 |
|             bit2cell_inst                                                                                                 |    <0.001 |
|               cell_bufferRegs_reg_0_1_0_0                                                                                 |    <0.001 |
|               cell_bufferRegs_reg_0_1_1_1                                                                                 |    <0.001 |
|               cell_bufferRegs_reg_0_1_2_2                                                                                 |    <0.001 |
|               cell_bufferRegs_reg_0_1_3_3                                                                                 |    <0.001 |
|               cell_bufferRegs_reg_0_1_4_4                                                                                 |    <0.001 |
|             cell_dvbs2RomGenerator.bit2cellRom_inst                                                                       |    <0.001 |
|             intGenerate[0].intDynGenerate.int_inst                                                                        |     0.004 |
|               interleaver_ram_inst                                                                                        |     0.003 |
|             intGenerate[1].intDynGenerate.int_inst                                                                        |     0.004 |
|               interleaver_ram_inst                                                                                        |     0.003 |
|             int_dvbs2RomGenerator.int_ctrlRom                                                                             |    <0.001 |
|             ldpc_dvbs2RomGenerate.ldpc_controlRom_inst                                                                    |     0.007 |
|             ldpc_inst                                                                                                     |     0.013 |
|               blockXOR_inst                                                                                               |     0.001 |
|               input_bufferRegs_reg_0_1_0_0                                                                                |    <0.001 |
|               input_bufferRegs_reg_0_1_10_10                                                                              |    <0.001 |
|               input_bufferRegs_reg_0_1_11_11                                                                              |    <0.001 |
|               input_bufferRegs_reg_0_1_12_12                                                                              |    <0.001 |
|               input_bufferRegs_reg_0_1_13_13                                                                              |    <0.001 |
|               input_bufferRegs_reg_0_1_14_14                                                                              |    <0.001 |
|               input_bufferRegs_reg_0_1_15_15                                                                              |    <0.001 |
|               input_bufferRegs_reg_0_1_16_16                                                                              |    <0.001 |
|               input_bufferRegs_reg_0_1_17_17                                                                              |    <0.001 |
|               input_bufferRegs_reg_0_1_1_1                                                                                |    <0.001 |
|               input_bufferRegs_reg_0_1_2_2                                                                                |    <0.001 |
|               input_bufferRegs_reg_0_1_3_3                                                                                |    <0.001 |
|               input_bufferRegs_reg_0_1_4_4                                                                                |    <0.001 |
|               input_bufferRegs_reg_0_1_5_5                                                                                |    <0.001 |
|               input_bufferRegs_reg_0_1_6_6                                                                                |    <0.001 |
|               input_bufferRegs_reg_0_1_7_7                                                                                |    <0.001 |
|               input_bufferRegs_reg_0_1_8_8                                                                                |    <0.001 |
|               input_bufferRegs_reg_0_1_9_9                                                                                |    <0.001 |
|               parityRam_inst                                                                                              |     0.008 |
|             memory_blockSize_reg_0_1_0_0                                                                                  |    <0.001 |
|             memory_blockSize_reg_0_1_1_1                                                                                  |    <0.001 |
|             memory_cellCodeType_reg_0_1_0_0                                                                               |    <0.001 |
|             memory_cellCodeType_reg_0_1_1_1                                                                               |    <0.001 |
|             memory_codeRate_reg_0_1_0_4                                                                                   |    <0.001 |
|             memory_modType_reg_0_1_0_0                                                                                    |    <0.001 |
|             memory_modType_reg_0_1_1_1                                                                                    |    <0.001 |
|             memory_userData_reg_0_1_0_5                                                                                   |    <0.001 |
|           framer_inst                                                                                                     |     0.001 |
|             plsGen                                                                                                        |    <0.001 |
|             scrambler_inst                                                                                                |    <0.001 |
|           inputProcessing_inst                                                                                            |    <0.001 |
|             BBH_9_Block                                                                                                   |    <0.001 |
|             BBScrambler_Block                                                                                             |    <0.001 |
|             ByteSplitter_Block                                                                                            |    <0.001 |
|             CRC8_BBH_Block                                                                                                |    <0.001 |
|             CRC8_data_Block                                                                                               |    <0.001 |
|             Inserter_Block                                                                                                |    <0.001 |
|           mapper                                                                                                          |     0.001 |
|             symbolRom_inst                                                                                                |    <0.001 |
|     PWM_AXI_triple_0                                                                                                      |     0.002 |
|       U0                                                                                                                  |     0.002 |
|         PWM_AXI_v1_0_S00_AXI_triple_inst                                                                                  |     0.002 |
|           pwm0                                                                                                            |     0.001 |
|     PWM_AXI_triple_3                                                                                                      |     0.001 |
|       U0                                                                                                                  |     0.001 |
|         PWM_AXI_v1_0_S00_AXI_triple_inst                                                                                  |     0.001 |
|           pwm0                                                                                                            |    <0.001 |
|     PWM_AXI_triple_4                                                                                                      |     0.001 |
|       U0                                                                                                                  |     0.001 |
|         PWM_AXI_v1_0_S00_AXI_triple_inst                                                                                  |     0.001 |
|           pwm0                                                                                                            |    <0.001 |
|     PWM_AXI_triple_5                                                                                                      |     0.001 |
|       U0                                                                                                                  |     0.001 |
|         PWM_AXI_v1_0_S00_AXI_triple_inst                                                                                  |     0.001 |
|           pwm0                                                                                                            |    <0.001 |
|     R                                                                                                                     |     0.000 |
|     RC_0                                                                                                                  |     0.004 |
|       U0                                                                                                                  |     0.004 |
|         RC_v1_0_S00_AXI_inst                                                                                              |     0.004 |
|           PWM_measure_0                                                                                                   |     0.003 |
|     RC_1                                                                                                                  |     0.004 |
|       U0                                                                                                                  |     0.004 |
|         RC_v1_0_S00_AXI_inst                                                                                              |     0.004 |
|           PWM_measure_0                                                                                                   |     0.003 |
|     axi_dma_0                                                                                                             |     0.007 |
|       U0                                                                                                                  |     0.007 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                                         |     0.002 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                                |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                                              |    <0.001 |
|             I_UPDT_SG                                                                                                     |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                               |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                                   |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                             |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                                              |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                           |    <0.001 |
|               I_ADDR_CNTL                                                                                                 |    <0.001 |
|               I_CMD_STATUS                                                                                                |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                        |    <0.001 |
|                 I_CMD_FIFO                                                                                                |    <0.001 |
|               I_MSTR_SCC                                                                                                  |    <0.001 |
|               I_RD_DATA_CNTL                                                                                              |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                           |    <0.001 |
|               I_RESET                                                                                                     |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                           |    <0.001 |
|               I_ADDR_CNTL                                                                                                 |    <0.001 |
|               I_CMD_STATUS                                                                                                |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                        |    <0.001 |
|                 I_CMD_FIFO                                                                                                |    <0.001 |
|               I_MSTR_SCC                                                                                                  |    <0.001 |
|               I_RESET                                                                                                     |    <0.001 |
|               I_WR_DATA_CNTL                                                                                              |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                           |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                        |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                        |    <0.001 |
|           I_SG_FETCH_MNGR                                                                                                 |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                                              |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                                              |    <0.001 |
|             I_FTCH_SG                                                                                                     |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                                                |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                                        |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                                    |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                       |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                                         |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                            |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                   |    <0.001 |
|                 DYNSHREG_F_I                                                                                              |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                              |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                            |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                                  |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                              |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                   |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                          |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                 |     0.004 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                               |     0.004 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                              |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                   |     0.003 |
|               I_DATA_FIFO                                                                                                 |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                               |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                       |     0.002 |
|                     inst_fifo_gen                                                                                         |     0.002 |
|                       gconvfifo.rf                                                                                        |     0.002 |
|                         grf.rf                                                                                            |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                        |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                             |    <0.001 |
|                             grss.gdc.dc                                                                                   |    <0.001 |
|                               gsym_dc.dc                                                                                  |    <0.001 |
|                             grss.rsts                                                                                     |    <0.001 |
|                               c1                                                                                          |     0.000 |
|                               c2                                                                                          |     0.000 |
|                             rpntr                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                        |    <0.001 |
|                             gwss.wsts                                                                                     |    <0.001 |
|                               c0                                                                                          |     0.000 |
|                               c1                                                                                          |     0.000 |
|                             wpntr                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                           |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                      |     0.002 |
|                               inst_blk_mem_gen                                                                            |     0.002 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                      |     0.002 |
|                                   valid.cstr                                                                              |     0.002 |
|                                     ramloop[0].ram.r                                                                      |     0.002 |
|                                       prim_noinit.ram                                                                     |     0.002 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|             I_ADDR_CNTL                                                                                                   |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|             I_CMD_STATUS                                                                                                  |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                          |    <0.001 |
|               I_CMD_FIFO                                                                                                  |    <0.001 |
|             I_MSTR_PCC                                                                                                    |    <0.001 |
|               I_END_STRB_GEN                                                                                              |    <0.001 |
|               I_STRT_STRB_GEN                                                                                             |    <0.001 |
|             I_RD_DATA_CNTL                                                                                                |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                             |    <0.001 |
|             I_RESET                                                                                                       |    <0.001 |
|         I_RST_MODULE                                                                                                      |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                      |    <0.001 |
|           REG_HRD_RST                                                                                                     |    <0.001 |
|           REG_HRD_RST_OUT                                                                                                 |    <0.001 |
|     axi_gpio_led                                                                                                          |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                              |    <0.001 |
|             I_DECODER                                                                                                     |    <0.001 |
|         gpio_core_1                                                                                                       |    <0.001 |
|     axi_gpio_testpins                                                                                                     |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                              |    <0.001 |
|             I_DECODER                                                                                                     |    <0.001 |
|         gpio_core_1                                                                                                       |    <0.001 |
|     axi_gpio_video                                                                                                        |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                              |    <0.001 |
|             I_DECODER                                                                                                     |    <0.001 |
|               MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                             |    <0.001 |
|               MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                             |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                              |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                              |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                              |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                              |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                              |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I                                              |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                               |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                                |    <0.001 |
|         gpio_core_1                                                                                                       |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                                         |    <0.001 |
|     axi_mem_intercon                                                                                                      |     0.031 |
|       m00_couplers                                                                                                        |     0.009 |
|         auto_pc                                                                                                           |     0.002 |
|           inst                                                                                                            |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                                                                  |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                         |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                                   |    <0.001 |
|                   inst                                                                                                    |    <0.001 |
|                     fifo_gen_inst                                                                                         |    <0.001 |
|                       inst_fifo_gen                                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                                      |    <0.001 |
|                           grf.rf                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                           |    <0.001 |
|                               grss.rsts                                                                                   |    <0.001 |
|                                 c1                                                                                        |    <0.001 |
|                                 c2                                                                                        |    <0.001 |
|                               rpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                      |    <0.001 |
|                               gwss.wsts                                                                                   |    <0.001 |
|                                 c0                                                                                        |    <0.001 |
|                                 c1                                                                                        |    <0.001 |
|                               wpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                                               |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                                          |    <0.001 |
|                             rstblk                                                                                        |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                                                                         |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                       |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                   |     0.001 |
|                 USE_BURSTS.cmd_queue                                                                                      |    <0.001 |
|                   inst                                                                                                    |    <0.001 |
|                     fifo_gen_inst                                                                                         |    <0.001 |
|                       inst_fifo_gen                                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                                      |    <0.001 |
|                           grf.rf                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                           |    <0.001 |
|                               grss.rsts                                                                                   |    <0.001 |
|                                 c1                                                                                        |    <0.001 |
|                                 c2                                                                                        |    <0.001 |
|                               rpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                      |    <0.001 |
|                               gwss.wsts                                                                                   |    <0.001 |
|                                 c0                                                                                        |    <0.001 |
|                                 c1                                                                                        |    <0.001 |
|                               wpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                                          |    <0.001 |
|                             rstblk                                                                                        |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                 |    <0.001 |
|                   inst                                                                                                    |    <0.001 |
|                     fifo_gen_inst                                                                                         |    <0.001 |
|                       inst_fifo_gen                                                                                       |    <0.001 |
|                         gconvfifo.rf                                                                                      |    <0.001 |
|                           grf.rf                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                           |    <0.001 |
|                               grss.rsts                                                                                   |    <0.001 |
|                                 c1                                                                                        |    <0.001 |
|                                 c2                                                                                        |    <0.001 |
|                               rpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                      |    <0.001 |
|                               gwss.wsts                                                                                   |    <0.001 |
|                                 c0                                                                                        |    <0.001 |
|                                 c1                                                                                        |    <0.001 |
|                               wpntr                                                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                         |    <0.001 |
|                               gdm.dm_gen.dm                                                                               |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                          |    <0.001 |
|                             rstblk                                                                                        |    <0.001 |
|               USE_WRITE.write_data_inst                                                                                   |    <0.001 |
|         m00_data_fifo                                                                                                     |     0.004 |
|           inst                                                                                                            |     0.004 |
|             gen_fifo.fifo_gen_inst                                                                                        |     0.004 |
|               inst_fifo_gen                                                                                               |     0.004 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                   |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       grss.rsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwss.wsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                                |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                                |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                                |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                                |    <0.001 |
|                         RAM_reg_0_31_60_63                                                                                |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                              |    <0.001 |
|                   rstblk                                                                                                  |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                   |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       grss.rsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwss.wsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                            |    <0.001 |
|                         inst_blk_mem_gen                                                                                  |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                            |    <0.001 |
|                             valid.cstr                                                                                    |    <0.001 |
|                               ramloop[0].ram.r                                                                            |    <0.001 |
|                                 prim_noinit.ram                                                                           |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                  |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       grss.rsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwss.wsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                                |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                                |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                                |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                                |    <0.001 |
|                         RAM_reg_0_31_60_63                                                                                |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                        |    <0.001 |
|                   rstblk                                                                                                  |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                  |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       grss.rsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwss.wsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                            |    <0.001 |
|                         inst_blk_mem_gen                                                                                  |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                            |    <0.001 |
|                             valid.cstr                                                                                    |    <0.001 |
|                               ramloop[0].ram.r                                                                            |    <0.001 |
|                                 prim_noinit.ram                                                                           |    <0.001 |
|                               ramloop[1].ram.r                                                                            |    <0.001 |
|                                 prim_noinit.ram                                                                           |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                                                    |    <0.001 |
|         m00_regslice                                                                                                      |     0.002 |
|           inst                                                                                                            |     0.002 |
|             ar_pipe                                                                                                       |    <0.001 |
|             aw_pipe                                                                                                       |    <0.001 |
|             b_pipe                                                                                                        |    <0.001 |
|             r_pipe                                                                                                        |    <0.001 |
|             w_pipe                                                                                                        |    <0.001 |
|       s00_couplers                                                                                                        |     0.004 |
|         auto_us_df                                                                                                        |     0.003 |
|           inst                                                                                                            |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                 |     0.003 |
|               USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                                     |     0.003 |
|                 dw_fifogen_aw                                                                                             |    <0.001 |
|                   inst_fifo_gen                                                                                           |    <0.001 |
|                     gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                              |    <0.001 |
|                       grf.rf                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                           grss.rsts                                                                                       |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                             c2                                                                                            |    <0.001 |
|                           rpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                           gwss.wsts                                                                                       |    <0.001 |
|                             c0                                                                                            |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                           wpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                                                   |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                             RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                             RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                             RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                             RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                             RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                             RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                             RAM_reg_0_31_60_63                                                                            |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                         rstblk                                                                                            |    <0.001 |
|                 s_aw_reg                                                                                                  |    <0.001 |
|                   aw_pipe                                                                                                 |    <0.001 |
|                 w_buffer                                                                                                  |     0.001 |
|                   inst_blk_mem_gen                                                                                        |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                  |     0.001 |
|                       valid.cstr                                                                                          |     0.001 |
|                         ramloop[0].ram.r                                                                                  |     0.001 |
|                           prim_noinit.ram                                                                                 |     0.001 |
|               USE_WRITE.write_addr_inst                                                                                   |    <0.001 |
|               si_register_slice_inst                                                                                      |    <0.001 |
|                 aw_pipe                                                                                                   |    <0.001 |
|         s00_regslice                                                                                                      |    <0.001 |
|           inst                                                                                                            |    <0.001 |
|             aw_pipe                                                                                                       |    <0.001 |
|             b_pipe                                                                                                        |    <0.001 |
|             w_pipe                                                                                                        |    <0.001 |
|       s01_couplers                                                                                                        |     0.013 |
|         auto_us_cc_df                                                                                                     |     0.012 |
|           inst                                                                                                            |     0.012 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                 |     0.012 |
|               USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                                       |     0.008 |
|                 dw_fifogen_ar                                                                                             |     0.001 |
|                   inst_fifo_gen                                                                                           |     0.001 |
|                     gaxi_full_lite.gread_ch.grach2.axi_rach                                                               |     0.001 |
|                       grf.rf                                                                                              |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[3].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[3].wr_stg_inst                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                           gras.rsts                                                                                       |    <0.001 |
|                             c0                                                                                            |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                           rpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                           gwas.wsts                                                                                       |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                             c2                                                                                            |    <0.001 |
|                           wpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                                                   |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                             RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                             RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                             RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                             RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                             RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                             RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                             RAM_reg_0_31_60_60                                                                            |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                         rstblk                                                                                            |    <0.001 |
|                 dw_fifogen_rresp                                                                                          |     0.001 |
|                   inst_fifo_gen                                                                                           |     0.001 |
|                     gconvfifo.rf                                                                                          |     0.001 |
|                       grf.rf                                                                                              |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[3].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[3].wr_stg_inst                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                           gras.rsts                                                                                       |    <0.001 |
|                             c0                                                                                            |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                           rpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                           gwas.wsts                                                                                       |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                             c2                                                                                            |    <0.001 |
|                           wpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                                                   |    <0.001 |
|                             RAM_reg_0_63_0_2                                                                              |    <0.001 |
|                             RAM_reg_128_191_0_2                                                                           |    <0.001 |
|                             RAM_reg_192_255_0_2                                                                           |    <0.001 |
|                             RAM_reg_256_319_0_2                                                                           |    <0.001 |
|                             RAM_reg_320_383_0_2                                                                           |    <0.001 |
|                             RAM_reg_384_447_0_2                                                                           |    <0.001 |
|                             RAM_reg_448_511_0_2                                                                           |    <0.001 |
|                             RAM_reg_64_127_0_2                                                                            |    <0.001 |
|                         rstblk                                                                                            |    <0.001 |
|                 m_cmd_fifo                                                                                                |    <0.001 |
|                   inst_fifo_gen                                                                                           |    <0.001 |
|                     gconvfifo.rf                                                                                          |    <0.001 |
|                       grf.rf                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                           grss.rsts                                                                                       |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                             c2                                                                                            |    <0.001 |
|                           rpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                           gwss.wsts                                                                                       |    <0.001 |
|                             c0                                                                                            |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                           wpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                                                   |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                             RAM_reg_0_31_18_19                                                                            |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                 s_cmd_fifo                                                                                                |    <0.001 |
|                   inst_fifo_gen                                                                                           |    <0.001 |
|                     gconvfifo.rf                                                                                          |    <0.001 |
|                       grf.rf                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                           grss.rsts                                                                                       |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                             c2                                                                                            |    <0.001 |
|                           rpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                           gwss.wsts                                                                                       |    <0.001 |
|                             c0                                                                                            |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                           wpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                                                   |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                             RAM_reg_0_31_24_27                                                                            |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                             |    <0.001 |
|               USE_READ.read_addr_inst                                                                                     |    <0.001 |
|               USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                                                |    <0.001 |
|                 inst_fifo_gen                                                                                             |    <0.001 |
|                   gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                |    <0.001 |
|                     grf.rf                                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                          |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                        |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                                                        |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                            |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                 |    <0.001 |
|                         gras.rsts                                                                                         |    <0.001 |
|                           c0                                                                                              |    <0.001 |
|                           c1                                                                                              |    <0.001 |
|                         rpntr                                                                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                            |    <0.001 |
|                         gwas.wsts                                                                                         |    <0.001 |
|                           c1                                                                                              |    <0.001 |
|                           c2                                                                                              |    <0.001 |
|                         wpntr                                                                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                               |    <0.001 |
|                         gdm.dm_gen.dm                                                                                     |    <0.001 |
|                           RAM_reg_0_31_0_2                                                                                |    <0.001 |
|                       rstblk                                                                                              |    <0.001 |
|               USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                                     |     0.003 |
|                 dw_fifogen_aw                                                                                             |     0.001 |
|                   inst_fifo_gen                                                                                           |     0.001 |
|                     gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                              |     0.001 |
|                       grf.rf                                                                                              |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[3].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[3].wr_stg_inst                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                           gras.rsts                                                                                       |    <0.001 |
|                             c0                                                                                            |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                           rpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                           gwas.wsts                                                                                       |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                             c2                                                                                            |    <0.001 |
|                           wpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                                                   |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                              |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                            |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                            |    <0.001 |
|                             RAM_reg_0_31_24_29                                                                            |    <0.001 |
|                             RAM_reg_0_31_30_35                                                                            |    <0.001 |
|                             RAM_reg_0_31_36_41                                                                            |    <0.001 |
|                             RAM_reg_0_31_42_47                                                                            |    <0.001 |
|                             RAM_reg_0_31_48_53                                                                            |    <0.001 |
|                             RAM_reg_0_31_54_59                                                                            |    <0.001 |
|                             RAM_reg_0_31_60_63                                                                            |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                             |    <0.001 |
|                         rstblk                                                                                            |    <0.001 |
|                 gen_awpop_fifo.dw_fifogen_awpop                                                                           |    <0.001 |
|                   inst_fifo_gen                                                                                           |    <0.001 |
|                     gconvfifo.rf                                                                                          |    <0.001 |
|                       grf.rf                                                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[3].rd_stg_inst                                                                      |    <0.001 |
|                           gsync_stage[3].wr_stg_inst                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                           gras.rsts                                                                                       |    <0.001 |
|                             c0                                                                                            |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                           rpntr                                                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                           gwas.wsts                                                                                       |    <0.001 |
|                             c1                                                                                            |    <0.001 |
|                             c2                                                                                            |    <0.001 |
|                           wpntr                                                                                           |    <0.001 |
|                         rstblk                                                                                            |    <0.001 |
|                 s_aw_reg                                                                                                  |    <0.001 |
|                   aw_pipe                                                                                                 |    <0.001 |
|                 w_buffer                                                                                                  |    <0.001 |
|                   inst_blk_mem_gen                                                                                        |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                  |    <0.001 |
|                       valid.cstr                                                                                          |    <0.001 |
|                         ramloop[0].ram.r                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                   |    <0.001 |
|               si_register_slice_inst                                                                                      |    <0.001 |
|                 ar_pipe                                                                                                   |    <0.001 |
|                 aw_pipe                                                                                                   |    <0.001 |
|         s01_regslice                                                                                                      |    <0.001 |
|           inst                                                                                                            |    <0.001 |
|             ar_pipe                                                                                                       |    <0.001 |
|             aw_pipe                                                                                                       |    <0.001 |
|             b_pipe                                                                                                        |    <0.001 |
|             r_pipe                                                                                                        |    <0.001 |
|             w_pipe                                                                                                        |    <0.001 |
|       s02_couplers                                                                                                        |     0.003 |
|         auto_cc                                                                                                           |     0.002 |
|           inst                                                                                                            |     0.002 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                   |     0.002 |
|               inst_fifo_gen                                                                                               |     0.002 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                   |     0.001 |
|                   grf.rf                                                                                                  |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                                |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                                |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                                |    <0.001 |
|                         RAM_reg_0_15_60_61                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                   |     0.001 |
|                   grf.rf                                                                                                  |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_15_36_41                                                                                |    <0.001 |
|                         RAM_reg_0_15_42_47                                                                                |    <0.001 |
|                         RAM_reg_0_15_48_53                                                                                |    <0.001 |
|                         RAM_reg_0_15_54_59                                                                                |    <0.001 |
|                         RAM_reg_0_15_60_65                                                                                |    <0.001 |
|                         RAM_reg_0_15_66_67                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|         auto_us                                                                                                           |    <0.001 |
|           inst                                                                                                            |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                      |    <0.001 |
|                 r_pipe                                                                                                    |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                              |    <0.001 |
|               USE_READ.read_addr_inst                                                                                     |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                                   |    <0.001 |
|               si_register_slice_inst                                                                                      |    <0.001 |
|                 ar_pipe                                                                                                   |    <0.001 |
|       xbar                                                                                                                |     0.002 |
|         inst                                                                                                              |     0.002 |
|           gen_samd.crossbar_samd                                                                                          |     0.002 |
|             addr_arbiter_ar                                                                                               |    <0.001 |
|               gen_arbiter.mux_mesg                                                                                        |    <0.001 |
|               gen_arbiter.si_amesg_mux_inst                                                                               |    <0.001 |
|             addr_arbiter_aw                                                                                               |    <0.001 |
|               gen_arbiter.mux_mesg                                                                                        |    <0.001 |
|               gen_arbiter.si_amesg_mux_inst                                                                               |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                            |    <0.001 |
|             gen_master_slots[0].gen_mi_read.gen_rid_decoder.rid_decoder_inst                                              |    <0.001 |
|             gen_master_slots[0].gen_mi_write.gen_bid_decoder.bid_decoder_inst                                             |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                  |    <0.001 |
|               gen_wmux.mux_w                                                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                            |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                              |    <0.001 |
|               b_pipe                                                                                                      |    <0.001 |
|               r_pipe                                                                                                      |    <0.001 |
|             gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst                                              |    <0.001 |
|             gen_master_slots[1].gen_mi_write.gen_bid_decoder.bid_decoder_inst                                             |     0.000 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                  |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                            |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                              |    <0.001 |
|               b_pipe                                                                                                      |    <0.001 |
|               r_pipe                                                                                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                              |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                                          |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                   |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                                |    <0.001 |
|               wrouter_aw_fifo                                                                                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                            |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                                               |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                                          |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                   |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                              |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                                          |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                   |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                                    |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                                |    <0.001 |
|               wrouter_aw_fifo                                                                                             |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                            |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                                               |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                                          |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                   |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                                    |    <0.001 |
|             splitter_aw_mi                                                                                                |    <0.001 |
|     axi_vdma_0                                                                                                            |     0.015 |
|       U0                                                                                                                  |     0.015 |
|         AXI_LITE_REG_INTERFACE_I                                                                                          |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                   |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                                      |    <0.001 |
|           GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                                         |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                                          |     0.001 |
|           GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                                               |    <0.001 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                                    |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                                        |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I                                |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I                                     |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                                      |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                                      |     0.002 |
|           I_CMDSTS                                                                                                        |    <0.001 |
|           I_SM                                                                                                            |    <0.001 |
|             GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF                   |    <0.001 |
|           I_STS_MNGR                                                                                                      |    <0.001 |
|           VIDEO_REG_I                                                                                                     |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDADDR_MUX_I                                                          |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                          |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                               |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF                                      |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF                              |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF                                 |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I                                             |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO        |    <0.001 |
|             fg_builtin_fifo_inst                                                                                          |    <0.001 |
|               inst_fifo_gen                                                                                               |    <0.001 |
|                 gconvfifo.rf                                                                                              |    <0.001 |
|                   gbi.bi                                                                                                  |    <0.001 |
|                     g7ser_birst.rstbt                                                                                     |    <0.001 |
|                     v7_bi_fifo.fblk                                                                                       |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                                                        |    <0.001 |
|                         gonep.inst_prim                                                                                   |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                                                        |    <0.001 |
|                         gonep.inst_prim                                                                                   |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                                                        |    <0.001 |
|                         gonep.inst_prim                                                                                   |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                                                        |    <0.001 |
|                         gonep.inst_prim                                                                                   |    <0.001 |
|                       gextw[5].gnll_fifo.inst_extd                                                                        |    <0.001 |
|                         gonep.inst_prim                                                                                   |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                          |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                                 |    <0.001 |
|           I_DMA_REGISTER                                                                                                  |    <0.001 |
|           LITE_READ_MUX_I                                                                                                 |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                                      |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                                  |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                                |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                               |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                                     |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                 |     0.007 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                               |     0.007 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                           |     0.003 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                       |    <0.001 |
|               I_DATA_FIFO                                                                                                 |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                               |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                       |     0.002 |
|                     inst_fifo_gen                                                                                         |     0.002 |
|                       gconvfifo.rf                                                                                        |     0.002 |
|                         grf.rf                                                                                            |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                                        |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                             |    <0.001 |
|                             grss.rsts                                                                                     |    <0.001 |
|                               c1                                                                                          |    <0.001 |
|                               c2                                                                                          |    <0.001 |
|                             rpntr                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                        |    <0.001 |
|                             gwss.wsts                                                                                     |    <0.001 |
|                               c0                                                                                          |    <0.001 |
|                               c1                                                                                          |    <0.001 |
|                             wpntr                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                           |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                      |     0.002 |
|                               inst_blk_mem_gen                                                                            |     0.002 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                      |     0.002 |
|                                   valid.cstr                                                                              |     0.002 |
|                                     ramloop[0].ram.r                                                                      |     0.002 |
|                                       prim_noinit.ram                                                                     |     0.002 |
|               I_XD_FIFO                                                                                                   |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                           |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                       |    <0.001 |
|                     inst_fifo_gen                                                                                         |    <0.001 |
|                       gconvfifo.rf                                                                                        |    <0.001 |
|                         grf.rf                                                                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                        |    <0.001 |
|                             grhf.rhf                                                                                      |    <0.001 |
|                             grss.gdc.dc                                                                                   |    <0.001 |
|                               gsym_dc.dc                                                                                  |    <0.001 |
|                             grss.rsts                                                                                     |    <0.001 |
|                               c1                                                                                          |    <0.001 |
|                               c2                                                                                          |    <0.001 |
|                             rpntr                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                        |    <0.001 |
|                             gwss.wsts                                                                                     |    <0.001 |
|                               c0                                                                                          |    <0.001 |
|                               c1                                                                                          |    <0.001 |
|                             wpntr                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                           |    <0.001 |
|                             gdm.dm_gen.dm                                                                                 |    <0.001 |
|                               RAM_reg_0_7_0_5                                                                             |    <0.001 |
|                               RAM_reg_0_7_6_9                                                                             |    <0.001 |
|               SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET                                                                         |    <0.001 |
|               SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET                                                                        |     0.000 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                         |     0.002 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                        |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                          |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                                          |    <0.001 |
|                   I_MSSAI_DETECTION                                                                                       |    <0.001 |
|                 I_SCATTER_STROBE_GEN                                                                                      |    <0.001 |
|                 I_TSTRB_FIFO                                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                      |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                             |    <0.001 |
|                       DYNSHREG_F_I                                                                                        |    <0.001 |
|                 SLICE_INSERTION                                                                                           |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|             I_ADDR_CNTL                                                                                                   |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|             I_CMD_STATUS                                                                                                  |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|               I_CMD_FIFO                                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|             I_RESET                                                                                                       |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                          |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                                               |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                             |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                  |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                     DYNSHREG_F_I                                                                                          |    <0.001 |
|         I_RST_MODULE                                                                                                      |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                              |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                              |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                              |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                              |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                            |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                          |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                          |    <0.001 |
|     dvi2rgb_0                                                                                                             |     0.158 |
|       U0                                                                                                                  |     0.158 |
|         DataDecoders[0].DecoderX                                                                                          |     0.012 |
|           ChannelBondX                                                                                                    |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                                            |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                                            |    <0.001 |
|           InputSERDES_X                                                                                                   |     0.010 |
|           PhaseAlignX                                                                                                     |    <0.001 |
|           SyncBaseOvf                                                                                                     |    <0.001 |
|             SyncAsyncx                                                                                                    |    <0.001 |
|           SyncBaseRst                                                                                                     |    <0.001 |
|             SyncAsyncx                                                                                                    |    <0.001 |
|         DataDecoders[1].DecoderX                                                                                          |     0.012 |
|           ChannelBondX                                                                                                    |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                                            |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                                            |    <0.001 |
|           InputSERDES_X                                                                                                   |     0.010 |
|           PhaseAlignX                                                                                                     |    <0.001 |
|           SyncBaseOvf                                                                                                     |    <0.001 |
|             SyncAsyncx                                                                                                    |    <0.001 |
|           SyncBaseRst                                                                                                     |    <0.001 |
|             SyncAsyncx                                                                                                    |    <0.001 |
|         DataDecoders[2].DecoderX                                                                                          |     0.012 |
|           ChannelBondX                                                                                                    |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                                            |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                                            |    <0.001 |
|           InputSERDES_X                                                                                                   |     0.010 |
|           PhaseAlignX                                                                                                     |    <0.001 |
|           SyncBaseOvf                                                                                                     |    <0.001 |
|             SyncAsyncx                                                                                                    |    <0.001 |
|           SyncBaseRst                                                                                                     |    <0.001 |
|             SyncAsyncx                                                                                                    |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                                                            |     0.002 |
|           I2C_SlaveController                                                                                             |     0.001 |
|             GlitchF_SCL                                                                                                   |    <0.001 |
|             GlitchF_SDA                                                                                                   |    <0.001 |
|             SyncSCL                                                                                                       |    <0.001 |
|             SyncSDA                                                                                                       |    <0.001 |
|         LockLostReset                                                                                                     |    <0.001 |
|           SyncAsyncx                                                                                                      |    <0.001 |
|         TMDS_ClockingX                                                                                                    |     0.121 |
|           LockLostReset                                                                                                   |    <0.001 |
|             SyncAsyncx                                                                                                    |    <0.001 |
|           MMCM_LockSync                                                                                                   |    <0.001 |
|           RdyLostReset                                                                                                    |    <0.001 |
|             SyncAsyncx                                                                                                    |    <0.001 |
|     fifo_generator_0                                                                                                      |     0.001 |
|       U0                                                                                                                  |     0.001 |
|         inst_fifo_gen                                                                                                     |     0.001 |
|           gconvfifo.rf                                                                                                    |     0.001 |
|             grf.rf                                                                                                        |     0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                                                  |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                                                |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                                                |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                                                |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                                                |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                                    |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                                         |    <0.001 |
|                 gras.rsts                                                                                                 |    <0.001 |
|                   c0                                                                                                      |    <0.001 |
|                   c1                                                                                                      |    <0.001 |
|                 rpntr                                                                                                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                                    |    <0.001 |
|                 gwas.wsts                                                                                                 |    <0.001 |
|                   c1                                                                                                      |    <0.001 |
|                   c2                                                                                                      |    <0.001 |
|                 wpntr                                                                                                     |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                                       |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                                  |    <0.001 |
|                   inst_blk_mem_gen                                                                                        |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                  |    <0.001 |
|                       valid.cstr                                                                                          |    <0.001 |
|                         ramloop[0].ram.r                                                                                  |    <0.001 |
|                           prim_noinit.ram                                                                                 |    <0.001 |
|     kill_switch_0                                                                                                         |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|     proc_sys_reset_0                                                                                                      |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         EXT_LPF                                                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                       |    <0.001 |
|         SEQ                                                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                                                     |    <0.001 |
|     processing_system7_0                                                                                                  |     1.565 |
|       inst                                                                                                                |     1.565 |
|     processing_system7_0_axi_periph                                                                                       |     0.012 |
|       m12_couplers                                                                                                        |     0.004 |
|         auto_cc                                                                                                           |     0.004 |
|           inst                                                                                                            |     0.004 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                   |     0.004 |
|               inst_fifo_gen                                                                                               |     0.004 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                   |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_12                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                   |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_33                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                  |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                  |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                  |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_0                                                                                  |    <0.001 |
|                         RAM_reg_0_15_1_1                                                                                  |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|       m13_couplers                                                                                                        |     0.004 |
|         auto_cc                                                                                                           |     0.004 |
|           inst                                                                                                            |     0.004 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                   |     0.004 |
|               inst_fifo_gen                                                                                               |     0.004 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                                   |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_6_6                                                                                  |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                                   |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_33                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                                  |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_6_6                                                                                  |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                                  |     0.001 |
|                   grf.rf                                                                                                  |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_5                                                                                  |    <0.001 |
|                         RAM_reg_0_15_12_17                                                                                |    <0.001 |
|                         RAM_reg_0_15_18_23                                                                                |    <0.001 |
|                         RAM_reg_0_15_24_29                                                                                |    <0.001 |
|                         RAM_reg_0_15_30_35                                                                                |    <0.001 |
|                         RAM_reg_0_15_6_11                                                                                 |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                                  |    <0.001 |
|                   grf.rf                                                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                                          |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                              |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                                   |    <0.001 |
|                       gras.rsts                                                                                           |    <0.001 |
|                         c0                                                                                                |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                       rpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                              |    <0.001 |
|                       gwas.wsts                                                                                           |    <0.001 |
|                         c1                                                                                                |    <0.001 |
|                         c2                                                                                                |    <0.001 |
|                       wpntr                                                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                                 |    <0.001 |
|                       gdm.dm_gen.dm                                                                                       |    <0.001 |
|                         RAM_reg_0_15_0_0                                                                                  |    <0.001 |
|                         RAM_reg_0_15_1_1                                                                                  |    <0.001 |
|                     rstblk                                                                                                |    <0.001 |
|       s00_couplers                                                                                                        |     0.004 |
|         auto_pc                                                                                                           |     0.004 |
|           inst                                                                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                          |     0.004 |
|               RD.ar_channel_0                                                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                                                              |    <0.001 |
|                 cmd_translator_0                                                                                          |    <0.001 |
|                   incr_cmd_0                                                                                              |    <0.001 |
|                   wrap_cmd_0                                                                                              |    <0.001 |
|               RD.r_channel_0                                                                                              |    <0.001 |
|                 rd_data_fifo_0                                                                                            |    <0.001 |
|                 transaction_fifo_0                                                                                        |    <0.001 |
|               SI_REG                                                                                                      |     0.001 |
|                 ar_pipe                                                                                                   |    <0.001 |
|                 aw_pipe                                                                                                   |    <0.001 |
|                 b_pipe                                                                                                    |    <0.001 |
|                 r_pipe                                                                                                    |    <0.001 |
|               WR.aw_channel_0                                                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                                                              |    <0.001 |
|                 cmd_translator_0                                                                                          |    <0.001 |
|                   incr_cmd_0                                                                                              |    <0.001 |
|                   wrap_cmd_0                                                                                              |    <0.001 |
|               WR.b_channel_0                                                                                              |    <0.001 |
|                 bid_fifo_0                                                                                                |    <0.001 |
|                 bresp_fifo_0                                                                                              |    <0.001 |
|       xbar                                                                                                                |    <0.001 |
|         inst                                                                                                              |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                        |    <0.001 |
|             addr_arbiter_inst                                                                                             |    <0.001 |
|             gen_addr_decoder.addr_decoder_inst                                                                            |    <0.001 |
|               gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[10].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                    |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[11].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                    |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[12].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                    |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[13].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                    |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[6].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|               gen_target[9].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                     |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                                 |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                                 |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                  |    <0.001 |
|             mi_arready_mux_inst                                                                                           |    <0.001 |
|             mi_awready_mux_inst                                                                                           |    <0.001 |
|             mi_bmesg_mux_inst                                                                                             |    <0.001 |
|             mi_bvalid_mux_inst                                                                                            |    <0.001 |
|             mi_rmesg_mux_inst                                                                                             |    <0.001 |
|             mi_rvalid_mux_inst                                                                                            |    <0.001 |
|             mi_wready_mux_inst                                                                                            |    <0.001 |
|             si_bready_mux_inst                                                                                            |    <0.001 |
|             si_rready_mux_inst                                                                                            |    <0.001 |
|             splitter_ar                                                                                                   |    <0.001 |
|             splitter_aw                                                                                                   |    <0.001 |
|     rst_processing_system7_0_100M                                                                                         |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         EXT_LPF                                                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                       |    <0.001 |
|         SEQ                                                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                                                     |    <0.001 |
|     rst_processing_system7_0_100M1                                                                                        |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         EXT_LPF                                                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                       |    <0.001 |
|         SEQ                                                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                                                     |    <0.001 |
|     rst_processing_system7_0_150M                                                                                         |    <0.001 |
|       U0                                                                                                                  |    <0.001 |
|         EXT_LPF                                                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                       |    <0.001 |
|         SEQ                                                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                                                     |    <0.001 |
|     v_tc_0                                                                                                                |     0.017 |
|       U0                                                                                                                  |     0.017 |
|         U_TC_TOP                                                                                                          |     0.004 |
|           GEN_DETECTION.U_tc_DET                                                                                          |     0.004 |
|         U_VIDEO_CTRL                                                                                                      |     0.014 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                                             |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                            |    <0.001 |
|               I_DECODER                                                                                                   |    <0.001 |
|                 MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                           |    <0.001 |
|                 MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                           |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                                                   |     0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                                                   |     0.005 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                              |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                               |     0.002 |
|     v_vid_in_axi4s_0                                                                                                      |     0.006 |
|       inst                                                                                                                |     0.006 |
|         COUPLER_INST                                                                                                      |     0.006 |
|           FIFO_INST                                                                                                       |     0.006 |
|             inst_fifo_gen                                                                                                 |     0.006 |
|               gconvfifo.rf                                                                                                |     0.006 |
|                 grf.rf                                                                                                    |     0.006 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                              |     0.002 |
|                     gsync_stage[1].rd_stg_inst                                                                            |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                            |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                            |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                            |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                |    <0.001 |
|                     gr1.rfwft                                                                                             |    <0.001 |
|                     gras.rsts                                                                                             |    <0.001 |
|                       c0                                                                                                  |    <0.001 |
|                       c1                                                                                                  |    <0.001 |
|                     rpntr                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                |    <0.001 |
|                     gwas.wsts                                                                                             |    <0.001 |
|                       c1                                                                                                  |    <0.001 |
|                       c2                                                                                                  |    <0.001 |
|                     wpntr                                                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                   |     0.004 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                              |     0.004 |
|                       inst_blk_mem_gen                                                                                    |     0.004 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                              |     0.004 |
|                           valid.cstr                                                                                      |     0.004 |
|                             ramloop[0].ram.r                                                                              |     0.001 |
|                               prim_noinit.ram                                                                             |     0.001 |
|                             ramloop[1].ram.r                                                                              |     0.001 |
|                               prim_noinit.ram                                                                             |     0.001 |
|                             ramloop[2].ram.r                                                                              |     0.001 |
|                               prim_noinit.ram                                                                             |     0.001 |
|                   rstblk                                                                                                  |    <0.001 |
|         FORMATTER_INST                                                                                                    |    <0.001 |
|     xlconcat_0                                                                                                            |     0.000 |
|     xlconcat_1                                                                                                            |     0.000 |
|     xlconstant_0                                                                                                          |     0.000 |
|     xlconstant_1                                                                                                          |     0.000 |
|   iic_0_scl_iobuf                                                                                                         |     0.004 |
|   iic_0_sda_iobuf                                                                                                         |     0.004 |
+---------------------------------------------------------------------------------------------------------------------------+-----------+


