C -1050 300 "PWRDWN*" -1100 300 1 1 -1050 300 -1000 300 0 41 0 R
B
("PWRDWN*")
END
L -1050 300 -1000 300 -1 4
T -993 300 0.00 0.00 41 0 0 0 0 7 32
PWRDWN*
X "VHDL_MODE" "IN" -2550 300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 341 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 200 "RTRIG" -1100 200 0 0 41 0 R
L -1050 200 -1000 200 -1 4
T -993 200 0.00 0.00 41 0 0 0 0 5 32
RTRIG
X "VHDL_MODE" "IN" -2550 200 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 241 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 100 "RESET*" -1100 100 1 1 -1050 100 -1000 100 0 41 0 R
B
("RESET*")
END
L -1050 100 -1000 100 -1 4
T -993 100 0.00 0.00 41 0 0 0 0 6 32
RESET*
X "VHDL_MODE" "IN" -2550 100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 141 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 0 "PROGRAM*" -1100 0 1 1 -1050 0 -1000 0 0 41 0 R
B
("PROGRAM*")
END
L -1050 0 -1000 0 -1 4
T -993 0 0.00 0.00 41 0 0 0 0 8 32
PROGRAM*
X "VHDL_MODE" "IN" -2550 0 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 41 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 -100 "CCLK" -1100 -100 0 0 41 0 R
L -1050 -100 -1000 -100 -1 4
T -993 -100 0.00 0.00 41 0 0 0 0 4 32
CCLK
X "VHDL_MODE" "IN" -2550 -100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 -59 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 -200 "BTESTMODE1" -1100 -200 0 0 41 0 R
L -1050 -200 -1000 -200 -1 4
T -993 -200 0.00 0.00 41 0 0 0 0 10 32
BTESTMODE1
X "VHDL_MODE" "IN" -2550 -200 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 -159 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 -300 "BSBSELECT" -1100 -300 0 0 41 0 R
L -1050 -300 -1000 -300 -1 4
T -993 -300 0.00 0.00 41 0 0 0 0 9 32
BSBSELECT
X "VHDL_MODE" "IN" -2550 -300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 -259 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 -400 "BSBREAD*" -1100 -400 1 1 -1050 -400 -1000 -400 0 41 0 R
B
("BSBREAD*")
END
L -1050 -400 -1000 -400 -1 4
T -993 -400 0.00 0.00 41 0 0 0 0 8 32
BSBREAD*
X "VHDL_MODE" "IN" -2550 -400 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 -359 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 -500 "BREGSPACE" -1100 -500 0 0 41 0 R
L -1050 -500 -1000 -500 -1 4
T -993 -500 0.00 0.00 41 0 0 0 0 9 32
BREGSPACE
X "VHDL_MODE" "IN" -2550 -500 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 -459 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 -600 "BDIN" -1100 -600 0 0 41 0 R
L -1050 -600 -1000 -600 -1 4
T -993 -600 0.00 0.00 41 0 0 0 0 4 32
BDIN
X "VHDL_MODE" "IN" -2550 -600 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 -559 0.00 0.00 20 0 0 0 0 1 1 0 76
C -1050 -700 "BA<10..2>" -1100 -700 0 0 41 0 R
L -1050 -700 -1000 -700 -1 4
T -993 -700 0.00 0.00 41 0 0 0 0 9 32
BA<10..2>
X "VHDL_MODE" "IN" -2550 -700 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2550 -659 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 300 "RDATA*" 1050 300 1 1 1000 300 950 300 0 41 0 L
B
("RDATA*")
END
L 1000 300 950 300 -1 4
T 944 300 0.00 0.00 41 0 0 2 0 6 32
RDATA*
X "VHDL_MODE" "OUT" 1700 300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 341 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 200 "BSQREG_SEL<2..0>" 1050 200 0 0 41 0 L
L 1000 200 950 200 -1 4
T 944 200 0.00 0.00 41 0 0 2 0 16 32
BSQREG_SEL<2..0>
X "VHDL_MODE" "OUT" 1700 200 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 241 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 100 "BSQCREG_REQ" 1050 100 0 0 41 0 L
L 1000 100 950 100 -1 4
T 944 100 0.00 0.00 41 0 0 2 0 11 32
BSQCREG_REQ
X "VHDL_MODE" "OUT" 1700 100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 141 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 0 "BREG32_63_WR*" 1050 0 1 1 1000 0 950 0 0 41 0 L
B
("BREG32_63_WR*")
END
L 1000 0 950 0 -1 4
T 944 0 0.00 0.00 41 0 0 2 0 13 32
BREG32_63_WR*
X "VHDL_MODE" "OUT" 1700 0 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 41 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -100 "BREG32_63_RD*" 1050 -100 1 1 1000 -100 950 -100 0 41 0 L
B
("BREG32_63_RD*")
END
L 1000 -100 950 -100 -1 4
T 944 -100 0.00 0.00 41 0 0 2 0 13 32
BREG32_63_RD*
X "VHDL_MODE" "OUT" 1700 -100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -59 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -200 "BREG_WR-<15..0>" 1050 -200 0 0 41 0 L
L 1000 -200 950 -200 -1 4
T 944 -200 0.00 0.00 41 0 0 2 0 15 32
BREG_WR-<15..0>
X "VHDL_MODE" "OUT" 1700 -200 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -159 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -300 "BREG_RD-<15..0>" 1050 -300 0 0 41 0 L
L 1000 -300 950 -300 -1 4
T 944 -300 0.00 0.00 41 0 0 2 0 15 32
BREG_RD-<15..0>
X "VHDL_MODE" "OUT" 1700 -300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -259 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -400 "BM2" 1050 -400 0 0 41 0 L
L 1000 -400 950 -400 -1 4
T 944 -400 0.00 0.00 41 0 0 2 0 3 32
BM2
X "VHDL_MODE" "OUT" 1700 -400 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -359 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -500 "BFIFOREG_WR*" 1050 -500 1 1 1000 -500 950 -500 0 41 0 L
B
("BFIFOREG_WR*")
END
L 1000 -500 950 -500 -1 4
T 944 -500 0.00 0.00 41 0 0 2 0 12 32
BFIFOREG_WR*
X "VHDL_MODE" "OUT" 1700 -500 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -459 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -600 "BFIFOREG_SEL<1..0>" 1050 -600 0 0 41 0 L
L 1000 -600 950 -600 -1 4
T 944 -600 0.00 0.00 41 0 0 2 0 18 32
BFIFOREG_SEL<1..0>
X "VHDL_MODE" "OUT" 1700 -600 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -559 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -700 "BFIFOREG_RD*" 1050 -700 1 1 1000 -700 950 -700 0 41 0 L
B
("BFIFOREG_RD*")
END
L 1000 -700 950 -700 -1 4
T 944 -700 0.00 0.00 41 0 0 2 0 12 32
BFIFOREG_RD*
X "VHDL_MODE" "OUT" 1700 -700 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -659 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -800 "BDTACK_REQ*" 1050 -800 1 1 1000 -800 950 -800 0 41 0 L
B
("BDTACK_REQ*")
END
L 1000 -800 950 -800 -1 4
T 944 -800 0.00 0.00 41 0 0 2 0 11 32
BDTACK_REQ*
X "VHDL_MODE" "OUT" 1700 -800 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -759 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -900 "BDOUT" 1050 -900 0 0 41 0 L
L 1000 -900 950 -900 -1 4
T 944 -900 0.00 0.00 41 0 0 2 0 5 32
BDOUT
X "VHDL_MODE" "OUT" 1700 -900 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -859 0.00 0.00 20 0 0 0 0 1 1 0 76
C 1000 -1000 "BCREG_REG*" 1050 -1000 1 1 1000 -1000 950 -1000 0 41 0 L
B
("BCREG_REG*")
END
L 1000 -1000 950 -1000 -1 4
T 944 -1000 0.00 0.00 41 0 0 2 0 10 32
BCREG_REG*
X "VHDL_MODE" "OUT" 1700 -1000 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1700 -959 0.00 0.00 20 0 0 0 0 1 1 0 76
P "PART_TYPE" "3020PC84-70" 786 473 0.00 0.00 20 0 0 0 0 1 1 0 72
P "FILE" "bregst" 786 453 0.00 0.00 20 0 0 0 0 1 1 0 72
T -25 -350 0.00 0.00 41 0 0 1 0 6 16
BREGST
L -1000 -1050 950 -1050 -1 4
L 950 -1050 950 350 -1 4
L 950 350 -1000 350 -1 4
L -1000 350 -1000 -1050 -1 4
