{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703374861874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703374861874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 08:40:48 2023 " "Processing started: Sun Dec 24 08:40:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703374861874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374861874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1PTEST_7 -c 1PTEST_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 1PTEST_7 -c 1PTEST_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374861874 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374861972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703374862190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703374862190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file win_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 WIN_LOSE " "Found entity 1: WIN_LOSE" {  } { { "WIN_LOSE.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/WIN_LOSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_6.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_6 " "Found entity 1: SEG7DEC_6" {  } { { "SEG7DEC_6.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_5.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_5 " "Found entity 1: SEG7DEC_5" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_4.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_4 " "Found entity 1: SEG7DEC_4" {  } { { "SEG7DEC_4.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_3.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_3 " "Found entity 1: SEG7DEC_3" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_2.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_2 " "Found entity 1: SEG7DEC_2" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_1.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_1 " "Found entity 1: SEG7DEC_1" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready.v 1 1 " "Found 1 design units, including 1 entities, in source file ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 READY " "Found entity 1: READY" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/READY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_hp.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_hp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MANAGE_HP " "Found entity 1: MANAGE_HP" {  } { { "MANAGE_HP.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/MANAGE_HP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HP hp JOIN.v(2) " "Verilog HDL Declaration information at JOIN.v(2): object \"HP\" differs only in case from object \"hp\" in the same scope" {  } { { "JOIN.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "join.v 1 1 " "Found 1 design units, including 1 entities, in source file join.v" { { "Info" "ISGN_ENTITY_NAME" "1 JOIN " "Found entity 1: JOIN" {  } { { "JOIN.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.v 1 1 " "Found 1 design units, including 1 entities, in source file input.v" { { "Info" "ISGN_ENTITY_NAME" "1 INPUT " "Found entity 1: INPUT" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/INPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hp_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 HP_LED " "Found entity 1: HP_LED" {  } { { "HP_LED.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/HP_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db.v 1 1 " "Found 1 design units, including 1 entities, in source file db.v" { { "Info" "ISGN_ENTITY_NAME" "1 DB " "Found entity 1: DB" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ANSWER_1 answer_1 CHECK.v(3) " "Verilog HDL Declaration information at CHECK.v(3): object \"ANSWER_1\" differs only in case from object \"answer_1\" in the same scope" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CHECK.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ANSWER_2 answer_2 CHECK.v(3) " "Verilog HDL Declaration information at CHECK.v(3): object \"ANSWER_2\" differs only in case from object \"answer_2\" in the same scope" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CHECK.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ANSWER_3 answer_3 CHECK.v(3) " "Verilog HDL Declaration information at CHECK.v(3): object \"ANSWER_3\" differs only in case from object \"answer_3\" in the same scope" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CHECK.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHECK " "Found entity 1: CHECK" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CHECK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_IN " "Found entity 1: BTN_IN" {  } { { "BTN_IN.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/BTN_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703374868922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JOIN JOIN:j " "Elaborating entity \"JOIN\" for hierarchy \"JOIN:j\"" {  } { { "DE10_LITE_Golden_Top.v" "j" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_IN JOIN:j\|BTN_IN:b0 " "Elaborating entity \"BTN_IN\" for hierarchy \"JOIN:j\|BTN_IN:b0\"" {  } { { "JOIN.v" "b0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL JOIN:j\|CONTROL:c0 " "Elaborating entity \"CONTROL\" for hierarchy \"JOIN:j\|CONTROL:c0\"" {  } { { "JOIN.v" "c0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READY JOIN:j\|READY:r0 " "Elaborating entity \"READY\" for hierarchy \"JOIN:j\|READY:r0\"" {  } { { "JOIN.v" "r0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 READY.v(47) " "Verilog HDL assignment warning at READY.v(47): truncated value with size 32 to match size of target (3)" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/READY.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|READY:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 READY.v(164) " "Verilog HDL assignment warning at READY.v(164): truncated value with size 32 to match size of target (4)" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/READY.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|READY:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 READY.v(165) " "Verilog HDL assignment warning at READY.v(165): truncated value with size 32 to match size of target (4)" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/READY.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|READY:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DB JOIN:j\|DB:d0 " "Elaborating entity \"DB\" for hierarchy \"JOIN:j\|DB:d0\"" {  } { { "JOIN.v" "d0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Q_table.data_a 0 DB.v(7) " "Net \"Q_table.data_a\" at DB.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DB.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|DB:d0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Q_table.waddr_a 0 DB.v(7) " "Net \"Q_table.waddr_a\" at DB.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DB.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|DB:d0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Q_table.we_a 0 DB.v(7) " "Net \"Q_table.we_a\" at DB.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DB.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|DB:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT JOIN:j\|INPUT:i0 " "Elaborating entity \"INPUT\" for hierarchy \"JOIN:j\|INPUT:i0\"" {  } { { "JOIN.v" "i0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 INPUT.v(157) " "Verilog HDL assignment warning at INPUT.v(157): truncated value with size 32 to match size of target (4)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/INPUT.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|INPUT:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 INPUT.v(163) " "Verilog HDL assignment warning at INPUT.v(163): truncated value with size 32 to match size of target (4)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/INPUT.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|INPUT:i0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 INPUT.v(169) " "Verilog HDL assignment warning at INPUT.v(169): truncated value with size 32 to match size of target (4)" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/INPUT.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|INPUT:i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHECK JOIN:j\|CHECK:ch0 " "Elaborating entity \"CHECK\" for hierarchy \"JOIN:j\|CHECK:ch0\"" {  } { { "JOIN.v" "ch0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WIN_LOSE JOIN:j\|WIN_LOSE:w0 " "Elaborating entity \"WIN_LOSE\" for hierarchy \"JOIN:j\|WIN_LOSE:w0\"" {  } { { "JOIN.v" "w0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MANAGE_HP JOIN:j\|MANAGE_HP:m0 " "Elaborating entity \"MANAGE_HP\" for hierarchy \"JOIN:j\|MANAGE_HP:m0\"" {  } { { "JOIN.v" "m0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP_LED JOIN:j\|HP_LED:hled " "Elaborating entity \"HP_LED\" for hierarchy \"JOIN:j\|HP_LED:hled\"" {  } { { "JOIN.v" "hled" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED1 HP_LED.v(7) " "Verilog HDL or VHDL warning at HP_LED.v(7): object \"LED1\" assigned a value but never read" {  } { { "HP_LED.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/HP_LED.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|HP_LED:hled"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED2 HP_LED.v(8) " "Verilog HDL or VHDL warning at HP_LED.v(8): object \"LED2\" assigned a value but never read" {  } { { "HP_LED.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/HP_LED.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|HP_LED:hled"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED3 HP_LED.v(9) " "Verilog HDL or VHDL warning at HP_LED.v(9): object \"LED3\" assigned a value but never read" {  } { { "HP_LED.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/HP_LED.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|HP_LED:hled"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_1 JOIN:j\|SEG7DEC_1:s0 " "Elaborating entity \"SEG7DEC_1\" for hierarchy \"JOIN:j\|SEG7DEC_1:s0\"" {  } { { "JOIN.v" "s0" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nHEX SEG7DEC_1.v(10) " "Verilog HDL Always Construct warning at SEG7DEC_1.v(10): inferring latch(es) for variable \"nHEX\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[0\] SEG7DEC_1.v(14) " "Inferred latch for \"nHEX\[0\]\" at SEG7DEC_1.v(14)" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[1\] SEG7DEC_1.v(14) " "Inferred latch for \"nHEX\[1\]\" at SEG7DEC_1.v(14)" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[2\] SEG7DEC_1.v(14) " "Inferred latch for \"nHEX\[2\]\" at SEG7DEC_1.v(14)" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[3\] SEG7DEC_1.v(14) " "Inferred latch for \"nHEX\[3\]\" at SEG7DEC_1.v(14)" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[4\] SEG7DEC_1.v(14) " "Inferred latch for \"nHEX\[4\]\" at SEG7DEC_1.v(14)" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[5\] SEG7DEC_1.v(14) " "Inferred latch for \"nHEX\[5\]\" at SEG7DEC_1.v(14)" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_1:s0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[6\] SEG7DEC_1.v(14) " "Inferred latch for \"nHEX\[6\]\" at SEG7DEC_1.v(14)" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_1:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_2 JOIN:j\|SEG7DEC_2:s1 " "Elaborating entity \"SEG7DEC_2\" for hierarchy \"JOIN:j\|SEG7DEC_2:s1\"" {  } { { "JOIN.v" "s1" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nHEX SEG7DEC_2.v(10) " "Verilog HDL Always Construct warning at SEG7DEC_2.v(10): inferring latch(es) for variable \"nHEX\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[0\] SEG7DEC_2.v(13) " "Inferred latch for \"nHEX\[0\]\" at SEG7DEC_2.v(13)" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[1\] SEG7DEC_2.v(13) " "Inferred latch for \"nHEX\[1\]\" at SEG7DEC_2.v(13)" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[2\] SEG7DEC_2.v(13) " "Inferred latch for \"nHEX\[2\]\" at SEG7DEC_2.v(13)" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[3\] SEG7DEC_2.v(13) " "Inferred latch for \"nHEX\[3\]\" at SEG7DEC_2.v(13)" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[4\] SEG7DEC_2.v(13) " "Inferred latch for \"nHEX\[4\]\" at SEG7DEC_2.v(13)" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[5\] SEG7DEC_2.v(13) " "Inferred latch for \"nHEX\[5\]\" at SEG7DEC_2.v(13)" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_2:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[6\] SEG7DEC_2.v(13) " "Inferred latch for \"nHEX\[6\]\" at SEG7DEC_2.v(13)" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_2:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_3 JOIN:j\|SEG7DEC_3:s2 " "Elaborating entity \"SEG7DEC_3\" for hierarchy \"JOIN:j\|SEG7DEC_3:s2\"" {  } { { "JOIN.v" "s2" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nHEX SEG7DEC_3.v(10) " "Verilog HDL Always Construct warning at SEG7DEC_3.v(10): inferring latch(es) for variable \"nHEX\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_3:s2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[0\] SEG7DEC_3.v(14) " "Inferred latch for \"nHEX\[0\]\" at SEG7DEC_3.v(14)" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_3:s2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[1\] SEG7DEC_3.v(14) " "Inferred latch for \"nHEX\[1\]\" at SEG7DEC_3.v(14)" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_3:s2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[2\] SEG7DEC_3.v(14) " "Inferred latch for \"nHEX\[2\]\" at SEG7DEC_3.v(14)" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_3:s2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[3\] SEG7DEC_3.v(14) " "Inferred latch for \"nHEX\[3\]\" at SEG7DEC_3.v(14)" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_3:s2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[4\] SEG7DEC_3.v(14) " "Inferred latch for \"nHEX\[4\]\" at SEG7DEC_3.v(14)" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_3:s2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[5\] SEG7DEC_3.v(14) " "Inferred latch for \"nHEX\[5\]\" at SEG7DEC_3.v(14)" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_3:s2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[6\] SEG7DEC_3.v(14) " "Inferred latch for \"nHEX\[6\]\" at SEG7DEC_3.v(14)" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868956 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_3:s2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_4 JOIN:j\|SEG7DEC_4:s3 " "Elaborating entity \"SEG7DEC_4\" for hierarchy \"JOIN:j\|SEG7DEC_4:s3\"" {  } { { "JOIN.v" "s3" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_5 JOIN:j\|SEG7DEC_5:s4 " "Elaborating entity \"SEG7DEC_5\" for hierarchy \"JOIN:j\|SEG7DEC_5:s4\"" {  } { { "JOIN.v" "s4" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SEG7DEC_5.v(15) " "Verilog HDL Case Statement warning at SEG7DEC_5.v(15): incomplete case statement has no default case item" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_5:s4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nHEX SEG7DEC_5.v(14) " "Verilog HDL Always Construct warning at SEG7DEC_5.v(14): inferring latch(es) for variable \"nHEX\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_5:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[0\] SEG7DEC_5.v(23) " "Inferred latch for \"nHEX\[0\]\" at SEG7DEC_5.v(23)" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_5:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[1\] SEG7DEC_5.v(23) " "Inferred latch for \"nHEX\[1\]\" at SEG7DEC_5.v(23)" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_5:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[2\] SEG7DEC_5.v(23) " "Inferred latch for \"nHEX\[2\]\" at SEG7DEC_5.v(23)" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_5:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[3\] SEG7DEC_5.v(23) " "Inferred latch for \"nHEX\[3\]\" at SEG7DEC_5.v(23)" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_5:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[4\] SEG7DEC_5.v(23) " "Inferred latch for \"nHEX\[4\]\" at SEG7DEC_5.v(23)" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_5:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[5\] SEG7DEC_5.v(23) " "Inferred latch for \"nHEX\[5\]\" at SEG7DEC_5.v(23)" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_5:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nHEX\[6\] SEG7DEC_5.v(23) " "Inferred latch for \"nHEX\[6\]\" at SEG7DEC_5.v(23)" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 "|DE10_LITE_Golden_Top|JOIN:j|SEG7DEC_5:s4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC_6 JOIN:j\|SEG7DEC_6:s5 " "Elaborating entity \"SEG7DEC_6\" for hierarchy \"JOIN:j\|SEG7DEC_6:s5\"" {  } { { "JOIN.v" "s5" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/JOIN.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374868972 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 11 C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/db/1PTEST_7.ram0_DB_897.hdl.mif " "Memory depth (16) in the design file differs from memory depth (11) in the Memory Initialization File \"C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/db/1PTEST_7.ram0_DB_897.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1703374869157 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "JOIN:j\|DB:d0\|Q_table " "RAM logic \"JOIN:j\|DB:d0\|Q_table\" is uninferred because MIF is not supported for the selected family" {  } { { "DB.v" "Q_table" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DB.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1703374869172 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1703374869172 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1703374869406 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1703374869406 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_1:s0\|nHEX\[0\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and PRE on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[1\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[1\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_1:s0\|nHEX\[2\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[1\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[1\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_1:s0\|nHEX\[3\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_1:s0\|nHEX\[4\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and PRE on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_1:s0\|nHEX\[5\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_1:s0\|nHEX\[6\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[3\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[3\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_2:s1\|nHEX\[0\] " "Latch JOIN:j\|SEG7DEC_2:s1\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[3\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[3\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and PRE on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_2:s1\|nHEX\[1\] " "Latch JOIN:j\|SEG7DEC_2:s1\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[3\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[3\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_2:s1\|nHEX\[2\] " "Latch JOIN:j\|SEG7DEC_2:s1\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_2:s1\|nHEX\[3\] " "Latch JOIN:j\|SEG7DEC_2:s1\|nHEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[3\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[3\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_2:s1\|nHEX\[4\] " "Latch JOIN:j\|SEG7DEC_2:s1\|nHEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[3\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[3\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_2:s1\|nHEX\[5\] " "Latch JOIN:j\|SEG7DEC_2:s1\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and PRE on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_2:s1\|nHEX\[6\] " "Latch JOIN:j\|SEG7DEC_2:s1\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_2.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_3:s2\|nHEX\[0\] " "Latch JOIN:j\|SEG7DEC_3:s2\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_3:s2\|nHEX\[1\] " "Latch JOIN:j\|SEG7DEC_3:s2\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_3:s2\|nHEX\[2\] " "Latch JOIN:j\|SEG7DEC_3:s2\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_3:s2\|nHEX\[3\] " "Latch JOIN:j\|SEG7DEC_3:s2\|nHEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[3\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[3\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and PRE on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_3:s2\|nHEX\[4\] " "Latch JOIN:j\|SEG7DEC_3:s2\|nHEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_3:s2\|nHEX\[5\] " "Latch JOIN:j\|SEG7DEC_3:s2\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_3:s2\|nHEX\[6\] " "Latch JOIN:j\|SEG7DEC_3:s2\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[3\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[3\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR JOIN:j\|CONTROL:c0\|STATE\[2\] " "Ports ENA and CLR on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_5:s4\|nHEX\[0\] " "Latch JOIN:j\|SEG7DEC_5:s4\|nHEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_5:s4\|nHEX\[1\] " "Latch JOIN:j\|SEG7DEC_5:s4\|nHEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_5:s4\|nHEX\[2\] " "Latch JOIN:j\|SEG7DEC_5:s4\|nHEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_5:s4\|nHEX\[3\] " "Latch JOIN:j\|SEG7DEC_5:s4\|nHEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_5:s4\|nHEX\[4\] " "Latch JOIN:j\|SEG7DEC_5:s4\|nHEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_5:s4\|nHEX\[5\] " "Latch JOIN:j\|SEG7DEC_5:s4\|nHEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JOIN:j\|SEG7DEC_5:s4\|nHEX\[6\] " "Latch JOIN:j\|SEG7DEC_5:s4\|nHEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA JOIN:j\|CONTROL:c0\|STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703374869406 ""}  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703374869406 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374869523 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1703374869523 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703374869523 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703374869523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703374869574 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703374869955 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/output_files/1PTEST_7.map.smsg " "Generated suppressed messages file C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/output_files/1PTEST_7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374869990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703374870156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703374870156 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374870206 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374870206 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374870206 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374870206 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374870206 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374870206 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374870206 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703374870206 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1703374870206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "743 " "Implemented 743 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703374870206 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703374870206 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1703374870206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "558 " "Implemented 558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703374870206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703374870206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 254 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703374870224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 08:41:10 2023 " "Processing ended: Sun Dec 24 08:41:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703374870224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703374870224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703374870224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374870224 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703374884290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703374884307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703374884307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 08:41:10 2023 " "Processing started: Sun Dec 24 08:41:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703374884307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703374884307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 1PTEST_7 -c 1PTEST_7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 1PTEST_7 -c 1PTEST_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703374884307 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703374884390 ""}
{ "Info" "0" "" "Project  = 1PTEST_7" {  } {  } 0 0 "Project  = 1PTEST_7" 0 0 "Fitter" 0 0 1703374884390 ""}
{ "Info" "0" "" "Revision = 1PTEST_7" {  } {  } 0 0 "Revision = 1PTEST_7" 0 0 "Fitter" 0 0 1703374884390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703374884456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703374884456 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "1PTEST_7 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"1PTEST_7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703374887757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703374887790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703374887790 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703374887924 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703374888090 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 1508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703374888090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 1510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703374888090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 1512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703374888090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 1514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703374888090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 1516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703374888090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 1518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703374888090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 1520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703374888090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 1522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703374888090 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703374888090 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1703374888106 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1703374888106 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1703374888106 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1703374888106 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703374888106 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1703374888907 ""}
{ "Info" "ISTA_SDC_FOUND" "1PTEST_7.sdc " "Reading SDC File: '1PTEST_7.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1703374888907 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JOIN:j\|CONTROL:c0\|STATE\[0\] " "Node: JOIN:j\|CONTROL:c0\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] JOIN:j\|CONTROL:c0\|STATE\[0\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] is being clocked by JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1703374888923 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1703374888923 "|DE10_LITE_Golden_Top|JOIN:j|CONTROL:c0|STATE[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1703374888923 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1703374888923 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1703374888923 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703374888923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703374888923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703374888923 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1703374888923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703374888956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JOIN:j\|CONTROL:c0\|STATE\[0\] " "Destination node JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703374888956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JOIN:j\|CONTROL:c0\|STATE\[1\] " "Destination node JOIN:j\|CONTROL:c0\|STATE\[1\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703374888956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JOIN:j\|CONTROL:c0\|STATE\[2\] " "Destination node JOIN:j\|CONTROL:c0\|STATE\[2\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703374888956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JOIN:j\|CONTROL:c0\|STATE\[3\] " "Destination node JOIN:j\|CONTROL:c0\|STATE\[3\]" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/CONTROL.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703374888956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JOIN:j\|READY:r0\|char_num\[2\] " "Destination node JOIN:j\|READY:r0\|char_num\[2\]" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/READY.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703374888956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703374888956 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 1494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703374888956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "JOIN:j\|SEG7DEC_1:s0\|nHEX\[6\]~3  " "Automatically promoted node JOIN:j\|SEG7DEC_1:s0\|nHEX\[6\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703374888956 ""}  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_1.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703374888956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "JOIN:j\|SEG7DEC_5:s4\|nHEX\[2\]~1  " "Automatically promoted node JOIN:j\|SEG7DEC_5:s4\|nHEX\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703374888956 ""}  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/SEG7DEC_5.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703374888956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703374889339 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703374889339 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703374889339 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703374889339 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703374889355 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703374889357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703374889357 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703374889357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703374889373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1703374889373 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703374889373 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703374889505 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703374889511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703374890423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703374890522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703374890539 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703374890806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703374890806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703374891489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703374892456 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703374892456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703374892573 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1703374892573 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703374892573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703374892573 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703374892707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703374892707 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1703374892707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703374893088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703374893089 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1703374893089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703374893440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703374894573 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1703374894806 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1703374894806 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1703374894806 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1703374894806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/output_files/1PTEST_7.fit.smsg " "Generated suppressed messages file C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_7/output_files/1PTEST_7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703374901456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5987 " "Peak virtual memory: 5987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703374901722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 08:41:41 2023 " "Processing ended: Sun Dec 24 08:41:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703374901722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703374901722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703374901722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703374901722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703374915675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703374915675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 08:41:42 2023 " "Processing started: Sun Dec 24 08:41:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703374915675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703374915675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 1PTEST_7 -c 1PTEST_7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 1PTEST_7 -c 1PTEST_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703374915675 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Assembler" 0 -1 1703374915756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703374915856 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703374916939 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703374917007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703374937256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 08:42:17 2023 " "Processing ended: Sun Dec 24 08:42:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703374937256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703374937256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703374937256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703374937256 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703374937839 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Assembler" 0 -1 1703374951290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703374951306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703374951306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 08:42:17 2023 " "Processing started: Sun Dec 24 08:42:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703374951306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703374951306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 1PTEST_7 -c 1PTEST_7 " "Command: quartus_sta 1PTEST_7 -c 1PTEST_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703374951306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1703374951389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703374951573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703374951573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374951607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374951607 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1703374951772 ""}
{ "Info" "ISTA_SDC_FOUND" "1PTEST_7.sdc " "Reading SDC File: '1PTEST_7.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1703374951790 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JOIN:j\|CONTROL:c0\|STATE\[0\] " "Node: JOIN:j\|CONTROL:c0\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] JOIN:j\|CONTROL:c0\|STATE\[0\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] is being clocked by JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1703374951790 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1703374951790 "|DE10_LITE_Golden_Top|JOIN:j|CONTROL:c0|STATE[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1703374951790 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1703374951790 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703374951790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703374951806 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1703374951806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.837 " "Worst-case setup slack is 6.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374951806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374951806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.837               0.000 CLK  " "    6.837               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374951806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374951806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374951823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374951823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 CLK  " "    0.324               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374951823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374951823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703374951823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703374951823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.504 " "Worst-case minimum pulse width slack is 9.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374951823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374951823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.504               0.000 CLK  " "    9.504               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374951823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374951823 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703374951839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703374951857 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1703374951857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703374952239 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JOIN:j\|CONTROL:c0\|STATE\[0\] " "Node: JOIN:j\|CONTROL:c0\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] JOIN:j\|CONTROL:c0\|STATE\[0\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] is being clocked by JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1703374952273 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1703374952273 "|DE10_LITE_Golden_Top|JOIN:j|CONTROL:c0|STATE[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1703374952273 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1703374952273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.962 " "Worst-case setup slack is 7.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.962               0.000 CLK  " "    7.962               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374952290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 CLK  " "    0.294               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374952290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703374952306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703374952306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.577 " "Worst-case minimum pulse width slack is 9.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.577               0.000 CLK  " "    9.577               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374952306 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703374952323 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "JOIN:j\|CONTROL:c0\|STATE\[0\] " "Node: JOIN:j\|CONTROL:c0\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] JOIN:j\|CONTROL:c0\|STATE\[0\] " "Latch JOIN:j\|SEG7DEC_1:s0\|nHEX\[1\] is being clocked by JOIN:j\|CONTROL:c0\|STATE\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1703374952407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1703374952407 "|DE10_LITE_Golden_Top|JOIN:j|CONTROL:c0|STATE[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1703374952407 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1703374952407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.689 " "Worst-case setup slack is 12.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.689               0.000 CLK  " "   12.689               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374952407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLK  " "    0.148               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374952407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703374952423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703374952423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.209 " "Worst-case minimum pulse width slack is 9.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.209               0.000 CLK  " "    9.209               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703374952439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703374952439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703374953307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703374953307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703374953356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 08:42:33 2023 " "Processing ended: Sun Dec 24 08:42:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703374953356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703374953356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703374953356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703374953356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 277 s " "Quartus Prime Full Compilation was successful. 0 errors, 277 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703374953973 ""}
