Analysis & Synthesis report for FSM_proj
Sat Jan 06 11:53:59 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mSetup_ST
 11. State Machine - |FSS_top_level|FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst|next_difficulty
 12. State Machine - |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|control:C0|current
 13. State Machine - |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver
 14. State Machine - |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 15. State Machine - |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated
 23. Source assignments for FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component|altsyncram_s7g1:auto_generated
 24. Source assignments for FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Source assignments for FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 26. Source assignments for FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 27. Source assignments for FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 28. Parameter Settings for User Entity Instance: KeyboardInput:kirby|PS2_Controller:PS2
 29. Parameter Settings for User Entity Instance: KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 30. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst
 31. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA
 32. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_address_translator:user_input_translator
 33. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory
 34. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller
 36. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 37. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|control:C0
 38. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0
 39. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst
 41. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|SongSelector:songSelector_inst
 42. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop
 43. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1
 44. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 45. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 46. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 47. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 48. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 49. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 50. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 51. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 52. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 53. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 54. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 55. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc
 57. Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5
 58. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div4
 59. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div0
 60. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div1
 61. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div2
 62. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div5
 63. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div3
 64. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div0
 65. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div2
 66. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div5
 67. Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div3
 68. altsyncram Parameter Settings by Entity Instance
 69. altpll Parameter Settings by Entity Instance
 70. scfifo Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby"
 72. Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|hex_decoder:x6"
 73. Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0"
 74. Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 75. Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 76. Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 77. Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller"
 78. Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"
 79. Port Connectivity Checks: "FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst"
 80. Port Connectivity Checks: "FiniteStateSample:fsm_inst|TopVGA:topy|control:C0"
 81. Port Connectivity Checks: "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller"
 82. Port Connectivity Checks: "KeyboardInput:kirby|PS2_Controller:PS2"
 83. Post-Synthesis Netlist Statistics for Top Partition
 84. Elapsed Time Per Partition
 85. Analysis & Synthesis Messages
 86. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jan 06 11:53:59 2024       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; FSM_proj                                    ;
; Top-level Entity Name           ; FSS_top_level                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 833                                         ;
; Total pins                      ; 106                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 131,584                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FSS_top_level      ; FSM_proj           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+----------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                               ; Library ;
+----------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; Game Logic/ScoreUpdater.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/ScoreUpdater.v                                ;         ;
; Game Logic/RandomNumber.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/RandomNumber.v                                ;         ;
; Game Logic/CombinedWrapper.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/CombinedWrapper.v                             ;         ;
; VGA/Adapter/vga_pll.v                                    ; yes             ; User Wizard-Generated File             ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_pll.v                                    ;         ;
; VGA/Adapter/vga_controller.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_controller.v                             ;         ;
; VGA/Adapter/vga_address_translator.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_address_translator.v                     ;         ;
; VGA/Adapter/vga_adapter.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v                                ;         ;
; VGA/TopVGA.v                                             ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v                                             ;         ;
; Audio Output/Internals/I2C_Controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/I2C_Controller.v                  ;         ;
; Audio Output/Internals/avconf.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v                          ;         ;
; Audio Output/Internals/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v                ;         ;
; Audio Output/Internals/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Clock.v                     ;         ;
; Audio Output/Internals/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio Output/Internals/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Clock_Edge.v            ;         ;
; Audio Output/Internals/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio Output/Internals/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_Bit_Counter.v     ;         ;
; Audio Output/Song_FSM.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v                                  ;         ;
; Audio Output/Music_Player.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v                              ;         ;
; Audio Output/DE1_SoC_Audio_Example.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/DE1_SoC_Audio_Example.v                     ;         ;
; PulseGenerator.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/PulseGenerator.v                                         ;         ;
; Keyboard Input/PS2_Controller.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/PS2_Controller.v                          ;         ;
; Keyboard Input/KeyboardInput.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v                           ;         ;
; Keyboard Input/Altera_UP_PS2_Data_In.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/Altera_UP_PS2_Data_In.v                   ;         ;
; Keyboard Input/Altera_UP_PS2_Command_Out.v               ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/Altera_UP_PS2_Command_Out.v               ;         ;
; SongSelector.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/SongSelector.v                                           ;         ;
; FSS_top_level.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v                                          ;         ;
; FiniteStateSample.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v                                      ;         ;
; DifficultySelector.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/DifficultySelector.v                                     ;         ;
; GameplayState.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v                                          ;         ;
; mainMenu.v                                               ; yes             ; User Wizard-Generated File             ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/mainMenu.v                                               ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; aglobal180.inc                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                      ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_n1n1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n1n1.tdf                                   ;         ;
; db/decode_7la.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/decode_7la.tdf                                        ;         ;
; db/decode_01a.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/decode_01a.tdf                                        ;         ;
; db/mux_ifb.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/mux_ifb.tdf                                           ;         ;
; altpll.tdf                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                          ;         ;
; stratix_pll.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                     ;         ;
; stratixii_pll.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                   ;         ;
; cycloneii_pll.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                   ;         ;
; db/altpll_80u.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altpll_80u.tdf                                        ;         ;
; db/altsyncram_s7g1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_s7g1.tdf                                   ;         ;
; vga/mainmenu.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/vga/mainmenu.mif                                         ;         ;
; scfifo.tdf                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                          ;         ;
; a_regfifo.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                       ;         ;
; a_dpfifo.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                        ;         ;
; a_i2fifo.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                        ;         ;
; a_fffifo.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                        ;         ;
; a_f2fifo.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                        ;         ;
; db/scfifo_7ba1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/scfifo_7ba1.tdf                                       ;         ;
; db/a_dpfifo_q2a1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf                                     ;         ;
; db/altsyncram_n3i1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n3i1.tdf                                   ;         ;
; db/cmpr_6l8.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cmpr_6l8.tdf                                          ;         ;
; db/cntr_h2b.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cntr_h2b.tdf                                          ;         ;
; db/cntr_u27.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cntr_u27.tdf                                          ;         ;
; db/cntr_i2b.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cntr_i2b.tdf                                          ;         ;
; db/audio_clock_altpll.v                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/audio_clock_altpll.v                                  ;         ;
; lpm_divide.tdf                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                      ;         ;
; abs_divider.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                                     ;         ;
; sign_div_unsign.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                 ;         ;
; db/lpm_divide_mbm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_mbm.tdf                                    ;         ;
; db/sign_div_unsign_slh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_slh.tdf                               ;         ;
; db/alt_u_div_uve.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_uve.tdf                                     ;         ;
; db/lpm_divide_bdm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_bdm.tdf                                    ;         ;
; db/sign_div_unsign_hnh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_hnh.tdf                               ;         ;
; db/alt_u_div_73f.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_73f.tdf                                     ;         ;
; db/lpm_divide_obm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_obm.tdf                                    ;         ;
; db/sign_div_unsign_ulh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_ulh.tdf                               ;         ;
; db/alt_u_div_20f.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_20f.tdf                                     ;         ;
; db/lpm_divide_ddm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_ddm.tdf                                    ;         ;
; db/sign_div_unsign_jnh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_jnh.tdf                               ;         ;
; db/alt_u_div_c3f.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_c3f.tdf                                     ;         ;
; db/lpm_divide_cdm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_cdm.tdf                                    ;         ;
; db/sign_div_unsign_inh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_inh.tdf                               ;         ;
; db/alt_u_div_83f.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_83f.tdf                                     ;         ;
; db/lpm_divide_9dm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_9dm.tdf                                    ;         ;
; db/sign_div_unsign_fnh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_fnh.tdf                               ;         ;
; db/alt_u_div_43f.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_43f.tdf                                     ;         ;
; db/lpm_divide_7dm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_7dm.tdf                                    ;         ;
; db/sign_div_unsign_dnh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_dnh.tdf                               ;         ;
; db/alt_u_div_03f.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_03f.tdf                                     ;         ;
; db/lpm_divide_adm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_adm.tdf                                    ;         ;
; db/sign_div_unsign_gnh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_gnh.tdf                               ;         ;
; db/alt_u_div_63f.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_63f.tdf                                     ;         ;
; db/lpm_divide_8dm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_8dm.tdf                                    ;         ;
; db/sign_div_unsign_enh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_enh.tdf                               ;         ;
; db/alt_u_div_13f.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_13f.tdf                                     ;         ;
; db/lpm_divide_6dm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_6dm.tdf                                    ;         ;
; db/sign_div_unsign_cnh.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_cnh.tdf                               ;         ;
; db/alt_u_div_u2f.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_u2f.tdf                                     ;         ;
+----------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4222           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 7606           ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 808            ;
;     -- 5 input functions                    ; 1013           ;
;     -- 4 input functions                    ; 1523           ;
;     -- <=3 input functions                  ; 4252           ;
;                                             ;                ;
; Dedicated logic registers                   ; 833            ;
;                                             ;                ;
; I/O pins                                    ; 106            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 131584         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 893            ;
; Total fan-out                               ; 32426          ;
; Average fan-out                             ; 3.68           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |FSS_top_level                                                            ; 7606 (11)           ; 833 (6)                   ; 131584            ; 0          ; 106  ; 0            ; |FSS_top_level                                                                                                                                                                                                                                                                                                                                                           ; FSS_top_level                   ; work         ;
;    |FiniteStateSample:fsm_inst|                                           ; 7443 (7)            ; 704 (2)                   ; 131584            ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst                                                                                                                                                                                                                                                                                                                                ; FiniteStateSample               ; work         ;
;       |DifficultySelector:difficultySelector_inst|                        ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst                                                                                                                                                                                                                                                                                     ; DifficultySelector              ; work         ;
;       |GameplayState:gameplayState_inst|                                  ; 7305 (25)           ; 603 (9)                   ; 16384             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst                                                                                                                                                                                                                                                                                               ; GameplayState                   ; work         ;
;          |CombinedWrapper:comby|                                          ; 60 (0)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby                                                                                                                                                                                                                                                                         ; CombinedWrapper                 ; work         ;
;             |ScoreUpdater:ScoreUpdaterInstance|                           ; 60 (60)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby|ScoreUpdater:ScoreUpdaterInstance                                                                                                                                                                                                                                       ; ScoreUpdater                    ; work         ;
;          |Music_Player:mop|                                               ; 3743 (3)            ; 397 (33)                  ; 16384             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop                                                                                                                                                                                                                                                                              ; Music_Player                    ; work         ;
;             |DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|                 ; 444 (78)            ; 317 (20)                  ; 16384             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example                                                                                                                                                                                                                                  ; DE1_SoC_Audio_Example           ; work         ;
;                |Audio_Controller:Audio_Controller|                        ; 270 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;                   |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 111 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;                      |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;                      |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                         |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                            |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                               |a_dpfifo_q2a1:dpfifo|                      ; 48 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                                  |altsyncram_n3i1:FIFOram|                ; 1 (1)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                                  |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                                  |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                                  |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;                      |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 49 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                         |scfifo:Sync_FIFO|                                ; 49 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                            |scfifo_7ba1:auto_generated|                   ; 49 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                               |a_dpfifo_q2a1:dpfifo|                      ; 49 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                                  |altsyncram_n3i1:FIFOram|                ; 1 (1)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                                  |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                                  |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                                  |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;                   |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 152 (58)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;                      |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                         |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                            |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                               |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                                  |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                                  |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                                  |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                                  |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;                      |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                         |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                            |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                               |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                                  |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                                  |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                                  |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                                  |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;                   |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;                   |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;                   |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;                   |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;                      |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                         |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;                |avconf:avc|                                               ; 96 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;                   |I2C_Controller:u0|                                     ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;             |RateDividerDemo:rat1|                                        ; 2689 (64)           ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1                                                                                                                                                                                                                                                         ; RateDividerDemo                 ; work         ;
;                |lpm_divide:Div0|                                          ; 654 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div0                                                                                                                                                                                                                                         ; lpm_divide                      ; work         ;
;                   |lpm_divide_7dm:auto_generated|                         ; 654 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                                                                                                                                                                           ; lpm_divide_7dm                  ; work         ;
;                      |sign_div_unsign_dnh:divider|                        ; 654 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                               ; sign_div_unsign_dnh             ; work         ;
;                         |alt_u_div_03f:divider|                           ; 654 (654)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                         ; alt_u_div_03f                   ; work         ;
;                |lpm_divide:Div2|                                          ; 736 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div2                                                                                                                                                                                                                                         ; lpm_divide                      ; work         ;
;                   |lpm_divide_adm:auto_generated|                         ; 736 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div2|lpm_divide_adm:auto_generated                                                                                                                                                                                                           ; lpm_divide_adm                  ; work         ;
;                      |sign_div_unsign_gnh:divider|                        ; 736 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div2|lpm_divide_adm:auto_generated|sign_div_unsign_gnh:divider                                                                                                                                                                               ; sign_div_unsign_gnh             ; work         ;
;                         |alt_u_div_63f:divider|                           ; 736 (736)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div2|lpm_divide_adm:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider                                                                                                                                                         ; alt_u_div_63f                   ; work         ;
;                |lpm_divide:Div3|                                          ; 613 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div3                                                                                                                                                                                                                                         ; lpm_divide                      ; work         ;
;                   |lpm_divide_6dm:auto_generated|                         ; 613 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div3|lpm_divide_6dm:auto_generated                                                                                                                                                                                                           ; lpm_divide_6dm                  ; work         ;
;                      |sign_div_unsign_cnh:divider|                        ; 613 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div3|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider                                                                                                                                                                               ; sign_div_unsign_cnh             ; work         ;
;                         |alt_u_div_u2f:divider|                           ; 613 (613)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div3|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_u2f:divider                                                                                                                                                         ; alt_u_div_u2f                   ; work         ;
;                |lpm_divide:Div5|                                          ; 622 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div5                                                                                                                                                                                                                                         ; lpm_divide                      ; work         ;
;                   |lpm_divide_8dm:auto_generated|                         ; 622 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div5|lpm_divide_8dm:auto_generated                                                                                                                                                                                                           ; lpm_divide_8dm                  ; work         ;
;                      |sign_div_unsign_enh:divider|                        ; 622 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div5|lpm_divide_8dm:auto_generated|sign_div_unsign_enh:divider                                                                                                                                                                               ; sign_div_unsign_enh             ; work         ;
;                         |alt_u_div_13f:divider|                           ; 622 (622)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div5|lpm_divide_8dm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_13f:divider                                                                                                                                                         ; alt_u_div_13f                   ; work         ;
;             |Song_FSM:singsong|                                           ; 607 (607)           ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong                                                                                                                                                                                                                                                            ; Song_FSM                        ; work         ;
;          |RandomNumber:randy|                                             ; 76 (76)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy                                                                                                                                                                                                                                                                            ; RandomNumber                    ; work         ;
;          |RateDividerDemo:rat5|                                           ; 3380 (71)           ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5                                                                                                                                                                                                                                                                          ; RateDividerDemo                 ; work         ;
;             |lpm_divide:Div0|                                             ; 777 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div0                                                                                                                                                                                                                                                          ; lpm_divide                      ; work         ;
;                |lpm_divide_bdm:auto_generated|                            ; 777 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div0|lpm_divide_bdm:auto_generated                                                                                                                                                                                                                            ; lpm_divide_bdm                  ; work         ;
;                   |sign_div_unsign_hnh:divider|                           ; 777 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div0|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider                                                                                                                                                                                                ; sign_div_unsign_hnh             ; work         ;
;                      |alt_u_div_73f:divider|                              ; 777 (777)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div0|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_73f:divider                                                                                                                                                                          ; alt_u_div_73f                   ; work         ;
;             |lpm_divide:Div1|                                             ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div1                                                                                                                                                                                                                                                          ; lpm_divide                      ; work         ;
;                |lpm_divide_obm:auto_generated|                            ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div1|lpm_divide_obm:auto_generated                                                                                                                                                                                                                            ; lpm_divide_obm                  ; work         ;
;                   |sign_div_unsign_ulh:divider|                           ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div1|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                ; sign_div_unsign_ulh             ; work         ;
;                      |alt_u_div_20f:divider|                              ; 97 (97)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div1|lpm_divide_obm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_20f:divider                                                                                                                                                                          ; alt_u_div_20f                   ; work         ;
;             |lpm_divide:Div2|                                             ; 879 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div2                                                                                                                                                                                                                                                          ; lpm_divide                      ; work         ;
;                |lpm_divide_ddm:auto_generated|                            ; 879 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div2|lpm_divide_ddm:auto_generated                                                                                                                                                                                                                            ; lpm_divide_ddm                  ; work         ;
;                   |sign_div_unsign_jnh:divider|                           ; 879 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div2|lpm_divide_ddm:auto_generated|sign_div_unsign_jnh:divider                                                                                                                                                                                                ; sign_div_unsign_jnh             ; work         ;
;                      |alt_u_div_c3f:divider|                              ; 879 (879)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div2|lpm_divide_ddm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_c3f:divider                                                                                                                                                                          ; alt_u_div_c3f                   ; work         ;
;             |lpm_divide:Div3|                                             ; 736 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div3                                                                                                                                                                                                                                                          ; lpm_divide                      ; work         ;
;                |lpm_divide_9dm:auto_generated|                            ; 736 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div3|lpm_divide_9dm:auto_generated                                                                                                                                                                                                                            ; lpm_divide_9dm                  ; work         ;
;                   |sign_div_unsign_fnh:divider|                           ; 736 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div3|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider                                                                                                                                                                                                ; sign_div_unsign_fnh             ; work         ;
;                      |alt_u_div_43f:divider|                              ; 736 (736)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div3|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_43f:divider                                                                                                                                                                          ; alt_u_div_43f                   ; work         ;
;             |lpm_divide:Div4|                                             ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div4                                                                                                                                                                                                                                                          ; lpm_divide                      ; work         ;
;                |lpm_divide_mbm:auto_generated|                            ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div4|lpm_divide_mbm:auto_generated                                                                                                                                                                                                                            ; lpm_divide_mbm                  ; work         ;
;                   |sign_div_unsign_slh:divider|                           ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div4|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                ; sign_div_unsign_slh             ; work         ;
;                      |alt_u_div_uve:divider|                              ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div4|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                                                                                                                                                                          ; alt_u_div_uve                   ; work         ;
;             |lpm_divide:Div5|                                             ; 754 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div5                                                                                                                                                                                                                                                          ; lpm_divide                      ; work         ;
;                |lpm_divide_cdm:auto_generated|                            ; 754 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div5|lpm_divide_cdm:auto_generated                                                                                                                                                                                                                            ; lpm_divide_cdm                  ; work         ;
;                   |sign_div_unsign_inh:divider|                           ; 754 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div5|lpm_divide_cdm:auto_generated|sign_div_unsign_inh:divider                                                                                                                                                                                                ; sign_div_unsign_inh             ; work         ;
;                      |alt_u_div_83f:divider|                              ; 754 (754)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div5|lpm_divide_cdm:auto_generated|sign_div_unsign_inh:divider|alt_u_div_83f:divider                                                                                                                                                                          ; alt_u_div_83f                   ; work         ;
;          |hex_decoder:x4|                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|hex_decoder:x4                                                                                                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;          |hex_decoder:x5|                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|hex_decoder:x5                                                                                                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;          |hex_decoder:x6|                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|hex_decoder:x6                                                                                                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;       |SongSelector:songSelector_inst|                                    ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|SongSelector:songSelector_inst                                                                                                                                                                                                                                                                                                 ; SongSelector                    ; work         ;
;       |TopVGA:topy|                                                       ; 115 (0)             ; 86 (0)                    ; 115200            ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy                                                                                                                                                                                                                                                                                                                    ; TopVGA                          ; work         ;
;          |control:C0|                                                     ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|control:C0                                                                                                                                                                                                                                                                                                         ; control                         ; work         ;
;          |datapath:D0|                                                    ; 45 (42)             ; 52 (48)                   ; 57600             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0                                                                                                                                                                                                                                                                                                        ; datapath                        ; work         ;
;             |mainMenu:m0|                                                 ; 3 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0                                                                                                                                                                                                                                                                                            ; mainMenu                        ; work         ;
;                |altsyncram:altsyncram_component|                          ; 3 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                      ; work         ;
;                   |altsyncram_s7g1:auto_generated|                        ; 3 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component|altsyncram_s7g1:auto_generated                                                                                                                                                                                                                             ; altsyncram_s7g1                 ; work         ;
;                      |decode_01a:rden_decode|                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component|altsyncram_s7g1:auto_generated|decode_01a:rden_decode                                                                                                                                                                                                      ; decode_01a                      ; work         ;
;          |vga_adapter:VGA|                                                ; 63 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA                                                                                                                                                                                                                                                                                                    ; vga_adapter                     ; work         ;
;             |altsyncram:VideoMemory|                                      ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                                                                                             ; altsyncram                      ; work         ;
;                |altsyncram_n1n1:auto_generated|                           ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated                                                                                                                                                                                                                                              ; altsyncram_n1n1                 ; work         ;
;                   |decode_01a:rden_decode_b|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|decode_01a:rden_decode_b                                                                                                                                                                                                                     ; decode_01a                      ; work         ;
;                   |decode_7la:decode2|                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|decode_7la:decode2                                                                                                                                                                                                                           ; decode_7la                      ; work         ;
;                   |mux_ifb:mux3|                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|mux_ifb:mux3                                                                                                                                                                                                                                 ; mux_ifb                         ; work         ;
;             |vga_address_translator:user_input_translator|                ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                                                                                                       ; vga_address_translator          ; work         ;
;             |vga_controller:controller|                                   ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                                                                                          ; vga_controller                  ; work         ;
;                |vga_address_translator:controller_translator|             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                                                                                             ; vga_address_translator          ; work         ;
;             |vga_pll:mypll|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                                                                                                      ; vga_pll                         ; work         ;
;                |altpll:altpll_component|                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                                                                                              ; altpll                          ; work         ;
;                   |altpll_80u:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                                                                                    ; altpll_80u                      ; work         ;
;    |KeyboardInput:kirby|                                                  ; 131 (25)            ; 107 (17)                  ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|KeyboardInput:kirby                                                                                                                                                                                                                                                                                                                                       ; KeyboardInput                   ; work         ;
;       |PS2_Controller:PS2|                                                ; 106 (8)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2                                                                                                                                                                                                                                                                                                                    ; PS2_Controller                  ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|                      ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                                                                                                                          ; Altera_UP_PS2_Command_Out       ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                              ; 15 (15)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                                                                                                                  ; Altera_UP_PS2_Data_In           ; work         ;
;    |PulseGenerator:kb_pulse_down|                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|PulseGenerator:kb_pulse_down                                                                                                                                                                                                                                                                                                                              ; PulseGenerator                  ; work         ;
;    |PulseGenerator:kb_pulse_left|                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|PulseGenerator:kb_pulse_left                                                                                                                                                                                                                                                                                                                              ; PulseGenerator                  ; work         ;
;    |PulseGenerator:kb_pulse_right|                                        ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|PulseGenerator:kb_pulse_right                                                                                                                                                                                                                                                                                                                             ; PulseGenerator                  ; work         ;
;    |PulseGenerator:kb_pulse_up|                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|PulseGenerator:kb_pulse_up                                                                                                                                                                                                                                                                                                                                ; PulseGenerator                  ; work         ;
;    |PulseGenerator:key0_pulse_gen|                                        ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|PulseGenerator:key0_pulse_gen                                                                                                                                                                                                                                                                                                                             ; PulseGenerator                  ; work         ;
;    |PulseGenerator:key1_pulse_gen|                                        ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|PulseGenerator:key1_pulse_gen                                                                                                                                                                                                                                                                                                                             ; PulseGenerator                  ; work         ;
;    |PulseGenerator:key2_pulse_gen|                                        ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|PulseGenerator:key2_pulse_gen                                                                                                                                                                                                                                                                                                                             ; PulseGenerator                  ; work         ;
;    |PulseGenerator:key3_pulse_gen|                                        ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|PulseGenerator:key3_pulse_gen                                                                                                                                                                                                                                                                                                                             ; PulseGenerator                  ; work         ;
;    |hex_decoder:x1|                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|hex_decoder:x1                                                                                                                                                                                                                                                                                                                                            ; hex_decoder                     ; work         ;
;    |hex_decoder:x2|                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|hex_decoder:x2                                                                                                                                                                                                                                                                                                                                            ; hex_decoder                     ; work         ;
;    |hex_decoder:x3|                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FSS_top_level|hex_decoder:x3                                                                                                                                                                                                                                                                                                                                            ; hex_decoder                     ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None               ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None               ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None               ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None               ;
; FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component|altsyncram_s7g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; ./VGA/MainMenu.mif ;
; FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0 ; mainMenu.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mSetup_ST ;
+----------------+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                                                                                                            ;
+----------------+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                                                                                                         ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                                                                                                         ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                                                                                                         ;
+----------------+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |FSS_top_level|FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst|next_difficulty ;
+------------------------+----------------------+----------------------+-----------------------------------------------+
; Name                   ; next_difficulty.EASY ; next_difficulty.HARD ; next_difficulty.MEDIUM                        ;
+------------------------+----------------------+----------------------+-----------------------------------------------+
; next_difficulty.EASY   ; 0                    ; 0                    ; 0                                             ;
; next_difficulty.MEDIUM ; 1                    ; 0                    ; 1                                             ;
; next_difficulty.HARD   ; 1                    ; 1                    ; 0                                             ;
+------------------------+----------------------+----------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|control:C0|current     ;
+-------------------+-------------------+-------------------+-------------------+--------------+
; Name              ; current.WAIT_DONE ; current.EASY_MODE ; current.WAIT_DRAW ; current.HOME ;
+-------------------+-------------------+-------------------+-------------------+--------------+
; current.HOME      ; 0                 ; 0                 ; 0                 ; 0            ;
; current.WAIT_DRAW ; 0                 ; 0                 ; 1                 ; 1            ;
; current.EASY_MODE ; 0                 ; 1                 ; 0                 ; 1            ;
; current.WAIT_DONE ; 1                 ; 0                 ; 0                 ; 1            ;
+-------------------+-------------------+-------------------+-------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                 ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal             ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------+------------------------+
; FiniteStateSample:fsm_inst|next_state[1]           ; FiniteStateSample:fsm_inst|Mux2 ; yes                    ;
; FiniteStateSample:fsm_inst|next_state[0]           ; FiniteStateSample:fsm_inst|Mux2 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                                 ;                        ;
+----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                         ; Reason for Removal                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; combineDiff[2,3]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|playSoundreg                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                   ;
; combineState[2,3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; KeyboardInput:kirby|PS2_Controller:PS2|idle_counter[0..7]                                                                                                             ; Lost fanout                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|bpm_output[0,1,8..15]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|randNum[0]                                                                             ; Merged with FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[0]                                                                       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[1]                                                                                ; Merged with FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|randNum[1]                                                                    ;
; combineSong[3]                                                                                                                                                        ; Merged with combineSong[2]                                                                                                                                               ;
; FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|selected_song[3]                                                                                            ; Merged with FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|selected_song[2]                                                                                   ;
; FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|next_song[3]                                                                                                ; Merged with FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|next_song[2]                                                                                       ;
; FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|bpm_output[6]                                                                                               ; Merged with FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|bpm_output[4]                                                                                      ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                    ; Merged with KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                              ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD[20,21]       ; Merged with FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD[18] ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mI2C_DATA[20,21]                  ; Merged with FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mI2C_DATA[18]            ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|next_song[2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|selected_song[2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; combineSong[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong|frequency[18]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mSetup_ST~9                       ; Lost fanout                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mSetup_ST~10                      ; Lost fanout                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|TopVGA:topy|control:C0|current~2                                                                                                           ; Lost fanout                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|TopVGA:topy|control:C0|current~3                                                                                                           ; Lost fanout                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|TopVGA:topy|control:C0|current~4                                                                                                           ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                            ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver~3                                                                                                            ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                  ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                  ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                  ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                             ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                             ; Lost fanout                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst|next_difficulty.EASY                                                                            ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                     ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                        ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby|ScoreUpdater:ScoreUpdaterInstance|scoreCounter_out[7..31]                           ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                       ; Lost fanout                                                                                                                                                              ;
; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                     ; Lost fanout                                                                                                                                                              ;
; Total Number of Removed Registers = 100                                                                                                                               ;                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; KeyboardInput:kirby|PS2_Controller:PS2|idle_counter[3]                                                                                            ; Lost Fanouts              ; KeyboardInput:kirby|PS2_Controller:PS2|idle_counter[4],                                                                                                      ;
;                                                                                                                                                   ;                           ; KeyboardInput:kirby|PS2_Controller:PS2|idle_counter[5],                                                                                                      ;
;                                                                                                                                                   ;                           ; KeyboardInput:kirby|PS2_Controller:PS2|idle_counter[6],                                                                                                      ;
;                                                                                                                                                   ;                           ; KeyboardInput:kirby|PS2_Controller:PS2|idle_counter[7]                                                                                                       ;
; KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                        ; Lost Fanouts              ; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                                           ;
;                                                                                                                                                   ;                           ; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                                              ;
;                                                                                                                                                   ;                           ; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,                             ;
;                                                                                                                                                   ;                           ; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                            ;
; KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                  ; Stuck at GND              ; KeyboardInput:kirby|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                                           ;
;                                                                                                                                                   ; due to stuck port data_in ; KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                            ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mI2C_DATA[23] ; Stuck at GND              ; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD[23] ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mI2C_DATA[19] ; Stuck at GND              ; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD[19] ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mI2C_DATA[17] ; Stuck at GND              ; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD[17] ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|mI2C_DATA[16] ; Stuck at GND              ; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD[16] ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                              ;
; FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|selected_song[2]                                                                        ; Stuck at GND              ; combineSong[2]                                                                                                                                               ;
;                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 833   ;
; Number of registers using Synchronous Clear  ; 418   ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 392   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 19      ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 20      ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 18      ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 26      ;
; FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|next_song[0]                                                                                              ; 3       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[0]                                                                              ; 2       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[2]                                                                              ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[3]                                                                              ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[4]                                                                              ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[6]                                                                              ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[7]                                                                              ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[9]                                                                              ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[10]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[11]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[13]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[14]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[16]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[21]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[24]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[29]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[30]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[32]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[36]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[38]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[43]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[44]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[45]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[48]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[51]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[53]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[55]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[57]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[58]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[59]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[60]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[61]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[62]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[64]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[65]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[67]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[71]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[72]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[73]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[75]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[77]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[78]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[81]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[82]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[83]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[86]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[88]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[90]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[93]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[95]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[97]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[99]                                                                             ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[100]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[104]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[105]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[107]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[108]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[110]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[114]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[118]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[119]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[123]                                                                            ; 1       ;
; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy|seed[126]                                                                            ; 1       ;
; Total number of inverted registers = 72                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|address[4]                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[2]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|selected_song[1]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst|difficulty[0]                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FSS_top_level|KeyboardInput:kirby|last_data_received[3]                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby|ScoreUpdater:ScoreUpdaterInstance|streakCounter_out[6]                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong|frequency[8]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|clearYCount[2]                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                            ;
; 5:1                ; 27 bits   ; 81 LEs        ; 81 LEs               ; 0 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|count[21]                                                                                                                                                                                        ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|count[13]                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong|frequency[5]                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|oColour[1]                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|note_counter[9]                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|clearXCount[5]                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3]                                                                                                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[2]                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                                                                                                                                                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]                                                                                                                                                                              ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby|ScoreUpdater:ScoreUpdaterInstance|scoreCounter_out[13]                                                                                                                                          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|SongSelector:songSelector_inst|next_song[2]                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD_COUNTER[1]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|mux_ifb:mux3|result_node[2]                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |FSS_top_level|FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst|next_difficulty                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component|altsyncram_s7g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyboardInput:kirby|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst ;
+---------------------+-------+-------------------------------------------+
; Parameter Name      ; Value ; Type                                      ;
+---------------------+-------+-------------------------------------------+
; MAIN_MENU           ; 00    ; Unsigned Binary                           ;
; SONG_SELECTOR       ; 01    ; Unsigned Binary                           ;
; DIFFICULTY_SELECTOR ; 10    ; Unsigned Binary                           ;
; GAMEPLAY            ; 11    ; Unsigned Binary                           ;
+---------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA ;
+-------------------------+-------------------+-------------------------------------------------------+
; Parameter Name          ; Value             ; Type                                                  ;
+-------------------------+-------------------+-------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1                 ; Signed Integer                                        ;
; MONOCHROME              ; FALSE             ; String                                                ;
; RESOLUTION              ; 160x120           ; String                                                ;
; BACKGROUND_IMAGE        ; ImperialMarch.mif ; String                                                ;
+-------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                  ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                                ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ImperialMarch.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_n1n1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                  ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                               ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                               ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                                                               ;
; M                             ; 0                 ; Untyped                                                                               ;
; N                             ; 1                 ; Untyped                                                                               ;
; M2                            ; 1                 ; Untyped                                                                               ;
; N2                            ; 1                 ; Untyped                                                                               ;
; SS                            ; 1                 ; Untyped                                                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                                                               ;
; C0_LOW                        ; 0                 ; Untyped                                                                               ;
; C1_LOW                        ; 0                 ; Untyped                                                                               ;
; C2_LOW                        ; 0                 ; Untyped                                                                               ;
; C3_LOW                        ; 0                 ; Untyped                                                                               ;
; C4_LOW                        ; 0                 ; Untyped                                                                               ;
; C5_LOW                        ; 0                 ; Untyped                                                                               ;
; C6_LOW                        ; 0                 ; Untyped                                                                               ;
; C7_LOW                        ; 0                 ; Untyped                                                                               ;
; C8_LOW                        ; 0                 ; Untyped                                                                               ;
; C9_LOW                        ; 0                 ; Untyped                                                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                               ;
; C0_PH                         ; 0                 ; Untyped                                                                               ;
; C1_PH                         ; 0                 ; Untyped                                                                               ;
; C2_PH                         ; 0                 ; Untyped                                                                               ;
; C3_PH                         ; 0                 ; Untyped                                                                               ;
; C4_PH                         ; 0                 ; Untyped                                                                               ;
; C5_PH                         ; 0                 ; Untyped                                                                               ;
; C6_PH                         ; 0                 ; Untyped                                                                               ;
; C7_PH                         ; 0                 ; Untyped                                                                               ;
; C8_PH                         ; 0                 ; Untyped                                                                               ;
; C9_PH                         ; 0                 ; Untyped                                                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                                                               ;
; L0_LOW                        ; 1                 ; Untyped                                                                               ;
; L1_LOW                        ; 1                 ; Untyped                                                                               ;
; G0_LOW                        ; 1                 ; Untyped                                                                               ;
; G1_LOW                        ; 1                 ; Untyped                                                                               ;
; G2_LOW                        ; 1                 ; Untyped                                                                               ;
; G3_LOW                        ; 1                 ; Untyped                                                                               ;
; E0_LOW                        ; 1                 ; Untyped                                                                               ;
; E1_LOW                        ; 1                 ; Untyped                                                                               ;
; E2_LOW                        ; 1                 ; Untyped                                                                               ;
; E3_LOW                        ; 1                 ; Untyped                                                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                               ;
; L0_PH                         ; 0                 ; Untyped                                                                               ;
; L1_PH                         ; 0                 ; Untyped                                                                               ;
; G0_PH                         ; 0                 ; Untyped                                                                               ;
; G1_PH                         ; 0                 ; Untyped                                                                               ;
; G2_PH                         ; 0                 ; Untyped                                                                               ;
; G3_PH                         ; 0                 ; Untyped                                                                               ;
; E0_PH                         ; 0                 ; Untyped                                                                               ;
; E1_PH                         ; 0                 ; Untyped                                                                               ;
; E2_PH                         ; 0                 ; Untyped                                                                               ;
; E3_PH                         ; 0                 ; Untyped                                                                               ;
; M_PH                          ; 0                 ; Untyped                                                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                               ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                               ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                               ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                        ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                   ;
+-------------------------+------------+----------------------------------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                                                         ;
; MONOCHROME              ; FALSE      ; String                                                                                 ;
; RESOLUTION              ; 160x120    ; String                                                                                 ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                                                        ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                                                        ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                                                        ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                                                        ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                                                        ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                                                        ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                                                        ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                                                        ;
+-------------------------+------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                            ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                                                          ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|control:C0 ;
+-----------------+----------+-------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                              ;
+-----------------+----------+-------------------------------------------------------------------+
; X_SCREEN_PIXELS ; 10100000 ; Unsigned Binary                                                   ;
; Y_SCREEN_PIXELS ; 1111000  ; Unsigned Binary                                                   ;
+-----------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0 ;
+-----------------+----------+--------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                               ;
+-----------------+----------+--------------------------------------------------------------------+
; X_SCREEN_PIXELS ; 10100000 ; Unsigned Binary                                                    ;
; Y_SCREEN_PIXELS ; 1111000  ; Unsigned Binary                                                    ;
+-----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; ./VGA/MainMenu.mif   ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_s7g1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst ;
+----------------+--------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------+
; EASY           ; 00     ; Unsigned Binary                                                                          ;
; MEDIUM         ; 01     ; Unsigned Binary                                                                          ;
; HARD           ; 10     ; Unsigned Binary                                                                          ;
; EASY_MESSAGE   ; Easy   ; String                                                                                   ;
; MEDIUM_MESSAGE ; Medium ; String                                                                                   ;
; HARD_MESSAGE   ; Hard   ; String                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|SongSelector:songSelector_inst ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; SONG1          ; 0001     ; Unsigned Binary                                                            ;
; SONG2          ; 0010     ; Unsigned Binary                                                            ;
; SONG3          ; 0011     ; Unsigned Binary                                                            ;
; SONG1_MESSAGE  ; Song 1   ; String                                                                     ;
; SONG2_MESSAGE  ; Song 2   ; String                                                                     ;
; SONG3_MESSAGE  ; Song 3   ; String                                                                     ;
; SONG1_BPM      ; 01111000 ; Unsigned Binary                                                            ;
; SONG2_BPM      ; 10001100 ; Unsigned Binary                                                            ;
; SONG3_BPM      ; 10100000 ; Unsigned Binary                                                            ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop ;
+-----------------+----------+----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                         ;
+-----------------+----------+----------------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 50000000 ; Signed Integer                                                                               ;
+-----------------+----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1 ;
+-----------------+----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                                              ;
+-----------------+----------+-------------------------------------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 50000000 ; Signed Integer                                                                                                    ;
+-----------------+----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                                                                    ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                                                                                                                      ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                                                                                                                                    ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                                                                                                                                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                                                                                                                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                                                                                                                                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                                                                                                                                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                                                                                                                                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                                                                                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                                                                                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                                                                                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                                                                                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                                                                                                                                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                                                                                                                                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                                                                                                                                 ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                                                                                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                                                                                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                                                                                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                                                                                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                                                                                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                                                                                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                                                                                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                                                                                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                                                                                                                                 ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                                                                                                                                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                                                                                                                                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                                                                                                                                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                                                                                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                                                                                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                                                                                                                          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                                                                                                                                 ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                                                                                                                          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                                                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                                                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                                                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                                                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                                                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                                                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                                                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                                                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                                                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                                                                                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                                                                                                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                                                                                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                                                                                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                                                                                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                                                                                                                                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                                                                                                                                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                                                                                                                                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                                                                                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                                                                                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                                                                                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                                                                                                                                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                                                                                                                                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                                                                                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                                                                                                                                 ;
; VCO_MIN                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; VCO_MAX                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; PFD_MIN                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; PFD_MAX                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; M_INITIAL                     ; 0                             ; Untyped                                                                                                                                                                                 ;
; M                             ; 0                             ; Untyped                                                                                                                                                                                 ;
; N                             ; 1                             ; Untyped                                                                                                                                                                                 ;
; M2                            ; 1                             ; Untyped                                                                                                                                                                                 ;
; N2                            ; 1                             ; Untyped                                                                                                                                                                                 ;
; SS                            ; 1                             ; Untyped                                                                                                                                                                                 ;
; C0_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C1_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C2_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C3_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C4_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C5_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C6_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C7_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C8_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C9_HIGH                       ; 0                             ; Untyped                                                                                                                                                                                 ;
; C0_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C1_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C2_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C3_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C4_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C5_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C6_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C7_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C8_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C9_LOW                        ; 0                             ; Untyped                                                                                                                                                                                 ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                                                                                                                                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; C0_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; C1_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; C2_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; C3_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; C4_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; C5_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; C6_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; C7_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; C8_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; C9_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; L0_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; L1_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; G0_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; G1_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; G2_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; G3_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; E0_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; E1_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; E2_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; E3_HIGH                       ; 1                             ; Untyped                                                                                                                                                                                 ;
; L0_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; L1_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; G0_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; G1_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; G2_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; G3_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; E0_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; E1_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; E2_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; E3_LOW                        ; 1                             ; Untyped                                                                                                                                                                                 ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                                                                                                                                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                                                                                                                                 ;
; L0_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; L1_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; G0_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; G1_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; G2_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; G3_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; E0_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; E1_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; E2_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; E3_PH                         ; 0                             ; Untyped                                                                                                                                                                                 ;
; M_PH                          ; 0                             ; Untyped                                                                                                                                                                                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                                                                                                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                                                                                                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                                                                                                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                                                                                                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                                                                                                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                                                                                                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                                                                                                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                                                                                                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                                                                                                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                                                                                                                                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                                                                                                                                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                                                                                                                                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                                                                                                                                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                                                                                                                                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                                                                                                                                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                                                                                                                                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                                                                                                                                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                                                                                                                                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                                                                                                                                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                                                                                                                                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                                                                                                                                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                                                                                                                                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                                                                                                                                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                                                                                                                                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                                                                                                                                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                                                                                                                                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                                                                                                                                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                                                                                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                                                                                                                                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                                                                                                                                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                                                                                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                                                                                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                                                                                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                                                                                                                                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                                                                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                                                                                                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                                                                                                                                 ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                                                                                                                                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                                                                                                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                                                                                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                                                                                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                                                                                                                                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                                                                                                                                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                                                                                                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                                                                                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                                                                                                                                 ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                                                                                                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                                                                                                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                                                                                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                                                                                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                                                                                                                          ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                               ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                                                                                                                                     ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                                                                                                                                    ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                                                                                                                                    ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                                                                                                                                    ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                                                                                                                                    ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                                                                                                                                    ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                    ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                    ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                    ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                    ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                    ;
; CLK_Freq        ; 50000000  ; Signed Integer                                                                                                                                     ;
; I2C_Freq        ; 20000     ; Signed Integer                                                                                                                                     ;
; LUT_SIZE        ; 50        ; Signed Integer                                                                                                                                     ;
; SET_LIN_L       ; 0         ; Signed Integer                                                                                                                                     ;
; SET_LIN_R       ; 1         ; Signed Integer                                                                                                                                     ;
; SET_HEAD_L      ; 2         ; Signed Integer                                                                                                                                     ;
; SET_HEAD_R      ; 3         ; Signed Integer                                                                                                                                     ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                                                                                                                     ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                                                                                                                     ;
; POWER_ON        ; 6         ; Signed Integer                                                                                                                                     ;
; SET_FORMAT      ; 7         ; Signed Integer                                                                                                                                     ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                                                                                                                     ;
; SET_ACTIVE      ; 9         ; Signed Integer                                                                                                                                     ;
; SET_VIDEO       ; 10        ; Signed Integer                                                                                                                                     ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5 ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                            ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 400000000 ; Signed Integer                                                                                  ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                    ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                    ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 28             ; Untyped                                                                                                 ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_bdm ; Untyped                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                    ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                                                                 ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_obm ; Untyped                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                    ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 29             ; Untyped                                                                                                 ;
; LPM_WIDTHD             ; 18             ; Untyped                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_ddm ; Untyped                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                    ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                                                                                                 ;
; LPM_WIDTHD             ; 17             ; Untyped                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_cdm ; Untyped                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                    ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                                                                                                 ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_9dm ; Untyped                                                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                          ;
+------------------------+----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                                                                                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                                                                                                  ;
; LPM_WIDTHD             ; 18             ; Untyped                                                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_adm ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                                                                                                  ;
; LPM_WIDTHD             ; 17             ; Untyped                                                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_8dm ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                                                                                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_6dm ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                              ;
; Entity Instance                           ; FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 3                                                                                              ;
;     -- NUMWORDS_B                         ; 19200                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 3                                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                                                                               ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                                                                                      ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                                                                                                                          ;
; Entity Instance               ; FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                               ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                                                                                                     ;
;     -- PLL_TYPE               ; FAST                                                                                                                                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                                                          ;
; Entity Instance               ; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                                                          ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                                                                                                                 ;
; Entity Instance            ; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                ;
; Entity Instance            ; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                ;
; Entity Instance            ; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                ;
; Entity Instance            ; FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby"              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; score_out[31..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|hex_decoder:x6"                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "c[3..3]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.     ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; locked ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" ;
+--------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                                                                         ;
+--------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+--------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                                                                                              ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                    ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected                                                                                                                     ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected                                                                                                                     ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong"                                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; selected_song ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (2 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst"                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; popup_message ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|TopVGA:topy|control:C0"                                                                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switch ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller"          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyboardInput:kirby|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 833                         ;
;     CLR               ; 34                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 73                          ;
;     ENA CLR           ; 6                           ;
;     ENA CLR SCLR      ; 42                          ;
;     ENA CLR SLD       ; 5                           ;
;     ENA SCLR          ; 259                         ;
;     ENA SCLR SLD      ; 7                           ;
;     SCLR              ; 83                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 57                          ;
;     plain             ; 240                         ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 7632                        ;
;     arith             ; 3195                        ;
;         0 data inputs ; 309                         ;
;         1 data inputs ; 904                         ;
;         2 data inputs ; 274                         ;
;         3 data inputs ; 408                         ;
;         4 data inputs ; 976                         ;
;         5 data inputs ; 324                         ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 4292                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 114                         ;
;         2 data inputs ; 1629                        ;
;         3 data inputs ; 551                         ;
;         4 data inputs ; 499                         ;
;         5 data inputs ; 689                         ;
;         6 data inputs ; 808                         ;
;     shared            ; 135                         ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 48                          ;
; boundary_port         ; 106                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 146                         ;
;                       ;                             ;
; Max LUT depth         ; 93.70                       ;
; Average LUT depth     ; 58.58                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:45     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 06 11:52:57 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_proj -c FSM_proj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file game logic/streakcounter.v
    Info (12023): Found entity 1: StreakCounter File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/StreakCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game logic/scoreupdater.v
    Info (12023): Found entity 1: ScoreUpdater File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/ScoreUpdater.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game logic/scorecounter.v
    Info (12023): Found entity 1: ScoreCounter File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/ScoreCounter.v Line: 1
Warning (10229): Verilog HDL Expression warning at RandomNumber.v(7): truncated literal to match 128 bits File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/RandomNumber.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file game logic/randomnumber.v
    Info (12023): Found entity 1: RandomNumber File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/RandomNumber.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game logic/combinedwrapper.v
    Info (12023): Found entity 1: CombinedWrapper File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/CombinedWrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga/adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v Line: 78
Info (12021): Found 3 design units, including 3 entities, in source file vga/topvga.v
    Info (12023): Found entity 1: TopVGA File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 1
    Info (12023): Found entity 2: control File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 77
    Info (12023): Found entity 3: datapath File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 145
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/avconf.v
    Info (12023): Found entity 1: avconf File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio output/internals/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio output/song_fsm.v
    Info (12023): Found entity 1: Song_FSM File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file audio output/ratedivider.v
Info (12021): Found 1 design units, including 1 entities, in source file audio output/music_player_top.v
    Info (12023): Found entity 1: Music_Player_Top File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player_Top.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file audio output/music_player.v
    Info (12023): Found entity 1: Music_Player File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 1
    Info (12023): Found entity 2: RateDividerDemo File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 160
    Info (12023): Found entity 3: DisplayCounterDemo File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 201
Info (12021): Found 1 design units, including 1 entities, in source file audio output/de1_soc_audio_example.v
    Info (12023): Found entity 1: DE1_SoC_Audio_Example File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/DE1_SoC_Audio_Example.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pulsegenerator.v
    Info (12023): Found entity 1: PulseGenerator File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/PulseGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard input/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/PS2_Controller.v Line: 9
Warning (10238): Verilog Module Declaration warning at KeyboardInput.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "KeyboardInput" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file keyboard input/keyboardinput.v
    Info (12023): Found entity 1: KeyboardInput File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file keyboard input/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file keyboard input/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file songselector.v
    Info (12023): Found entity 1: SongSelector File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/SongSelector.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file fss_top_level.v
    Info (12023): Found entity 1: FSS_top_level File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 1
    Info (12023): Found entity 2: hex_decoder File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file finitestatesample.v
    Info (12023): Found entity 1: FiniteStateSample File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file difficultyselector.v
    Info (12023): Found entity 1: DifficultySelector File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/DifficultySelector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pulsechecker.v
    Info (12023): Found entity 1: PulseChecker File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/PulseChecker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gameplaystate.v
    Info (12023): Found entity 1: GameplayState File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mainmenu.v
    Info (12023): Found entity 1: mainMenu File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/mainMenu.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at TopVGA.v(72): created implicit net for "fsmReset" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at FiniteStateSample.v(110): created implicit net for "game_over" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 110
Info (12127): Elaborating entity "FSS_top_level" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FSS_top_level.v(136): truncated value with size 32 to match size of target (4) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 136
Warning (10230): Verilog HDL assignment warning at FSS_top_level.v(137): truncated value with size 32 to match size of target (4) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 137
Warning (10230): Verilog HDL assignment warning at FSS_top_level.v(138): truncated value with size 32 to match size of target (4) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 138
Info (12128): Elaborating entity "PulseGenerator" for hierarchy "PulseGenerator:key0_pulse_gen" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 56
Info (12128): Elaborating entity "KeyboardInput" for hierarchy "KeyboardInput:kirby" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at KeyboardInput.v(80): object "wait12" assigned a value but never read File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at KeyboardInput.v(80): object "clean" assigned a value but never read File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v Line: 80
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "KeyboardInput:kirby|PS2_Controller:PS2" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/KeyboardInput.v Line: 251
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Keyboard Input/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "FiniteStateSample" for hierarchy "FiniteStateSample:fsm_inst" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 178
Critical Warning (10237): Verilog HDL warning at FiniteStateSample.v(147): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 147
Critical Warning (10237): Verilog HDL warning at FiniteStateSample.v(148): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 148
Critical Warning (10237): Verilog HDL warning at FiniteStateSample.v(149): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 149
Warning (10240): Verilog HDL Always Construct warning at FiniteStateSample.v(134): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 134
Info (10041): Inferred latch for "next_state[0]" at FiniteStateSample.v(134) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 134
Info (10041): Inferred latch for "next_state[1]" at FiniteStateSample.v(134) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 134
Info (12128): Elaborating entity "TopVGA" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 74
Info (12128): Elaborating entity "vga_adapter" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 50
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "ImperialMarch.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1n1.tdf
    Info (12023): Found entity 1: altsyncram_n1n1 File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n1n1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_n1n1" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|decode_7la:decode2" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n1n1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n1n1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|mux_ifb:mux3" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n1n1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/Adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "control" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|control:C0" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 72
Warning (10270): Verilog HDL Case Statement warning at TopVGA.v(119): incomplete case statement has no default case item File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 119
Info (10264): Verilog HDL Case Statement information at TopVGA.v(119): all case item expressions in this case statement are onehot File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 119
Info (12128): Elaborating entity "datapath" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 73
Warning (10230): Verilog HDL assignment warning at TopVGA.v(181): truncated value with size 32 to match size of target (7) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 181
Warning (10230): Verilog HDL assignment warning at TopVGA.v(183): truncated value with size 32 to match size of target (8) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 183
Warning (10230): Verilog HDL assignment warning at TopVGA.v(187): truncated value with size 32 to match size of target (15) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 187
Info (12128): Elaborating entity "mainMenu" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/VGA/TopVGA.v Line: 155
Info (12128): Elaborating entity "altsyncram" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/mainMenu.v Line: 81
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/mainMenu.v Line: 81
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/mainMenu.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./VGA/MainMenu.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7g1.tdf
    Info (12023): Found entity 1: altsyncram_s7g1 File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_s7g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_s7g1" for hierarchy "FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component|altsyncram_s7g1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DifficultySelector" for hierarchy "FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 85
Info (12128): Elaborating entity "SongSelector" for hierarchy "FiniteStateSample:fsm_inst|SongSelector:songSelector_inst" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 97
Info (12128): Elaborating entity "GameplayState" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 131
Warning (10036): Verilog HDL or VHDL warning at GameplayState.v(108): object "litCounter" assigned a value but never read File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 108
Critical Warning (10237): Verilog HDL warning at GameplayState.v(147): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 147
Critical Warning (10237): Verilog HDL warning at GameplayState.v(148): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 148
Critical Warning (10237): Verilog HDL warning at GameplayState.v(149): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 149
Critical Warning (10237): Verilog HDL warning at GameplayState.v(150): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 150
Critical Warning (10237): Verilog HDL warning at GameplayState.v(151): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 151
Warning (10034): Output port "LEDR[4]" at GameplayState.v(15) has no driver File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 15
Info (12128): Elaborating entity "Music_Player" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 59
Info (12128): Elaborating entity "Song_FSM" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 119
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(98): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 98
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(100): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 100
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(102): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 102
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(104): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 104
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(106): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 106
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(108): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 108
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(110): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 110
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(112): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 112
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(114): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 114
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(116): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 116
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(118): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 118
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(120): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 120
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(122): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 122
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(124): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 124
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(126): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 126
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(128): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 128
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(130): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 130
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(132): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 132
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(134): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 134
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(136): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 136
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(138): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 138
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(140): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 140
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(142): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 142
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(144): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 144
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(146): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 146
Warning (10762): Verilog HDL Case Statement warning at Song_FSM.v(96): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 96
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(162): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 162
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(163): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 163
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(164): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 164
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(166): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 166
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(167): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 167
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(168): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 168
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(170): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 170
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(171): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 171
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(172): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 172
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(174): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 174
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(175): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 175
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(176): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 176
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(177): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 177
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(179): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 179
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(180): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 180
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(181): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 181
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(182): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 182
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(183): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 183
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(184): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 184
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(185): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 185
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(186): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 186
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(187): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 187
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(188): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 188
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(189): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 189
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(190): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 190
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(191): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 191
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(192): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 192
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(193): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 193
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(194): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 194
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(196): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 196
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(197): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 197
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(198): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 198
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(200): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 200
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(201): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 201
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(202): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 202
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(204): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 204
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(205): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 205
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(206): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 206
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(207): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 207
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(208): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 208
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(209): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 209
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(210): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 210
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(211): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 211
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(213): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 213
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(214): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 214
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(215): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 215
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(216): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 216
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(217): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 217
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(218): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 218
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(219): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 219
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(220): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 220
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(221): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 221
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(222): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 222
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(223): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 223
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(224): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 224
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(225): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 225
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(226): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 226
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(227): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 227
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(228): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 228
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(230): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 230
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(231): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 231
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(232): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 232
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(233): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 233
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(234): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 234
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(235): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 235
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(237): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 237
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(238): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 238
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(239): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 239
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(240): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 240
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(241): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 241
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(242): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 242
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(243): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 243
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(244): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 244
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(245): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 245
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(247): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 247
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(248): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 248
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(249): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 249
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(250): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 250
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(253): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 253
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(254): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 254
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(255): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 255
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(256): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 256
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(257): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 257
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(258): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 258
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(259): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 259
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(260): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 260
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(261): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 261
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(262): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 262
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(264): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 264
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(265): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 265
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(266): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 266
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(267): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 267
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(270): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 270
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(271): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 271
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(272): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 272
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(273): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 273
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(274): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 274
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(275): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 275
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(276): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 276
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(277): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 277
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(278): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 278
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(279): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 279
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(281): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 281
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(282): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 282
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(283): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 283
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(284): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 284
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(285): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 285
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(286): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 286
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(287): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 287
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(288): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 288
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(289): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 289
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(290): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 290
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(291): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 291
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(292): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 292
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(293): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 293
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(294): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 294
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(295): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 295
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(296): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 296
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(300): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 300
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(301): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 301
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(302): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 302
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(303): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 303
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(304): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 304
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(305): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 305
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(307): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 307
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(308): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 308
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(309): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 309
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(310): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 310
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(311): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 311
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(312): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 312
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(313): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 313
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(314): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 314
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(315): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 315
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(317): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 317
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(318): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 318
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(319): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 319
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(320): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 320
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(323): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 323
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(324): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 324
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(325): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 325
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(326): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 326
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(327): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 327
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(328): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 328
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(329): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 329
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(330): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 330
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(331): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 331
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(332): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 332
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(334): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 334
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(335): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 335
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(336): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 336
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(337): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 337
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(340): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 340
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(341): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 341
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(342): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 342
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(343): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 343
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(344): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 344
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(345): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 345
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(346): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 346
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(347): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 347
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(348): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 348
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(349): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 349
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(353): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 353
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(354): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 354
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(355): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 355
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(356): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 356
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(357): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 357
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(358): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 358
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(359): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 359
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(360): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 360
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(361): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 361
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(362): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 362
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(363): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 363
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(364): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 364
Warning (10762): Verilog HDL Case Statement warning at Song_FSM.v(160): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 160
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(477): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 477
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(478): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 478
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(479): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 479
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(480): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 480
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(481): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 481
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(482): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 482
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(484): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 484
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(485): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 485
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(486): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 486
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(487): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 487
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(488): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 488
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(489): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 489
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(490): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 490
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(491): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 491
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(492): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 492
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(493): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 493
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(494): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 494
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(495): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 495
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(496): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 496
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(497): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 497
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(498): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 498
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(500): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 500
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(501): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 501
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(502): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 502
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(503): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 503
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(504): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 504
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(505): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 505
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(506): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 506
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(507): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 507
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(510): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 510
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(511): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 511
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(512): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 512
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(513): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 513
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(514): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 514
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(515): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 515
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(516): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 516
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(518): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 518
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(519): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 519
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(520): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 520
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(522): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 522
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(523): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 523
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(524): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 524
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(526): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 526
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(527): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 527
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(528): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 528
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(530): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 530
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(531): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 531
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(532): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 532
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(535): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 535
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(536): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 536
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(537): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 537
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(538): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 538
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(539): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 539
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(540): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 540
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(541): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 541
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(542): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 542
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(543): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 543
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(544): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 544
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(545): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 545
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(546): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 546
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(547): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 547
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(548): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 548
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(549): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 549
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(550): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 550
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(552): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 552
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(553): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 553
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(554): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 554
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(555): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 555
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(556): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 556
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(557): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 557
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(558): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 558
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(559): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 559
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(560): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 560
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(561): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 561
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(562): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 562
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(563): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 563
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(564): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 564
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(565): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 565
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(566): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 566
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(567): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 567
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(569): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 569
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(570): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 570
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(571): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 571
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(572): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 572
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(573): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 573
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(574): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 574
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(575): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 575
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(576): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 576
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(577): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 577
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(578): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 578
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(579): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 579
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(580): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 580
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(581): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 581
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(582): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 582
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(583): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 583
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(584): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 584
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(586): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 586
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(587): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 587
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(588): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 588
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(589): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 589
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(590): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 590
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(591): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 591
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(592): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 592
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(593): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 593
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(594): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 594
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(595): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 595
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(596): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 596
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(597): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 597
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(598): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 598
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(599): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 599
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(600): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 600
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(601): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 601
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(605): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 605
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(606): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 606
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(607): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 607
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(608): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 608
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(609): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 609
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(610): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 610
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(611): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 611
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(612): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 612
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(615): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 615
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(616): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 616
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(617): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 617
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(618): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 618
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(619): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 619
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(620): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 620
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(622): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 622
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(623): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 623
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(624): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 624
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(625): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 625
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(626): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 626
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(627): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 627
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(628): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 628
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(629): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 629
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(630): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 630
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(631): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 631
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(632): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 632
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(633): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 633
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(634): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 634
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(635): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 635
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(636): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 636
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(637): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 637
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(641): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 641
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(642): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 642
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(643): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 643
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(644): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 644
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(645): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 645
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(646): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 646
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(647): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 647
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(648): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 648
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(651): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 651
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(652): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 652
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(653): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 653
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(654): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 654
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(655): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 655
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(656): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 656
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(658): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 658
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(659): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 659
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(660): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 660
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(662): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 662
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(663): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 663
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(664): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 664
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(666): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 666
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(667): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 667
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(668): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 668
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(670): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 670
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(671): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 671
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(672): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 672
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(675): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 675
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(676): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 676
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(677): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 677
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(678): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 678
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(679): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 679
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(680): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 680
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(681): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 681
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(682): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 682
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(683): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 683
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(684): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 684
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(685): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 685
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(686): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 686
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(687): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 687
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(688): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 688
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(689): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 689
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(690): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 690
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(692): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 692
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(693): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 693
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(694): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 694
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(695): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 695
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(696): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 696
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(697): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 697
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(698): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 698
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(699): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 699
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(700): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 700
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(701): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 701
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(702): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 702
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(703): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 703
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(704): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 704
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(705): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 705
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(706): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 706
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(707): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 707
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(709): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 709
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(710): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 710
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(711): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 711
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(712): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 712
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(713): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 713
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(714): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 714
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(715): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 715
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(716): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 716
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(717): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 717
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(718): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 718
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(719): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 719
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(721): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 721
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(722): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 722
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(723): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 723
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(724): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 724
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(726): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 726
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(727): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 727
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(728): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 728
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(729): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 729
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(730): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 730
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(731): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 731
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(732): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 732
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(733): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 733
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(734): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 734
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(735): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 735
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(736): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 736
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(737): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 737
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(738): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 738
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(739): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 739
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(740): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 740
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(741): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 741
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(743): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 743
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(744): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 744
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(745): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 745
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(746): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 746
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(747): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 747
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(748): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 748
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(749): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 749
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(750): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 750
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(753): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 753
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(754): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 754
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(755): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 755
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(756): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 756
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(757): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 757
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(758): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 758
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(760): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 760
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(761): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 761
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(762): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 762
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(763): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 763
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(764): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 764
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(765): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 765
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(766): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 766
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(767): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 767
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(768): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 768
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(769): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 769
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(770): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 770
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(771): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 771
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(772): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 772
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(773): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 773
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(774): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 774
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(775): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 775
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(777): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 777
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(778): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 778
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(779): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 779
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(780): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 780
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(781): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 781
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(782): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 782
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(783): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 783
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(784): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 784
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(786): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 786
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(787): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 787
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(788): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 788
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(789): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 789
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(790): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 790
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(791): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 791
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(792): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 792
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(794): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 794
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(795): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 795
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(796): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 796
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(797): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 797
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(798): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 798
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(799): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 799
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(800): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 800
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(801): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 801
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(802): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 802
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(803): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 803
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(804): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 804
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(805): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 805
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(806): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 806
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(807): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 807
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(808): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 808
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(809): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 809
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(812): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 812
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(813): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 813
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(814): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 814
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(815): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 815
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(816): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 816
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(817): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 817
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(818): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 818
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(820): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 820
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(821): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 821
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(822): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 822
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(823): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 823
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(824): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 824
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(825): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 825
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(826): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 826
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(828): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 828
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(829): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 829
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(830): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 830
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(831): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 831
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(832): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 832
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(833): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 833
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(834): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 834
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(835): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 835
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(836): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 836
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(837): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 837
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(838): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 838
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(839): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 839
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(840): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 840
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(841): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 841
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(842): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 842
Warning (10230): Verilog HDL assignment warning at Song_FSM.v(843): truncated value with size 20 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 843
Warning (10762): Verilog HDL Case Statement warning at Song_FSM.v(466): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Song_FSM.v Line: 466
Info (12128): Elaborating entity "RateDividerDemo" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 130
Warning (10230): Verilog HDL assignment warning at Music_Player.v(180): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 180
Warning (10230): Verilog HDL assignment warning at Music_Player.v(181): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
Warning (10230): Verilog HDL assignment warning at Music_Player.v(182): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 182
Warning (10230): Verilog HDL assignment warning at Music_Player.v(183): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
Warning (10230): Verilog HDL assignment warning at Music_Player.v(189): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 189
Info (12128): Elaborating entity "DE1_SoC_Audio_Example" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 155
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(91): truncated value with size 32 to match size of target (19) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/DE1_SoC_Audio_Example.v Line: 91
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/DE1_SoC_Audio_Example.v Line: 144
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/DE1_SoC_Audio_Example.v Line: 151
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "hex_decoder" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|hex_decoder:x4" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 80
Info (12128): Elaborating entity "RandomNumber" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 118
Info (12128): Elaborating entity "RateDividerDemo" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 127
Warning (10230): Verilog HDL assignment warning at Music_Player.v(180): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 180
Warning (10230): Verilog HDL assignment warning at Music_Player.v(181): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
Warning (10230): Verilog HDL assignment warning at Music_Player.v(182): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 182
Warning (10230): Verilog HDL assignment warning at Music_Player.v(183): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
Warning (10230): Verilog HDL assignment warning at Music_Player.v(189): truncated value with size 32 to match size of target (28) File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 189
Info (12128): Elaborating entity "CombinedWrapper" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/GameplayState.v Line: 135
Info (12128): Elaborating entity "ScoreUpdater" for hierarchy "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby|ScoreUpdater:ScoreUpdaterInstance" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Game Logic/CombinedWrapper.v Line: 37
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Internals/avconf.v Line: 131
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|Div4" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|Div0" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 180
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|Div1" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|Div2" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|Div5" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|Div3" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 182
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|Div0" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 180
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|Div2" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|Div5" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|Div3" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 182
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div4" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div4" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf
    Info (12023): Found entity 1: lpm_divide_mbm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_mbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_uve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div0" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 180
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div0" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 180
    Info (12134): Parameter "LPM_WIDTHN" = "28"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bdm.tdf
    Info (12023): Found entity 1: lpm_divide_bdm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_bdm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hnh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_hnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_73f.tdf
    Info (12023): Found entity 1: alt_u_div_73f File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_73f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div1" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div1" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf
    Info (12023): Found entity 1: lpm_divide_obm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_obm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_ulh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf
    Info (12023): Found entity 1: alt_u_div_20f File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_20f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div2" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div2" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
    Info (12134): Parameter "LPM_WIDTHN" = "29"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ddm.tdf
    Info (12023): Found entity 1: lpm_divide_ddm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_ddm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_jnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf
    Info (12023): Found entity 1: alt_u_div_c3f File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_c3f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div5" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div5" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cdm.tdf
    Info (12023): Found entity 1: lpm_divide_cdm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_cdm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_inh.tdf
    Info (12023): Found entity 1: sign_div_unsign_inh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_inh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_83f.tdf
    Info (12023): Found entity 1: alt_u_div_83f File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_83f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div3" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 182
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5|lpm_divide:Div3" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 182
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9dm.tdf
    Info (12023): Found entity 1: lpm_divide_9dm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_9dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_fnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_43f.tdf
    Info (12023): Found entity 1: alt_u_div_43f File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_43f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div0" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 180
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div0" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 180
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_7dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_03f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div2" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div2" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 181
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_adm.tdf
    Info (12023): Found entity 1: lpm_divide_adm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_adm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_gnh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_gnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf
    Info (12023): Found entity 1: alt_u_div_63f File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_63f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div5" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div5" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 183
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8dm.tdf
    Info (12023): Found entity 1: lpm_divide_8dm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_8dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_enh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf
    Info (12023): Found entity 1: alt_u_div_13f File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_13f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div3" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 182
Info (12133): Instantiated megafunction "FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1|lpm_divide:Div3" with the following parameter: File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/Audio Output/Music_Player.v Line: 182
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf
    Info (12023): Found entity 1: lpm_divide_6dm File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/lpm_divide_6dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/sign_div_unsign_cnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf
    Info (12023): Found entity 1: alt_u_div_u2f File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/alt_u_div_u2f.tdf Line: 22
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch FiniteStateSample:fsm_inst|next_state[1] has unsafe behavior File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 134
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PulseGenerator:key1_pulse_gen|pulse File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/PulseGenerator.v Line: 5
Warning (13012): Latch FiniteStateSample:fsm_inst|next_state[0] has unsafe behavior File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 134
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FiniteStateSample:fsm_inst|state[1] File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FiniteStateSample.v Line: 143
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 8
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 9
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 10
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 11
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 50 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/output_files/FSM_proj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/FSS_top_level.v Line: 3
Info (21057): Implemented 8070 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 7816 logic cells
    Info (21064): Implemented 146 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 589 warnings
    Info: Peak virtual memory: 5038 megabytes
    Info: Processing ended: Sat Jan 06 11:53:59 2024
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/napat/Documents/University work/ECE241/Final Project/FSM/output_files/FSM_proj.map.smsg.


