//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_19 // -- Begin function triton_poi_fused_cat_19
                                        // @triton_poi_fused_cat_19
.visible .entry triton_poi_fused_cat_19(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_12,
	.param .u32 triton_poi_fused_cat_19_param_13
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<55>;
	.reg .b16 	%rs<141>;
	.reg .b32 	%r<295>;
	.reg .f32 	%f<49>;
	.reg .b64 	%rd<61>;
	.loc	1 19 0                          // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:19:0

// %bb.0:
	ld.param.u64 	%rd25, [triton_poi_fused_cat_19_param_0];
	ld.param.u64 	%rd26, [triton_poi_fused_cat_19_param_1];
$L__tmp0:
	.loc	1 21 28                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:21:33
	shl.b32 	%r52, %r1, 9;
	ld.param.u64 	%rd27, [triton_poi_fused_cat_19_param_2];
	ld.param.u64 	%rd28, [triton_poi_fused_cat_19_param_3];
	.loc	1 22 36                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:22:36
	mov.u32 	%r53, %tid.x;
	shl.b32 	%r54, %r53, 1;
	ld.param.u64 	%rd29, [triton_poi_fused_cat_19_param_4];
	and.b32  	%r55, %r54, 510;
	ld.param.u64 	%rd30, [triton_poi_fused_cat_19_param_5];
	.loc	1 22 23                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:22:23
	or.b32  	%r56, %r52, %r55;
	ld.param.u64 	%rd31, [triton_poi_fused_cat_19_param_6];
	or.b32  	%r57, %r56, 1;
	ld.param.u64 	%rd32, [triton_poi_fused_cat_19_param_7];
	.loc	1 23 21                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:23:21
	setp.lt.s32 	%p48, %r56, 394496;
	ld.param.u64 	%rd33, [triton_poi_fused_cat_19_param_8];
	ld.param.u64 	%rd34, [triton_poi_fused_cat_19_param_9];
	.loc	1 24 21                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:24:21
	shr.s32 	%r59, %r56, 31;
	shr.u32 	%r60, %r59, 30;
	add.s32 	%r61, %r56, %r60;
	shr.s32 	%r62, %r61, 2;
	ld.param.u64 	%rd35, [triton_poi_fused_cat_19_param_10];
	.loc	1 24 26                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:24:26
	mul.hi.s32 	%r63, %r62, 1427010549;
	shr.u32 	%r64, %r63, 31;
	shr.s32 	%r65, %r63, 13;
	add.s32 	%r66, %r65, %r64;
	mul.lo.s32 	%r67, %r66, 24656;
	sub.s32 	%r68, %r62, %r67;
	ld.param.u64 	%rd36, [triton_poi_fused_cat_19_param_11];
	.loc	1 25 19                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:25:19
	and.b32  	%r69, %r61, -4;
	ld.param.u64 	%rd37, [triton_poi_fused_cat_19_param_12];
	sub.s32 	%r70, %r56, %r69;
	bfe.s32 	%r71, %r1, 22, 1;
	shr.u32 	%r72, %r71, 30;
	add.s32 	%r73, %r57, %r72;
	and.b32  	%r74, %r73, -4;
	sub.s32 	%r75, %r57, %r74;
	.loc	1 26 19                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:26:19
	mul.hi.s32 	%r76, %r56, 1427010549;
	shr.u32 	%r77, %r76, 31;
	shr.s32 	%r78, %r76, 15;
	add.s32 	%r79, %r78, %r77;
	.loc	1 32 18                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:32:18
	setp.lt.s32 	%p49, %r68, 16384;
	.loc	1 33 48                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:48
	shl.b32 	%r80, %r68, 2;
	.loc	1 33 45                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:45
	mul.lo.s32 	%r81, %r79, 98624;
	sub.s32 	%r82, %r56, %r81;
	add.s32 	%r83, %r80, %r75;
	.loc	1 33 60                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:60
	shl.b32 	%r84, %r79, 16;
	.loc	1 33 54                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:54
	add.s32 	%r85, %r84, %r82;
	add.s32 	%r86, %r83, %r84;
	.loc	1 33 67                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:67
	shr.s32 	%r87, %r85, 31;
	shr.u32 	%r88, %r87, 16;
	add.s32 	%r89, %r85, %r88;
	shr.s32 	%r90, %r86, 31;
	shr.u32 	%r91, %r90, 16;
	add.s32 	%r92, %r86, %r91;
	.loc	1 33 76                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:76
	{ .reg .b16 tmp; mov.b32 {tmp, %rs1}, %r89; }
	shr.s16 	%rs2, %rs1, 15;
	shr.u16 	%rs3, %rs2, 14;
	add.s16 	%rs4, %rs1, %rs3;
	and.b16  	%rs5, %rs4, -4;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.u32.u16 	%r93, %rs6;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs7}, %r92; }
	shr.s16 	%rs8, %rs7, 15;
	shr.u16 	%rs9, %rs8, 14;
	add.s16 	%rs10, %rs7, %rs9;
	and.b16  	%rs11, %rs10, -4;
	sub.s16 	%rs12, %rs7, %rs11;
	cvt.u32.u16 	%r94, %rs12;
	.loc	1 33 38                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:38
	shl.b32 	%r95, %r93, 16;
	shl.b32 	%r96, %r94, 16;
	.loc	1 33 100                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:100
	shr.s32 	%r97, %r82, 31;
	shr.u32 	%r98, %r97, 16;
	add.s32 	%r99, %r82, %r98;
	and.b32  	%r100, %r99, -65536;
	sub.s32 	%r101, %r82, %r100;
	shr.s32 	%r102, %r83, 31;
	shr.u32 	%r103, %r102, 16;
	add.s32 	%r104, %r83, %r103;
	and.b32  	%r105, %r104, -65536;
	sub.s32 	%r106, %r83, %r105;
	.loc	1 33 84                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:84
	add.s32 	%r107, %r95, %r101;
	add.s32 	%r108, %r96, %r106;
	.loc	1 33 30                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:30
	mul.wide.s32 	%rd38, %r107, 4;
	add.s64 	%rd1, %rd25, %rd38;
	mul.wide.s32 	%rd39, %r108, 4;
	add.s64 	%rd2, %rd25, %rd39;
	.loc	1 33 117                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:117
	and.pred  	%p1, %p48, %p49;
	mov.b32 	%r3, 0;
	.loc	1 33 110                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:110
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r3;
	// end inline asm
	mov.b32 	%f1, %r2;
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p1 mov.u32 %r4, %r3;
	// end inline asm
	mov.b32 	%f2, %r4;
	.loc	1 34 49                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:34:49
	shr.u32 	%r109, %r97, 20;
	add.s32 	%r110, %r82, %r109;
	shr.u32 	%r111, %r110, 12;
	shr.u32 	%r112, %r102, 20;
	add.s32 	%r113, %r83, %r112;
	shr.u32 	%r114, %r113, 12;
	.loc	1 34 57                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:34:57
	cvt.u16.u32 	%rs13, %r111;
	bfe.s32 	%r115, %r110, 12, 8;
	cvt.s8.s32 	%rs14, %r115;
	shr.u16 	%rs15, %rs14, 11;
	and.b16  	%rs16, %rs15, 15;
	add.s16 	%rs17, %rs13, %rs16;
	and.b16  	%rs18, %rs17, 240;
	sub.s16 	%rs19, %rs13, %rs18;
	cvt.u16.u32 	%rs20, %r114;
	bfe.s32 	%r116, %r113, 12, 8;
	cvt.s8.s32 	%rs21, %r116;
	shr.u16 	%rs22, %rs21, 11;
	and.b16  	%rs23, %rs22, 15;
	add.s16 	%rs24, %rs20, %rs23;
	and.b16  	%rs25, %rs24, 240;
	sub.s16 	%rs26, %rs20, %rs25;
	.loc	1 34 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:34:31
	cvt.u32.u16 	%r117, %rs19;
	cvt.s32.s8 	%r118, %r117;
	mul.wide.s32 	%rd40, %r118, 4;
	add.s64 	%rd3, %rd26, %rd40;
	cvt.u32.u16 	%r119, %rs26;
	cvt.s32.s8 	%r120, %r119;
	mul.wide.s32 	%rd41, %r120, 4;
	add.s64 	%rd4, %rd26, %rd41;
	.loc	1 34 63                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:34:63
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	@!%p1 mov.u32 %r6, %r3;
	// end inline asm
	mov.b32 	%f3, %r6;
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	@!%p1 mov.u32 %r8, %r3;
	// end inline asm
	mov.b32 	%f4, %r8;
	.loc	1 35 18                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:35:18
	add.f32 	%f5, %f1, %f3;
	add.f32 	%f6, %f2, %f4;
	.loc	1 41 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:41:20
	add.s32 	%r121, %r68, -16384;
	setp.lt.u32 	%p50, %r121, 6144;
	.loc	1 42 49                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:49
	add.s32 	%r122, %r80, -65536;
	.loc	1 42 46                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:46
	add.s32 	%r123, %r122, %r70;
	add.s32 	%r124, %r122, %r75;
	.loc	1 42 72                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:72
	mul.lo.s32 	%r125, %r79, 24576;
	.loc	1 42 66                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:66
	add.s32 	%r126, %r123, %r125;
	add.s32 	%r127, %r124, %r125;
	.loc	1 42 79                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:79
	mul.hi.s32 	%r128, %r126, 715827883;
	shr.u32 	%r129, %r128, 31;
	shr.u32 	%r130, %r128, 12;
	add.s32 	%r131, %r130, %r129;
	mul.hi.s32 	%r132, %r127, 715827883;
	shr.u32 	%r133, %r132, 31;
	shr.u32 	%r134, %r132, 12;
	add.s32 	%r135, %r134, %r133;
	.loc	1 42 88                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:88
	cvt.u16.u32 	%rs27, %r131;
	shr.s16 	%rs28, %rs27, 15;
	shr.u16 	%rs29, %rs28, 14;
	add.s16 	%rs30, %rs27, %rs29;
	and.b16  	%rs31, %rs30, -4;
	sub.s16 	%rs32, %rs27, %rs31;
	cvt.s32.s16 	%r136, %rs32;
	cvt.u16.u32 	%rs33, %r135;
	shr.s16 	%rs34, %rs33, 15;
	shr.u16 	%rs35, %rs34, 14;
	add.s16 	%rs36, %rs33, %rs35;
	and.b16  	%rs37, %rs36, -4;
	sub.s16 	%rs38, %rs33, %rs37;
	cvt.s32.s16 	%r137, %rs38;
	.loc	1 42 123                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:123
	mul.hi.s32 	%r138, %r123, 715827883;
	shr.u32 	%r139, %r138, 31;
	shr.u32 	%r140, %r138, 12;
	add.s32 	%r141, %r140, %r139;
	mul.lo.s32 	%r142, %r141, 24576;
	sub.s32 	%r143, %r123, %r142;
	mul.hi.s32 	%r144, %r124, 715827883;
	shr.u32 	%r145, %r144, 31;
	shr.u32 	%r146, %r144, 12;
	add.s32 	%r147, %r146, %r145;
	mul.lo.s32 	%r148, %r147, 24576;
	sub.s32 	%r149, %r124, %r148;
	.loc	1 42 96                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:96
	mad.lo.s32 	%r150, %r136, 24576, %r143;
	mad.lo.s32 	%r151, %r137, 24576, %r149;
	.loc	1 42 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:31
	mul.wide.s32 	%rd42, %r150, 4;
	add.s64 	%rd5, %rd27, %rd42;
	mul.wide.s32 	%rd43, %r151, 4;
	add.s64 	%rd6, %rd27, %rd43;
	.loc	1 42 141                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:141
	and.pred  	%p9, %p48, %p50;
	.loc	1 42 133                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:133
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r10 }, [ %rd5 + 0 ];
	@!%p9 mov.u32 %r10, %r3;
	// end inline asm
	mov.b32 	%f7, %r10;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	@!%p9 mov.u32 %r12, %r3;
	// end inline asm
	mov.b32 	%f8, %r12;
	.loc	1 43 61                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:43:61
	shr.s32 	%r152, %r123, 31;
	shr.u32 	%r153, %r152, 22;
	add.s32 	%r154, %r123, %r153;
	shr.u32 	%r155, %r154, 10;
	shr.s32 	%r156, %r124, 31;
	shr.u32 	%r157, %r156, 22;
	add.s32 	%r158, %r124, %r157;
	shr.u32 	%r159, %r158, 10;
	.loc	1 43 69                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:43:69
	cvt.u16.u32 	%rs39, %r155;
	mul.hi.s16 	%rs40, %rs39, 10923;
	shr.u16 	%rs41, %rs40, 15;
	shr.u16 	%rs42, %rs40, 2;
	add.s16 	%rs43, %rs42, %rs41;
	mul.lo.s16 	%rs44, %rs43, 24;
	sub.s16 	%rs45, %rs39, %rs44;
	cvt.u16.u32 	%rs46, %r159;
	mul.hi.s16 	%rs47, %rs46, 10923;
	shr.u16 	%rs48, %rs47, 15;
	shr.u16 	%rs49, %rs47, 2;
	add.s16 	%rs50, %rs49, %rs48;
	mul.lo.s16 	%rs51, %rs50, 24;
	sub.s16 	%rs52, %rs46, %rs51;
	.loc	1 43 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:43:32
	cvt.s32.s16 	%r160, %rs45;
	mul.wide.s32 	%rd44, %r160, 4;
	add.s64 	%rd7, %rd28, %rd44;
	cvt.s32.s16 	%r161, %rs52;
	mul.wide.s32 	%rd45, %r161, 4;
	add.s64 	%rd8, %rd28, %rd45;
	.loc	1 43 75                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:43:75
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r14 }, [ %rd7 + 0 ];
	@!%p9 mov.u32 %r14, %r3;
	// end inline asm
	mov.b32 	%f9, %r14;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r16 }, [ %rd8 + 0 ];
	@!%p9 mov.u32 %r16, %r3;
	// end inline asm
	mov.b32 	%f10, %r16;
	.loc	1 44 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:44:20
	add.f32 	%f11, %f7, %f9;
	add.f32 	%f12, %f8, %f10;
	.loc	1 50 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:50:20
	add.s32 	%r162, %r68, -22528;
	setp.lt.u32 	%p51, %r162, 1536;
	.loc	1 51 48                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:48
	add.s32 	%r163, %r80, -90112;
	.loc	1 51 45                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:45
	add.s32 	%r164, %r163, %r70;
	add.s32 	%r165, %r163, %r75;
	.loc	1 51 70                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:70
	mul.lo.s32 	%r166, %r79, 6144;
	.loc	1 51 65                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:65
	add.s32 	%r167, %r164, %r166;
	add.s32 	%r168, %r165, %r166;
	.loc	1 51 77                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:77
	mul.hi.s32 	%r169, %r167, 715827883;
	shr.u32 	%r170, %r169, 31;
	shr.u32 	%r171, %r169, 10;
	add.s32 	%r172, %r171, %r170;
	mul.hi.s32 	%r173, %r168, 715827883;
	shr.u32 	%r174, %r173, 31;
	shr.u32 	%r175, %r173, 10;
	add.s32 	%r176, %r175, %r174;
	.loc	1 51 85                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:85
	cvt.u16.u32 	%rs53, %r172;
	shr.s16 	%rs54, %rs53, 15;
	shr.u16 	%rs55, %rs54, 14;
	add.s16 	%rs56, %rs53, %rs55;
	and.b16  	%rs57, %rs56, 28;
	sub.s16 	%rs58, %rs53, %rs57;
	cvt.u16.u32 	%rs59, %r176;
	shr.s16 	%rs60, %rs59, 15;
	shr.u16 	%rs61, %rs60, 14;
	add.s16 	%rs62, %rs59, %rs61;
	and.b16  	%rs63, %rs62, 28;
	sub.s16 	%rs64, %rs59, %rs63;
	.loc	1 51 38                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:38
	mul.lo.s16 	%rs65, %rs58, 6144;
	cvt.s32.s16 	%r177, %rs65;
	mul.lo.s16 	%rs66, %rs64, 6144;
	cvt.s32.s16 	%r178, %rs66;
	.loc	1 51 120                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:120
	mul.hi.s32 	%r179, %r164, 715827883;
	shr.u32 	%r180, %r179, 31;
	shr.u32 	%r181, %r179, 10;
	add.s32 	%r182, %r181, %r180;
	mul.lo.s32 	%r183, %r182, 6144;
	sub.s32 	%r184, %r164, %r183;
	mul.hi.s32 	%r185, %r165, 715827883;
	shr.u32 	%r186, %r185, 31;
	shr.u32 	%r187, %r185, 10;
	add.s32 	%r188, %r187, %r186;
	mul.lo.s32 	%r189, %r188, 6144;
	sub.s32 	%r190, %r165, %r189;
	.loc	1 51 93                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:93
	add.s32 	%r191, %r184, %r177;
	add.s32 	%r192, %r190, %r178;
	.loc	1 51 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:31
	mul.wide.s32 	%rd46, %r191, 4;
	add.s64 	%rd9, %rd29, %rd46;
	mul.wide.s32 	%rd47, %r192, 4;
	add.s64 	%rd10, %rd29, %rd47;
	.loc	1 51 137                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:137
	and.pred  	%p17, %p48, %p51;
	.loc	1 51 129                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:129
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r18 }, [ %rd9 + 0 ];
	@!%p17 mov.u32 %r18, %r3;
	// end inline asm
	mov.b32 	%f13, %r18;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r20 }, [ %rd10 + 0 ];
	@!%p17 mov.u32 %r20, %r3;
	// end inline asm
	mov.b32 	%f14, %r20;
	.loc	1 52 61                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:52:61
	shr.s32 	%r193, %r164, 31;
	shr.u32 	%r194, %r193, 24;
	add.s32 	%r195, %r164, %r194;
	shr.u32 	%r196, %r195, 8;
	shr.s32 	%r197, %r165, 31;
	shr.u32 	%r198, %r197, 24;
	add.s32 	%r199, %r165, %r198;
	shr.u32 	%r200, %r199, 8;
	.loc	1 52 68                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:52:68
	cvt.u16.u32 	%rs67, %r196;
	mul.hi.s16 	%rs68, %rs67, 10923;
	shr.u16 	%rs69, %rs68, 15;
	shr.u16 	%rs70, %rs68, 2;
	add.s16 	%rs71, %rs70, %rs69;
	mul.lo.s16 	%rs72, %rs71, 24;
	sub.s16 	%rs73, %rs67, %rs72;
	cvt.u16.u32 	%rs74, %r200;
	mul.hi.s16 	%rs75, %rs74, 10923;
	shr.u16 	%rs76, %rs75, 15;
	shr.u16 	%rs77, %rs75, 2;
	add.s16 	%rs78, %rs77, %rs76;
	mul.lo.s16 	%rs79, %rs78, 24;
	sub.s16 	%rs80, %rs74, %rs79;
	.loc	1 52 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:52:32
	cvt.s32.s16 	%r201, %rs73;
	mul.wide.s32 	%rd48, %r201, 4;
	add.s64 	%rd11, %rd30, %rd48;
	cvt.s32.s16 	%r202, %rs80;
	mul.wide.s32 	%rd49, %r202, 4;
	add.s64 	%rd12, %rd30, %rd49;
	.loc	1 52 74                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:52:74
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r22 }, [ %rd11 + 0 ];
	@!%p17 mov.u32 %r22, %r3;
	// end inline asm
	mov.b32 	%f15, %r22;
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r24 }, [ %rd12 + 0 ];
	@!%p17 mov.u32 %r24, %r3;
	// end inline asm
	mov.b32 	%f16, %r24;
	.loc	1 53 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:53:20
	add.f32 	%f17, %f13, %f15;
	add.f32 	%f18, %f14, %f16;
	.loc	1 59 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:59:20
	add.s32 	%r203, %r68, -24064;
	setp.lt.u32 	%p52, %r203, 384;
	.loc	1 60 48                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:48
	add.s32 	%r204, %r80, -96256;
	.loc	1 60 45                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:45
	add.s32 	%r205, %r204, %r70;
	add.s32 	%r206, %r204, %r75;
	.loc	1 60 70                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:70
	mul.lo.s32 	%r207, %r79, 1536;
	.loc	1 60 65                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:65
	add.s32 	%r208, %r205, %r207;
	add.s32 	%r209, %r206, %r207;
	.loc	1 60 77                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:77
	mul.hi.s32 	%r210, %r208, 715827883;
	shr.u32 	%r211, %r210, 31;
	shr.u32 	%r212, %r210, 8;
	add.s32 	%r213, %r212, %r211;
	mul.hi.s32 	%r214, %r209, 715827883;
	shr.u32 	%r215, %r214, 31;
	shr.u32 	%r216, %r214, 8;
	add.s32 	%r217, %r216, %r215;
	.loc	1 60 85                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:85
	cvt.u16.u32 	%rs81, %r213;
	shr.s16 	%rs82, %rs81, 15;
	shr.u16 	%rs83, %rs82, 14;
	add.s16 	%rs84, %rs81, %rs83;
	and.b16  	%rs85, %rs84, 124;
	sub.s16 	%rs86, %rs81, %rs85;
	cvt.u16.u32 	%rs87, %r217;
	shr.s16 	%rs88, %rs87, 15;
	shr.u16 	%rs89, %rs88, 14;
	add.s16 	%rs90, %rs87, %rs89;
	and.b16  	%rs91, %rs90, 124;
	sub.s16 	%rs92, %rs87, %rs91;
	.loc	1 60 38                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:38
	mul.lo.s16 	%rs93, %rs86, 1536;
	cvt.s32.s16 	%r218, %rs93;
	mul.lo.s16 	%rs94, %rs92, 1536;
	cvt.s32.s16 	%r219, %rs94;
	.loc	1 60 120                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:120
	mul.hi.s32 	%r220, %r205, 715827883;
	shr.u32 	%r221, %r220, 31;
	shr.u32 	%r222, %r220, 8;
	add.s32 	%r223, %r222, %r221;
	mul.lo.s32 	%r224, %r223, 1536;
	sub.s32 	%r225, %r205, %r224;
	mul.hi.s32 	%r226, %r206, 715827883;
	shr.u32 	%r227, %r226, 31;
	shr.u32 	%r228, %r226, 8;
	add.s32 	%r229, %r228, %r227;
	mul.lo.s32 	%r230, %r229, 1536;
	sub.s32 	%r231, %r206, %r230;
	.loc	1 60 93                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:93
	add.s32 	%r232, %r225, %r218;
	add.s32 	%r233, %r231, %r219;
	.loc	1 60 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:31
	mul.wide.s32 	%rd50, %r232, 4;
	add.s64 	%rd13, %rd31, %rd50;
	mul.wide.s32 	%rd51, %r233, 4;
	add.s64 	%rd14, %rd31, %rd51;
	.loc	1 60 137                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:137
	and.pred  	%p25, %p48, %p52;
	.loc	1 60 129                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:129
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r26 }, [ %rd13 + 0 ];
	@!%p25 mov.u32 %r26, %r3;
	// end inline asm
	mov.b32 	%f19, %r26;
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r28 }, [ %rd14 + 0 ];
	@!%p25 mov.u32 %r28, %r3;
	// end inline asm
	mov.b32 	%f20, %r28;
	.loc	1 61 61                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:61:61
	shr.s32 	%r234, %r205, 31;
	shr.u32 	%r235, %r234, 26;
	add.s32 	%r236, %r205, %r235;
	shr.u32 	%r237, %r236, 6;
	shr.s32 	%r238, %r206, 31;
	shr.u32 	%r239, %r238, 26;
	add.s32 	%r240, %r206, %r239;
	shr.u32 	%r241, %r240, 6;
	.loc	1 61 67                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:61:67
	cvt.u16.u32 	%rs95, %r237;
	mul.hi.s16 	%rs96, %rs95, 10923;
	shr.u16 	%rs97, %rs96, 15;
	shr.u16 	%rs98, %rs96, 2;
	add.s16 	%rs99, %rs98, %rs97;
	mul.lo.s16 	%rs100, %rs99, 24;
	sub.s16 	%rs101, %rs95, %rs100;
	cvt.u16.u32 	%rs102, %r241;
	mul.hi.s16 	%rs103, %rs102, 10923;
	shr.u16 	%rs104, %rs103, 15;
	shr.u16 	%rs105, %rs103, 2;
	add.s16 	%rs106, %rs105, %rs104;
	mul.lo.s16 	%rs107, %rs106, 24;
	sub.s16 	%rs108, %rs102, %rs107;
	.loc	1 61 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:61:32
	cvt.s32.s16 	%r242, %rs101;
	mul.wide.s32 	%rd52, %r242, 4;
	add.s64 	%rd15, %rd32, %rd52;
	cvt.s32.s16 	%r243, %rs108;
	mul.wide.s32 	%rd53, %r243, 4;
	add.s64 	%rd16, %rd32, %rd53;
	.loc	1 61 73                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:61:73
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r30 }, [ %rd15 + 0 ];
	@!%p25 mov.u32 %r30, %r3;
	// end inline asm
	mov.b32 	%f21, %r30;
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r32 }, [ %rd16 + 0 ];
	@!%p25 mov.u32 %r32, %r3;
	// end inline asm
	mov.b32 	%f22, %r32;
	.loc	1 62 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:62:20
	add.f32 	%f23, %f19, %f21;
	add.f32 	%f24, %f20, %f22;
	.loc	1 68 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:68:20
	add.s32 	%r244, %r68, -24448;
	setp.lt.u32 	%p53, %r244, 144;
	.loc	1 69 47                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:47
	add.s32 	%r245, %r80, -97792;
	.loc	1 69 44                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:44
	add.s32 	%r246, %r245, %r70;
	add.s32 	%r247, %r245, %r75;
	.loc	1 69 68                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:68
	mul.lo.s32 	%r248, %r79, 576;
	.loc	1 69 64                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:64
	add.s32 	%r249, %r246, %r248;
	add.s32 	%r250, %r247, %r248;
	.loc	1 69 75                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:75
	mul.hi.s32 	%r251, %r249, 954437177;
	shr.u32 	%r252, %r251, 31;
	shr.u32 	%r253, %r251, 7;
	add.s32 	%r254, %r253, %r252;
	mul.hi.s32 	%r255, %r250, 954437177;
	shr.u32 	%r256, %r255, 31;
	shr.u32 	%r257, %r255, 7;
	add.s32 	%r258, %r257, %r256;
	.loc	1 69 82                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:82
	cvt.u16.u32 	%rs109, %r254;
	shr.s16 	%rs110, %rs109, 15;
	shr.u16 	%rs111, %rs110, 14;
	add.s16 	%rs112, %rs109, %rs111;
	and.b16  	%rs113, %rs112, 1020;
	sub.s16 	%rs114, %rs109, %rs113;
	cvt.u16.u32 	%rs115, %r258;
	shr.s16 	%rs116, %rs115, 15;
	shr.u16 	%rs117, %rs116, 14;
	add.s16 	%rs118, %rs115, %rs117;
	and.b16  	%rs119, %rs118, 1020;
	sub.s16 	%rs120, %rs115, %rs119;
	.loc	1 69 37                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:37
	mul.lo.s16 	%rs121, %rs114, 576;
	cvt.s32.s16 	%r259, %rs121;
	mul.lo.s16 	%rs122, %rs120, 576;
	cvt.s32.s16 	%r260, %rs122;
	.loc	1 69 117                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:117
	mul.hi.s32 	%r261, %r246, 954437177;
	shr.s32 	%r262, %r261, 7;
	shr.u32 	%r263, %r261, 31;
	add.s32 	%r264, %r262, %r263;
	mul.lo.s32 	%r265, %r264, 576;
	sub.s32 	%r266, %r246, %r265;
	mul.hi.s32 	%r267, %r247, 954437177;
	shr.s32 	%r268, %r267, 7;
	shr.u32 	%r269, %r267, 31;
	add.s32 	%r270, %r268, %r269;
	mul.lo.s32 	%r271, %r270, 576;
	sub.s32 	%r272, %r247, %r271;
	.loc	1 69 90                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:90
	add.s32 	%r273, %r266, %r259;
	add.s32 	%r274, %r272, %r260;
	.loc	1 69 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:31
	mul.wide.s32 	%rd54, %r273, 4;
	add.s64 	%rd17, %rd33, %rd54;
	mul.wide.s32 	%rd55, %r274, 4;
	add.s64 	%rd18, %rd33, %rd55;
	.loc	1 69 133                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:133
	and.pred  	%p33, %p48, %p53;
	.loc	1 69 125                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:125
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r34 }, [ %rd17 + 0 ];
	@!%p33 mov.u32 %r34, %r3;
	// end inline asm
	mov.b32 	%f25, %r34;
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r36 }, [ %rd18 + 0 ];
	@!%p33 mov.u32 %r36, %r3;
	// end inline asm
	mov.b32 	%f26, %r36;
	.loc	1 70 61                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:70:61
	shr.u32 	%r275, %r261, 3;
	add.s32 	%r276, %r275, %r263;
	shr.u32 	%r277, %r267, 3;
	add.s32 	%r278, %r277, %r269;
	.loc	1 70 67                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:70:67
	cvt.u16.u32 	%rs123, %r276;
	shr.s16 	%rs124, %rs123, 15;
	shr.u16 	%rs125, %rs124, 12;
	add.s16 	%rs126, %rs123, %rs125;
	and.b16  	%rs127, %rs126, -16;
	sub.s16 	%rs128, %rs123, %rs127;
	cvt.u16.u32 	%rs129, %r278;
	shr.s16 	%rs130, %rs129, 15;
	shr.u16 	%rs131, %rs130, 12;
	add.s16 	%rs132, %rs129, %rs131;
	and.b16  	%rs133, %rs132, -16;
	sub.s16 	%rs134, %rs129, %rs133;
	.loc	1 70 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:70:32
	cvt.s32.s16 	%r279, %rs128;
	mul.wide.s32 	%rd56, %r279, 4;
	add.s64 	%rd19, %rd34, %rd56;
	cvt.s32.s16 	%r280, %rs134;
	mul.wide.s32 	%rd57, %r280, 4;
	add.s64 	%rd20, %rd34, %rd57;
	.loc	1 70 73                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:70:73
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r38 }, [ %rd19 + 0 ];
	@!%p33 mov.u32 %r38, %r3;
	// end inline asm
	mov.b32 	%f27, %r38;
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r40 }, [ %rd20 + 0 ];
	@!%p33 mov.u32 %r40, %r3;
	// end inline asm
	mov.b32 	%f28, %r40;
	.loc	1 71 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:71:20
	add.f32 	%f29, %f25, %f27;
	add.f32 	%f30, %f26, %f28;
	.loc	1 74 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:74:20
	setp.gt.s32 	%p54, %r68, 24591;
	.loc	1 77 53                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:53
	add.s32 	%r281, %r68, -24592;
	.loc	1 77 59                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:59
	shr.s32 	%r282, %r281, 31;
	shr.u32 	%r283, %r282, 26;
	add.s32 	%r284, %r281, %r283;
	and.b32  	%r285, %r284, 1073741760;
	sub.s32 	%r286, %r281, %r285;
	.loc	1 77 41                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:41
	shl.b32 	%r287, %r286, 2;
	.loc	1 77 70                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:70
	shl.b32 	%r288, %r79, 8;
	.loc	1 77 37                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:37
	add.s32 	%r289, %r288, %r70;
	.loc	1 77 66                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:66
	add.s32 	%r290, %r289, %r287;
	.loc	1 77 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:32
	mul.wide.s32 	%rd58, %r290, 4;
	add.s64 	%rd21, %rd35, %rd58;
	.loc	1 77 83                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:83
	and.pred  	%p41, %p48, %p54;
	.loc	1 77 75                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:75
	// begin inline asm
	mov.u32 %r42, 0x0;
	mov.u32 %r43, 0x0;
	@%p41 ld.global.v2.b32 { %r42, %r43 }, [ %rd21 + 0 ];
	@!%p41 mov.u32 %r42, %r3;
	@!%p41 mov.u32 %r43, %r3;
	// end inline asm
	mov.b32 	%f31, %r42;
	mov.b32 	%f32, %r43;
	.loc	1 78 53                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:78:53
	shr.u32 	%r291, %r282, 30;
	add.s32 	%r292, %r281, %r291;
	shr.u32 	%r293, %r292, 2;
	.loc	1 78 58                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:78:58
	cvt.u16.u32 	%rs135, %r293;
	shr.s16 	%rs136, %rs135, 15;
	shr.u16 	%rs137, %rs136, 12;
	add.s16 	%rs138, %rs135, %rs137;
	and.b16  	%rs139, %rs138, -16;
	sub.s16 	%rs140, %rs135, %rs139;
	.loc	1 78 33                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:78:33
	cvt.s32.s16 	%r294, %rs140;
	mul.wide.s32 	%rd59, %r294, 4;
	add.s64 	%rd22, %rd36, %rd59;
	.loc	1 78 64                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:78:64
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r46 }, [ %rd22 + 0 ];
	@!%p41 mov.u32 %r46, %r3;
	// end inline asm
	mov.b32 	%f33, %r46;
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r48 }, [ %rd22 + 0 ];
	@!%p41 mov.u32 %r48, %r3;
	// end inline asm
	mov.b32 	%f34, %r48;
	.loc	1 79 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:79:20
	add.f32 	%f35, %f31, %f33;
	add.f32 	%f36, %f32, %f34;
	.loc	1 81 35                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:81:35
	selp.f32 	%f37, %f35, 0f00000000, %p54;
	selp.f32 	%f38, %f36, 0f00000000, %p54;
	.loc	1 0 0                           // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:0:0
	selp.f32 	%f39, %f29, %f37, %p53;
	selp.f32 	%f40, %f30, %f38, %p53;
	selp.f32 	%f41, %f23, %f39, %p52;
	selp.f32 	%f42, %f24, %f40, %p52;
	selp.f32 	%f43, %f17, %f41, %p51;
	selp.f32 	%f44, %f18, %f42, %p51;
	selp.f32 	%f45, %f11, %f43, %p50;
	selp.f32 	%f46, %f12, %f44, %p50;
	selp.f32 	%f47, %f5, %f45, %p49;
	selp.f32 	%f48, %f6, %f46, %p49;
	.loc	1 87 25                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:87:25
	mul.wide.s32 	%rd60, %r56, 4;
	add.s64 	%rd24, %rd37, %rd60;
	.loc	1 87 37                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:87:37
	mov.b32 	%r50, %f47;
	mov.b32 	%r51, %f48;
	// begin inline asm
	@%p48 st.global.v2.b32 [ %rd24 + 0 ], { %r50, %r51 };
	// end inline asm
	.loc	1 87 4                          // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:87:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/66/c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 54
.b8 54
.b8 98
.b8 109
.b8 107
.b8 105
.b8 102
.b8 110
.b8 54
.b8 112
.b8 115
.b8 52
.b8 98
.b8 112
.b8 110
.b8 55
.b8 112
.b8 108
.b8 100
.b8 118
.b8 105
.b8 113
.b8 105
.b8 112
.b8 99
.b8 106
.b8 120
.b8 98
.b8 55
.b8 118
.b8 110
.b8 101
.b8 55
.b8 54
.b8 52
.b8 101
.b8 119
.b8 109
.b8 104
.b8 113
.b8 52
.b8 116
.b8 119
.b8 111
.b8 54
.b8 117
.b8 103
.b8 118
.b8 105
.b8 105
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 54
.b8 54
.b8 0
	}
	.section	.debug_macinfo	{	}
