onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group core /microsimd_core_tb/corei0/clk_i
add wave -noupdate -group core /microsimd_core_tb/corei0/init_i
add wave -noupdate -group core /microsimd_core_tb/corei0/irq_i
add wave -noupdate -group core /microsimd_core_tb/corei0/wait_n_i
add wave -noupdate -group core /microsimd_core_tb/corei0/imem_o
add wave -noupdate -group core /microsimd_core_tb/corei0/imem_i
add wave -noupdate -group core /microsimd_core_tb/corei0/dmem_o
add wave -noupdate -group core /microsimd_core_tb/corei0/dmem_i
add wave -noupdate -group core /microsimd_core_tb/corei0/fetch
add wave -noupdate -group core /microsimd_core_tb/corei0/fetchi0_fetch
add wave -noupdate -group core /microsimd_core_tb/corei0/decode
add wave -noupdate -group core /microsimd_core_tb/corei0/decodei0_decode
add wave -noupdate -group core /microsimd_core_tb/corei0/decodei0_gprf
add wave -noupdate -group core /microsimd_core_tb/corei0/exec
add wave -noupdate -group core /microsimd_core_tb/corei0/execi0_exec
add wave -noupdate -group core /microsimd_core_tb/corei0/mem
add wave -noupdate -group core /microsimd_core_tb/corei0/memi0_mem
add wave -noupdate -group core /microsimd_core_tb/corei0/ena
add wave -noupdate -group fetch /microsimd_core_tb/corei0/fetchi0/clk_i
add wave -noupdate -group fetch /microsimd_core_tb/corei0/fetchi0/init_i
add wave -noupdate -group fetch /microsimd_core_tb/corei0/fetchi0/en_i
add wave -noupdate -group fetch -childformat {{/microsimd_core_tb/corei0/fetchi0/fetch_i.branch_target -radix hexadecimal}} -expand -subitemconfig {/microsimd_core_tb/corei0/fetchi0/fetch_i.branch_target {-height 13 -radix hexadecimal}} /microsimd_core_tb/corei0/fetchi0/fetch_i
add wave -noupdate -group fetch -childformat {{/microsimd_core_tb/corei0/fetchi0/fetch_o.pc -radix hexadecimal}} -subitemconfig {/microsimd_core_tb/corei0/fetchi0/fetch_o.pc {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/fetchi0/fetch_o
add wave -noupdate -group fetch -childformat {{/microsimd_core_tb/corei0/fetchi0/imem_o.adr -radix hexadecimal}} -subitemconfig {/microsimd_core_tb/corei0/fetchi0/imem_o.adr {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/fetchi0/imem_o
add wave -noupdate -group fetch -childformat {{/microsimd_core_tb/corei0/fetchi0/r.pc -radix hexadecimal}} -subitemconfig {/microsimd_core_tb/corei0/fetchi0/r.pc {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/fetchi0/r
add wave -noupdate -group fetch -childformat {{/microsimd_core_tb/corei0/fetchi0/rin.pc -radix hexadecimal}} -subitemconfig {/microsimd_core_tb/corei0/fetchi0/rin.pc {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/fetchi0/rin
add wave -noupdate -expand -group decode /microsimd_core_tb/corei0/decodei0/clk_i
add wave -noupdate -expand -group decode /microsimd_core_tb/corei0/decodei0/init_i
add wave -noupdate -expand -group decode /microsimd_core_tb/corei0/decodei0/en_i
add wave -noupdate -expand -group decode -expand -subitemconfig {/microsimd_core_tb/corei0/decodei0/decode_i.scu {-height 13 -childformat {{/microsimd_core_tb/corei0/decodei0/decode_i.scu.pc -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/decode_i.scu.inst -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/decodei0/decode_i.scu.pc {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/decode_i.scu.inst {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/decode_i.simd -expand} /microsimd_core_tb/corei0/decodei0/decode_i
add wave -noupdate -expand -group decode /microsimd_core_tb/corei0/decodei0/decode_o
add wave -noupdate -expand -group decode /microsimd_core_tb/corei0/decodei0/gprf_o
add wave -noupdate -expand -group decode /microsimd_core_tb/corei0/decodei0/wb_dat_d
add wave -noupdate -expand -group decode -childformat {{/microsimd_core_tb/corei0/decodei0/r.inst -radix hexadecimal}} -subitemconfig {/microsimd_core_tb/corei0/decodei0/r.decode -expand /microsimd_core_tb/corei0/decodei0/r.decode.scu {-height 16 -childformat {{/microsimd_core_tb/corei0/decodei0/r.decode.scu.pc -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/decodei0/r.decode.scu.pc {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/r.decode.simd -expand /microsimd_core_tb/corei0/decodei0/r.decode.simd.ctrl_ex -expand /microsimd_core_tb/corei0/decodei0/r.inst {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/decodei0/r
add wave -noupdate -expand -group decode -childformat {{/microsimd_core_tb/corei0/decodei0/rin.pc -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/rin.inst -radix hexadecimal}} -expand -subitemconfig {/microsimd_core_tb/corei0/decodei0/rin.decode -expand /microsimd_core_tb/corei0/decodei0/rin.decode.scu {-height 16 -childformat {{/microsimd_core_tb/corei0/decodei0/rin.decode.scu.pc -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/decodei0/rin.decode.scu.pc {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/rin.decode.simd {-height 13 -childformat {{/microsimd_core_tb/corei0/decodei0/rin.decode.simd.reg_a -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/rin.decode.simd.reg_b -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/decodei0/rin.decode.simd.reg_a {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/rin.decode.simd.reg_b {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/rin.decode.simd.ctrl_ex -expand /microsimd_core_tb/corei0/decodei0/rin.decode.simd.ctrl_wrb -expand /microsimd_core_tb/corei0/decodei0/rin.pc {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/rin.inst {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/decodei0/rin
add wave -noupdate -group exec /microsimd_core_tb/corei0/execi0/clk_i
add wave -noupdate -group exec /microsimd_core_tb/corei0/execi0/init_i
add wave -noupdate -group exec /microsimd_core_tb/corei0/execi0/en_i
add wave -noupdate -group exec /microsimd_core_tb/corei0/execi0/stall_i
add wave -noupdate -group exec -expand /microsimd_core_tb/corei0/execi0/exec_o
add wave -noupdate -group exec /microsimd_core_tb/corei0/execi0/exec_i
add wave -noupdate -group exec -expand -subitemconfig {/microsimd_core_tb/corei0/execi0/r.exec {-height 13 -childformat {{/microsimd_core_tb/corei0/execi0/r.exec.pc -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/execi0/r.exec.pc {-height 13 -radix hexadecimal}} /microsimd_core_tb/corei0/execi0/r
add wave -noupdate -group exec /microsimd_core_tb/corei0/execi0/rin
add wave -noupdate -group simd_exec /microsimd_core_tb/corei0/simd_execi0/clk_i
add wave -noupdate -group simd_exec /microsimd_core_tb/corei0/simd_execi0/init_i
add wave -noupdate -group simd_exec /microsimd_core_tb/corei0/simd_execi0/en_i
add wave -noupdate -group simd_exec /microsimd_core_tb/corei0/simd_execi0/stall_i
add wave -noupdate -group simd_exec -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_o.alu_result -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_o.alu_result(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/exec_o.alu_result(0) -radix hexadecimal}}}} -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/exec_o.alu_result {-height 16 -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_o.alu_result(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/exec_o.alu_result(0) -radix hexadecimal}}} /microsimd_core_tb/corei0/simd_execi0/exec_o.alu_result(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_o.alu_result(0) {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/exec_o
add wave -noupdate -group simd_exec -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_d -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_d(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_d(0) -radix hexadecimal}}}} -expand -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_a {-height 16 -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_a(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_a(0) -radix hexadecimal}}} /microsimd_core_tb/corei0/simd_execi0/exec_i.dat_a(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.dat_a(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.dat_b {-height 16 -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_b(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_b(0) -radix hexadecimal}}} /microsimd_core_tb/corei0/simd_execi0/exec_i.dat_b(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.dat_b(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.dat_d {-height 16 -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_d(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/exec_i.dat_d(0) -radix hexadecimal}}} /microsimd_core_tb/corei0/simd_execi0/exec_i.dat_d(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.dat_d(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.fwd_dec_result {-height 16 -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_i.fwd_dec_result(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/exec_i.fwd_dec_result(0) -radix hexadecimal}}} /microsimd_core_tb/corei0/simd_execi0/exec_i.fwd_dec_result(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.fwd_dec_result(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.ctrl_ex -expand /microsimd_core_tb/corei0/simd_execi0/exec_i.mem_result {-height 16 -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_i.mem_result(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/exec_i.mem_result(0) -radix hexadecimal}}} /microsimd_core_tb/corei0/simd_execi0/exec_i.mem_result(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.mem_result(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.alu_result {-height 16 -childformat {{/microsimd_core_tb/corei0/simd_execi0/exec_i.alu_result(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/exec_i.alu_result(0) -radix hexadecimal}}} /microsimd_core_tb/corei0/simd_execi0/exec_i.alu_result(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/exec_i.alu_result(0) {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/exec_i
add wave -noupdate -group simd_exec /microsimd_core_tb/corei0/simd_execi0/scalar_i
add wave -noupdate -group simd_exec /microsimd_core_tb/corei0/simd_execi0/vec_data_o
add wave -noupdate -group simd_exec /microsimd_core_tb/corei0/simd_execi0/ready_o
add wave -noupdate -group simd_exec /microsimd_core_tb/corei0/simd_execi0/r
add wave -noupdate -group simd_exec /microsimd_core_tb/corei0/simd_execi0/rin
add wave -noupdate -group mem /microsimd_core_tb/corei0/memi0/clk_i
add wave -noupdate -group mem /microsimd_core_tb/corei0/memi0/init_i
add wave -noupdate -group mem /microsimd_core_tb/corei0/memi0/en_i
add wave -noupdate -group mem /microsimd_core_tb/corei0/memi0/mem_o
add wave -noupdate -group mem -expand -subitemconfig {/microsimd_core_tb/corei0/memi0/mem_i.simd -expand /microsimd_core_tb/corei0/memi0/mem_i.simd.alu_result {-height 13 -childformat {{/microsimd_core_tb/corei0/memi0/mem_i.simd.alu_result(1) -radix hexadecimal} {/microsimd_core_tb/corei0/memi0/mem_i.simd.alu_result(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/memi0/mem_i.simd.alu_result(1) {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/memi0/mem_i.simd.alu_result(0) {-height 13 -radix hexadecimal}} /microsimd_core_tb/corei0/memi0/mem_i
add wave -noupdate -group mem /microsimd_core_tb/corei0/memi0/dmem_o
add wave -noupdate -group mem /microsimd_core_tb/corei0/memi0/r
add wave -noupdate -group mem /microsimd_core_tb/corei0/memi0/rin
add wave -noupdate -group wb /microsimd_core_tb/corei0/memi0/clk_i
add wave -noupdate -group wb /microsimd_core_tb/corei0/memi0/init_i
add wave -noupdate -group wb /microsimd_core_tb/corei0/memi0/en_i
add wave -noupdate -group wb /microsimd_core_tb/corei0/memi0/mem_o
add wave -noupdate -group wb /microsimd_core_tb/corei0/memi0/mem_i
add wave -noupdate -group wb /microsimd_core_tb/corei0/memi0/dmem_o
add wave -noupdate -group wb /microsimd_core_tb/corei0/memi0/r
add wave -noupdate -group wb /microsimd_core_tb/corei0/memi0/rin
add wave -noupdate -group gprf /microsimd_core_tb/corei0/decodei0/gprf0/clk_i
add wave -noupdate -group gprf -childformat {{/microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.adr_a -radix unsigned} {/microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.adr_b -radix unsigned} {/microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.adr_d -radix unsigned} {/microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.dat_w -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.adr_w -radix unsigned}} -expand -subitemconfig {/microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.adr_a {-height 16 -radix unsigned} /microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.adr_b {-height 16 -radix unsigned} /microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.adr_d {-height 16 -radix unsigned} /microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.dat_w {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/gprf0/gprf_i.adr_w {-height 16 -radix unsigned}} /microsimd_core_tb/corei0/decodei0/gprf0/gprf_i
add wave -noupdate -group gprf -expand /microsimd_core_tb/corei0/decodei0/gprf0/gprf_o
add wave -noupdate -group vecrf /microsimd_core_tb/corei0/decodei0/vecrf0/clk_i
add wave -noupdate -group vecrf -childformat {{/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.adr_a -radix unsigned} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.adr_b -radix unsigned} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.adr_d -radix unsigned} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.adr_w -radix unsigned}} -expand -subitemconfig {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.adr_a {-height 16 -radix unsigned} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.adr_b {-height 16 -radix unsigned} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.adr_d {-height 16 -radix unsigned} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.dat_w {-height 16 -childformat {{/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.dat_w(1) -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.dat_w(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.dat_w(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.dat_w(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i.adr_w {-height 16 -radix unsigned}} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_i
add wave -noupdate -group vecrf -childformat {{/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_a -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_a(1) -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_a(0) -radix hexadecimal}}} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_b -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_b(1) -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_b(0) -radix hexadecimal}}} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_d -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_d(1) -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_d(0) -radix hexadecimal}}}} -subitemconfig {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_a {-height 13 -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_a(1) -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_a(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_a(1) {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_a(0) {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_b {-height 13 -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_b(1) -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_b(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_b(1) {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_b(0) {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_d {-height 13 -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_d(1) -radix hexadecimal} {/microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_d(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_d(1) {-height 13 -radix hexadecimal} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o.dat_d(0) {-height 13 -radix hexadecimal}} /microsimd_core_tb/corei0/decodei0/vecrf0/vecrf_o
add wave -noupdate -group mac /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/clk_i
add wave -noupdate -group mac /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/en_i
add wave -noupdate -group mac /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/init_i
add wave -noupdate -group mac -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_a -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_a(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_a(0) -radix hexadecimal}}} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_b -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_b(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_b(0) -radix hexadecimal}}} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_c -radix hexadecimal}} -expand -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_a {-height 16 -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_a(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_a(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_a(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_a(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_b {-height 16 -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_b(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_b(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_b(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_b(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i.op_c {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_i
add wave -noupdate -group mac -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_o.result -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_o.result(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_o.result(0) -radix hexadecimal}}}} -expand -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_o.result {-height 16 -radix hexadecimal -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_o.result(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_o.result(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_o.result(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_o.result(0) {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mul_o
add wave -noupdate -group mac /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/ready_o
add wave -noupdate -group mac /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/mult
add wave -noupdate -group mac /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0_mul
add wave -noupdate -group mac -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.mul_a -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.mul_b -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.mul_c -radix hexadecimal}} -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.count {-height 16 -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.count.load -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.count.load {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.data {-height 16 -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.data(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.data(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.data(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.data(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.mul_a {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.mul_b {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r.mul_c {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/r
add wave -noupdate -group mac -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.data -radix unsigned -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.data(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.data(0) -radix hexadecimal}}} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.mul_a -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.mul_b -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.mul_c -radix hexadecimal}} -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count {-height 16 -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load -radix unsigned -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load(2) -radix unsigned} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load(1) -radix unsigned} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load(0) -radix unsigned}}} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.unload -radix unsigned}} -expand} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load {-height 16 -radix unsigned -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load(2) -radix unsigned} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load(1) -radix unsigned} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load(0) -radix unsigned}}} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load(2) {-height 16 -radix unsigned} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load(1) {-height 16 -radix unsigned} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.load(0) {-height 16 -radix unsigned} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.count.unload {-height 16 -radix unsigned} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.data {-height 16 -radix unsigned -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.data(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.data(0) -radix hexadecimal}} -expand} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.data(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.data(0) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.mul_a {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.mul_b {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin.mul_c {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/rin
add wave -noupdate -group mac_core /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/clk_i
add wave -noupdate -group mac_core /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/en_i
add wave -noupdate -group mac_core /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/init_i
add wave -noupdate -group mac_core -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mul_i.op_a -radix unsigned} {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mul_i.op_b -radix unsigned}} -expand -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mul_i.op_a {-height 16 -radix unsigned} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mul_i.op_b {-height 16 -radix unsigned}} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mul_i
add wave -noupdate -group mac_core -childformat {{/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mul_o.result -radix hexadecimal}} -expand -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mul_o.result {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mul_o
add wave -noupdate -group mac_core -radix unsigned /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mult_a
add wave -noupdate -group mac_core -radix unsigned /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/mult_b
add wave -noupdate -group mac_core -radix hexadecimal /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/muli0_product
add wave -noupdate -group mac_core /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/r
add wave -noupdate -group mac_core /microsimd_core_tb/corei0/simd_execi0/mac_block/mac_unit/muli0/muli0/rin
add wave -noupdate -group shuffle /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/clk_i
add wave -noupdate -group shuffle /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/init_i
add wave -noupdate -group shuffle /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/en_i
add wave -noupdate -group shuffle /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/start_i
add wave -noupdate -group shuffle -childformat {{/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/veca_i(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/veca_i(0) -radix hexadecimal}} -expand -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/veca_i(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/veca_i(0) {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/veca_i
add wave -noupdate -group shuffle -childformat {{/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/vecb_i(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/vecb_i(0) -radix hexadecimal}} -expand -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/vecb_i(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/vecb_i(0) {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/vecb_i
add wave -noupdate -group shuffle /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/vn_i
add wave -noupdate -group shuffle /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/ssss_i
add wave -noupdate -group shuffle /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/vwidth_i
add wave -noupdate -group shuffle /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/ready_o
add wave -noupdate -group shuffle -childformat {{/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/data_o(1) -radix hexadecimal} {/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/data_o(0) -radix hexadecimal}} -expand -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/data_o(1) {-height 16 -radix hexadecimal} /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/data_o(0) {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/data_o
add wave -noupdate -group shuffle /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/r
add wave -noupdate -group shuffle -childformat {{/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/rin.shift_reg -radix hexadecimal}} -expand -subitemconfig {/microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/rin.shift_reg {-height 16 -radix hexadecimal}} /microsimd_core_tb/corei0/simd_execi0/shuffle_block/shuffle_unit/shufflei0/rin
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/clk_i
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/reset_n_i
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/en_i
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/init_i
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/sel_i
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/fsl_req_i
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/fsl_rsp_o
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/gpi_i
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/gpo_o
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/fsli0_gif_req
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/regifi0_gif_rsp
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/logic2reg
add wave -noupdate -expand -group fsl_per /microsimd_core_tb/fsli0/regifi0_reg2logic
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 2} {604912 ps} 1} {{Cursor 3} {10485028 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 244
configure wave -valuecolwidth 129
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {378330 ps} {1543923 ps}
