Folder intel_custom_ip exists. Compilation will proceed with local directory
qsys-generate --clear-output-directory --quartus-project=ghrd_10as066n2 --rev=ghrd_10as066n2 qsys_top.qsys --upgrade-ip-cores
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2025.10.29.22:51:40 Info: Starting to upgrade the IP cores in the Platform Designer system 
2025.10.29.22:51:40 Info: Finished upgrading the ip cores
qsys-script --qpf=none --script=update_sysid.tcl --system-file=qsys_top.qsys
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2025.10.29.22:51:41 Info: Doing: qsys-script --quartus-project=none --script=update_sysid.tcl --system-file=qsys_top.qsys
2025.10.29.22:51:54 Info: get_module_property FILE
2025.10.29.22:51:54 Info: get_instances 
2025.10.29.22:51:54 Info: get_instance_property ILC CLASS_NAME
2025.10.29.22:51:54 Info: load_component ILC
2025.10.29.22:51:54 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:54 Info: get_component_property CLASS_NAME
2025.10.29.22:51:54 Info: get_instance_property a10_hps CLASS_NAME
2025.10.29.22:51:54 Info: get_instance_property button_pio CLASS_NAME
2025.10.29.22:51:54 Info: load_component button_pio
2025.10.29.22:51:55 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:55 Info: get_component_property CLASS_NAME
2025.10.29.22:51:55 Info: get_instance_property clk_100 CLASS_NAME
2025.10.29.22:51:55 Info: load_component clk_100
2025.10.29.22:51:55 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:55 Info: get_component_property CLASS_NAME
2025.10.29.22:51:55 Info: get_instance_property dipsw_pio CLASS_NAME
2025.10.29.22:51:55 Info: load_component dipsw_pio
2025.10.29.22:51:55 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:55 Info: get_component_property CLASS_NAME
2025.10.29.22:51:55 Info: get_instance_property emif_hps CLASS_NAME
2025.10.29.22:51:55 Info: load_component emif_hps
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property f2sdram0_m CLASS_NAME
2025.10.29.22:51:59 Info: load_component f2sdram0_m
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property f2sdram2_m CLASS_NAME
2025.10.29.22:51:59 Info: load_component f2sdram2_m
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property fpga_m CLASS_NAME
2025.10.29.22:51:59 Info: load_component fpga_m
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property hps_m CLASS_NAME
2025.10.29.22:51:59 Info: load_component hps_m
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property issp_0 CLASS_NAME
2025.10.29.22:51:59 Info: load_component issp_0
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property led_pio CLASS_NAME
2025.10.29.22:51:59 Info: load_component led_pio
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property ocm_0 CLASS_NAME
2025.10.29.22:51:59 Info: load_component ocm_0
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property pb_lwh2f CLASS_NAME
2025.10.29.22:51:59 Info: load_component pb_lwh2f
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property rst_bdg CLASS_NAME
2025.10.29.22:51:59 Info: load_component rst_bdg
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property rst_in CLASS_NAME
2025.10.29.22:51:59 Info: load_component rst_in
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: get_instance_property sys_id CLASS_NAME
2025.10.29.22:51:59 Info: load_component sys_id
2025.10.29.22:51:59 Info: get_instantiation_property IP_FILE
2025.10.29.22:51:59 Info: get_component_property CLASS_NAME
2025.10.29.22:51:59 Info: load_system /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/sys_id.ip
2025.10.29.22:51:59 Info: set_module_property GENERATION_ID 1761767514
2025.10.29.22:51:59 Info: validate_system 
2025.10.29.22:51:59 Info: save_system /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/sys_id.ip
qsys-generate --clear-output-directory --quartus-project=ghrd_10as066n2 --rev=ghrd_10as066n2 qsys_top.qsys --synthesis=VERILOG
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2025.10.29.22:52:05 Warning: File path could not be determined for component altera_arria10_hps in /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top.qsys. The component is ignored for generation.
2025.10.29.22:52:05 Info: Parallel IP Generation is enabled. 
2025.10.29.22:52:05 Info: Platform Designer will attempt to use 6 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2025.10.29.22:52:05 Info: 
2025.10.29.22:52:05 Info: Starting: Platform Designer system generation
2025.10.29.22:52:19 Info: 
2025.10.29.22:52:19 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_bdg/rst_bdg_generation.rpt
2025.10.29.22:52:19 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:19 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:19 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_bdg.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_bdg --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:19 Info: rst_bdg: "Transforming system: rst_bdg"
2025.10.29.22:52:19 Info: rst_bdg: "Naming system components in system: rst_bdg"
2025.10.29.22:52:19 Info: rst_bdg: "Processing generation queue"
2025.10.29.22:52:19 Info: rst_bdg: "Generating: rst_bdg"
2025.10.29.22:52:19 Info: rst_bdg: Done "rst_bdg" with 1 modules, 1 files
2025.10.29.22:52:19 Info: qsys-generate succeeded.
2025.10.29.22:52:19 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:19 Info: 
2025.10.29.22:52:19 Info: 
2025.10.29.22:52:19 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/clk_100/clk_100_generation.rpt
2025.10.29.22:52:19 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:19 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:19 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/clk_100.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/clk_100 --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:19 Info: clk_100: "Transforming system: clk_100"
2025.10.29.22:52:19 Info: clk_100: "Naming system components in system: clk_100"
2025.10.29.22:52:19 Info: clk_100: "Processing generation queue"
2025.10.29.22:52:19 Info: clk_100: "Generating: clk_100"
2025.10.29.22:52:19 Info: clk_100: Done "clk_100" with 1 modules, 1 files
2025.10.29.22:52:19 Info: qsys-generate succeeded.
2025.10.29.22:52:19 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:20 Info: 
2025.10.29.22:52:20 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ILC/ILC_generation.rpt
2025.10.29.22:52:20 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:20 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:20 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ILC.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ILC --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:20 Info: ILC: "Transforming system: ILC"
2025.10.29.22:52:20 Info: ILC: "Naming system components in system: ILC"
2025.10.29.22:52:20 Info: ILC: "Processing generation queue"
2025.10.29.22:52:20 Info: ILC: "Generating: ILC"
2025.10.29.22:52:20 Info: ILC: "Generating: interrupt_latency_counter"
2025.10.29.22:52:20 Info: ILC: Done "ILC" with 2 modules, 4 files
2025.10.29.22:52:20 Info: qsys-generate succeeded.
2025.10.29.22:52:20 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:20 Info: 
2025.10.29.22:52:20 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/sys_id/sys_id_generation.rpt
2025.10.29.22:52:20 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:20 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:20 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/sys_id.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/sys_id --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:20 Info: sys_id.altera_avalon_sysid_qsys_inst: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2025.10.29.22:52:20 Info: sys_id.altera_avalon_sysid_qsys_inst: Time stamp will be automatically updated when this component is generated.
2025.10.29.22:52:20 Info: sys_id: "Transforming system: sys_id"
2025.10.29.22:52:20 Info: sys_id: "Naming system components in system: sys_id"
2025.10.29.22:52:20 Info: sys_id: "Processing generation queue"
2025.10.29.22:52:20 Info: sys_id: "Generating: sys_id"
2025.10.29.22:52:20 Info: sys_id: "Generating: altera_avalon_sysid_qsys"
2025.10.29.22:52:20 Info: sys_id: Done "sys_id" with 2 modules, 2 files
2025.10.29.22:52:20 Info: qsys-generate succeeded.
2025.10.29.22:52:20 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:20 Info: 
2025.10.29.22:52:20 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/button_pio/button_pio_generation.rpt
2025.10.29.22:52:20 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:20 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:20 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/button_pio.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/button_pio --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:20 Info: button_pio.altera_avalon_pio_inst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2025.10.29.22:52:20 Info: button_pio: "Transforming system: button_pio"
2025.10.29.22:52:20 Info: button_pio: "Naming system components in system: button_pio"
2025.10.29.22:52:20 Info: button_pio: "Processing generation queue"
2025.10.29.22:52:20 Info: button_pio: "Generating: button_pio"
2025.10.29.22:52:20 Info: button_pio: "Generating: button_pio_altera_avalon_pio_1913_a6vekmq"
2025.10.29.22:52:20 Info: altera_avalon_pio_inst: Starting RTL generation for module 'button_pio_altera_avalon_pio_1913_a6vekmq'
2025.10.29.22:52:20 Info: altera_avalon_pio_inst:   Generation command is [exec /media/ignat/Quartus/Quartus_pro_21_4/quartus/linux64/perl/bin/perl -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/linux64/perl/lib -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin/europa -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin/perl_lib -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/common -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=button_pio_altera_avalon_pio_1913_a6vekmq --dir=/tmp/alt0390_9090528373276090115.dir/0001_altera_avalon_pio_inst_gen/ --quartus_dir=/media/ignat/Quartus/Quartus_pro_21_4/quartus --verilog --config=/tmp/alt0390_9090528373276090115.dir/0001_altera_avalon_pio_inst_gen//button_pio_altera_avalon_pio_1913_a6vekmq_component_configuration.pl  --do_build_sim=0  ]
2025.10.29.22:52:20 Info: altera_avalon_pio_inst: Done RTL generation for module 'button_pio_altera_avalon_pio_1913_a6vekmq'
2025.10.29.22:52:20 Info: button_pio: Done "button_pio" with 2 modules, 2 files
2025.10.29.22:52:20 Info: qsys-generate succeeded.
2025.10.29.22:52:20 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:21 Info: 
2025.10.29.22:52:21 Info: 
2025.10.29.22:52:21 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/issp_0/issp_0_generation.rpt
2025.10.29.22:52:21 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:21 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:21 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/issp_0.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/issp_0 --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:21 Info: issp_0: "Transforming system: issp_0"
2025.10.29.22:52:21 Info: issp_0: "Naming system components in system: issp_0"
2025.10.29.22:52:21 Info: issp_0: "Processing generation queue"
2025.10.29.22:52:21 Info: issp_0: "Generating: issp_0"
2025.10.29.22:52:21 Info: issp_0: "Generating: altsource_probe_top"
2025.10.29.22:52:21 Info: issp_0: Done "issp_0" with 2 modules, 3 files
2025.10.29.22:52:21 Info: qsys-generate succeeded.
2025.10.29.22:52:21 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:22 Info: 
2025.10.29.22:52:22 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/dipsw_pio/dipsw_pio_generation.rpt
2025.10.29.22:52:22 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:22 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:22 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/dipsw_pio.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/dipsw_pio --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:22 Info: dipsw_pio.altera_avalon_pio_inst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2025.10.29.22:52:22 Info: dipsw_pio: "Transforming system: dipsw_pio"
2025.10.29.22:52:22 Info: dipsw_pio: "Naming system components in system: dipsw_pio"
2025.10.29.22:52:22 Info: dipsw_pio: "Processing generation queue"
2025.10.29.22:52:22 Info: dipsw_pio: "Generating: dipsw_pio"
2025.10.29.22:52:22 Info: dipsw_pio: "Generating: dipsw_pio_altera_avalon_pio_1913_gi2zg4y"
2025.10.29.22:52:22 Info: altera_avalon_pio_inst: Starting RTL generation for module 'dipsw_pio_altera_avalon_pio_1913_gi2zg4y'
2025.10.29.22:52:22 Info: altera_avalon_pio_inst:   Generation command is [exec /media/ignat/Quartus/Quartus_pro_21_4/quartus/linux64/perl/bin/perl -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/linux64/perl/lib -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin/europa -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin/perl_lib -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/common -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dipsw_pio_altera_avalon_pio_1913_gi2zg4y --dir=/tmp/alt0390_8255587886808416700.dir/0001_altera_avalon_pio_inst_gen/ --quartus_dir=/media/ignat/Quartus/Quartus_pro_21_4/quartus --verilog --config=/tmp/alt0390_8255587886808416700.dir/0001_altera_avalon_pio_inst_gen//dipsw_pio_altera_avalon_pio_1913_gi2zg4y_component_configuration.pl  --do_build_sim=0  ]
2025.10.29.22:52:22 Info: altera_avalon_pio_inst: Done RTL generation for module 'dipsw_pio_altera_avalon_pio_1913_gi2zg4y'
2025.10.29.22:52:22 Info: dipsw_pio: Done "dipsw_pio" with 2 modules, 2 files
2025.10.29.22:52:22 Info: qsys-generate succeeded.
2025.10.29.22:52:22 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:22 Info: 
2025.10.29.22:52:22 Info: 
2025.10.29.22:52:22 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/pb_lwh2f/pb_lwh2f_generation.rpt
2025.10.29.22:52:22 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:22 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:22 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/pb_lwh2f.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/pb_lwh2f --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:22 Info: pb_lwh2f: "Transforming system: pb_lwh2f"
2025.10.29.22:52:22 Info: pb_lwh2f: "Naming system components in system: pb_lwh2f"
2025.10.29.22:52:22 Info: pb_lwh2f: "Processing generation queue"
2025.10.29.22:52:22 Info: pb_lwh2f: "Generating: pb_lwh2f"
2025.10.29.22:52:22 Info: pb_lwh2f: "Generating: pb_lwh2f_altera_avalon_mm_bridge_2001_k2bg7dq"
2025.10.29.22:52:22 Info: pb_lwh2f: Done "pb_lwh2f" with 2 modules, 2 files
2025.10.29.22:52:22 Info: qsys-generate succeeded.
2025.10.29.22:52:22 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:22 Info: 
2025.10.29.22:52:22 Info: 
2025.10.29.22:52:22 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_in/rst_in_generation.rpt
2025.10.29.22:52:22 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:22 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:22 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_in.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_in --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:22 Info: rst_in: "Transforming system: rst_in"
2025.10.29.22:52:22 Info: rst_in: "Naming system components in system: rst_in"
2025.10.29.22:52:22 Info: rst_in: "Processing generation queue"
2025.10.29.22:52:22 Info: rst_in: "Generating: rst_in"
2025.10.29.22:52:22 Info: rst_in: Done "rst_in" with 1 modules, 1 files
2025.10.29.22:52:22 Info: qsys-generate succeeded.
2025.10.29.22:52:22 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:23 Info: 
2025.10.29.22:52:23 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/f2sdram0_m_generation.rpt
2025.10.29.22:52:23 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:23 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:23 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:23 Info: f2sdram0_m: "Transforming system: f2sdram0_m"
2025.10.29.22:52:23 Info: f2sdram0_m: "Naming system components in system: f2sdram0_m"
2025.10.29.22:52:23 Info: f2sdram0_m: "Processing generation queue"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: f2sdram0_m"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: f2sdram0_m_altera_jtag_avalon_master_191_3zppvky"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: altera_avalon_st_jtag_interface"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: f2sdram0_m_timing_adapter_1930_zznpvoa"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: f2sdram0_m_altera_avalon_sc_fifo_1930_pqv24kq"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: altera_avalon_st_bytes_to_packets"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: altera_avalon_st_packets_to_bytes"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: altera_avalon_packets_to_master"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: f2sdram0_m_channel_adapter_1921_5wnzrci"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: f2sdram0_m_channel_adapter_1921_fkajlia"
2025.10.29.22:52:23 Info: f2sdram0_m: "Generating: altera_reset_controller"
2025.10.29.22:52:23 Info: f2sdram0_m: Done "f2sdram0_m" with 11 modules, 23 files
2025.10.29.22:52:23 Info: qsys-generate succeeded.
2025.10.29.22:52:23 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:23 Info: 
2025.10.29.22:52:23 Info: 
2025.10.29.22:52:23 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/f2sdram2_m_generation.rpt
2025.10.29.22:52:23 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:23 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:23 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:23 Info: f2sdram2_m: "Transforming system: f2sdram2_m"
2025.10.29.22:52:23 Info: f2sdram2_m: "Naming system components in system: f2sdram2_m"
2025.10.29.22:52:23 Info: f2sdram2_m: "Processing generation queue"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: f2sdram2_m"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: f2sdram2_m_altera_jtag_avalon_master_191_3zppvky"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: altera_avalon_st_jtag_interface"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: f2sdram2_m_timing_adapter_1930_zznpvoa"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: f2sdram2_m_altera_avalon_sc_fifo_1930_pqv24kq"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: altera_avalon_st_bytes_to_packets"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: altera_avalon_st_packets_to_bytes"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: altera_avalon_packets_to_master"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: f2sdram2_m_channel_adapter_1921_5wnzrci"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: f2sdram2_m_channel_adapter_1921_fkajlia"
2025.10.29.22:52:23 Info: f2sdram2_m: "Generating: altera_reset_controller"
2025.10.29.22:52:23 Info: f2sdram2_m: Done "f2sdram2_m" with 11 modules, 23 files
2025.10.29.22:52:23 Info: qsys-generate succeeded.
2025.10.29.22:52:23 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:24 Info: 
2025.10.29.22:52:24 Info: 
2025.10.29.22:52:24 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/led_pio/led_pio_generation.rpt
2025.10.29.22:52:24 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:24 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:24 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/led_pio.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/led_pio --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:24 Info: led_pio.altera_avalon_pio_inst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2025.10.29.22:52:24 Info: led_pio: "Transforming system: led_pio"
2025.10.29.22:52:24 Info: led_pio: "Naming system components in system: led_pio"
2025.10.29.22:52:24 Info: led_pio: "Processing generation queue"
2025.10.29.22:52:24 Info: led_pio: "Generating: led_pio"
2025.10.29.22:52:24 Info: led_pio: "Generating: led_pio_altera_avalon_pio_1913_ocwypny"
2025.10.29.22:52:24 Info: altera_avalon_pio_inst: Starting RTL generation for module 'led_pio_altera_avalon_pio_1913_ocwypny'
2025.10.29.22:52:24 Info: altera_avalon_pio_inst:   Generation command is [exec /media/ignat/Quartus/Quartus_pro_21_4/quartus/linux64/perl/bin/perl -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/linux64/perl/lib -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin/europa -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin/perl_lib -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/common -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=led_pio_altera_avalon_pio_1913_ocwypny --dir=/tmp/alt0390_3576367125047203628.dir/0010_altera_avalon_pio_inst_gen/ --quartus_dir=/media/ignat/Quartus/Quartus_pro_21_4/quartus --verilog --config=/tmp/alt0390_3576367125047203628.dir/0010_altera_avalon_pio_inst_gen//led_pio_altera_avalon_pio_1913_ocwypny_component_configuration.pl  --do_build_sim=0  ]
2025.10.29.22:52:24 Info: altera_avalon_pio_inst: Done RTL generation for module 'led_pio_altera_avalon_pio_1913_ocwypny'
2025.10.29.22:52:24 Info: led_pio: Done "led_pio" with 2 modules, 2 files
2025.10.29.22:52:24 Info: qsys-generate succeeded.
2025.10.29.22:52:24 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:24 Info: 
2025.10.29.22:52:24 Info: 
2025.10.29.22:52:24 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/fpga_m_generation.rpt
2025.10.29.22:52:24 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:24 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:24 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:24 Info: fpga_m: "Transforming system: fpga_m"
2025.10.29.22:52:24 Info: fpga_m: "Naming system components in system: fpga_m"
2025.10.29.22:52:24 Info: fpga_m: "Processing generation queue"
2025.10.29.22:52:24 Info: fpga_m: "Generating: fpga_m"
2025.10.29.22:52:24 Info: fpga_m: "Generating: fpga_m_altera_jtag_avalon_master_191_3zppvky"
2025.10.29.22:52:24 Info: fpga_m: "Generating: altera_avalon_st_jtag_interface"
2025.10.29.22:52:24 Info: fpga_m: "Generating: fpga_m_timing_adapter_1930_zznpvoa"
2025.10.29.22:52:24 Info: fpga_m: "Generating: fpga_m_altera_avalon_sc_fifo_1930_pqv24kq"
2025.10.29.22:52:24 Info: fpga_m: "Generating: altera_avalon_st_bytes_to_packets"
2025.10.29.22:52:24 Info: fpga_m: "Generating: altera_avalon_st_packets_to_bytes"
2025.10.29.22:52:24 Info: fpga_m: "Generating: altera_avalon_packets_to_master"
2025.10.29.22:52:24 Info: fpga_m: "Generating: fpga_m_channel_adapter_1921_5wnzrci"
2025.10.29.22:52:24 Info: fpga_m: "Generating: fpga_m_channel_adapter_1921_fkajlia"
2025.10.29.22:52:24 Info: fpga_m: "Generating: altera_reset_controller"
2025.10.29.22:52:24 Info: fpga_m: Done "fpga_m" with 11 modules, 23 files
2025.10.29.22:52:24 Info: qsys-generate succeeded.
2025.10.29.22:52:24 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:24 Info: 
2025.10.29.22:52:24 Info: 
2025.10.29.22:52:24 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/hps_m_generation.rpt
2025.10.29.22:52:24 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:24 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:24 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:24 Info: hps_m: "Transforming system: hps_m"
2025.10.29.22:52:24 Info: hps_m: "Naming system components in system: hps_m"
2025.10.29.22:52:24 Info: hps_m: "Processing generation queue"
2025.10.29.22:52:24 Info: hps_m: "Generating: hps_m"
2025.10.29.22:52:24 Info: hps_m: "Generating: hps_m_altera_jtag_avalon_master_191_3zppvky"
2025.10.29.22:52:24 Info: hps_m: "Generating: altera_avalon_st_jtag_interface"
2025.10.29.22:52:24 Info: hps_m: "Generating: hps_m_timing_adapter_1930_zznpvoa"
2025.10.29.22:52:24 Info: hps_m: "Generating: hps_m_altera_avalon_sc_fifo_1930_pqv24kq"
2025.10.29.22:52:24 Info: hps_m: "Generating: altera_avalon_st_bytes_to_packets"
2025.10.29.22:52:24 Info: hps_m: "Generating: altera_avalon_st_packets_to_bytes"
2025.10.29.22:52:24 Info: hps_m: "Generating: altera_avalon_packets_to_master"
2025.10.29.22:52:24 Info: hps_m: "Generating: hps_m_channel_adapter_1921_5wnzrci"
2025.10.29.22:52:24 Info: hps_m: "Generating: hps_m_channel_adapter_1921_fkajlia"
2025.10.29.22:52:24 Info: hps_m: "Generating: altera_reset_controller"
2025.10.29.22:52:24 Info: hps_m: Done "hps_m" with 11 modules, 23 files
2025.10.29.22:52:24 Info: qsys-generate succeeded.
2025.10.29.22:52:24 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:52:35 Info: 
2025.10.29.22:52:35 Info: 
2025.10.29.22:52:35 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/emif_hps/emif_hps_generation.rpt
2025.10.29.22:52:35 Info: Generated by version: 21.4 build 67
2025.10.29.22:52:35 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:52:35 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/emif_hps.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/emif_hps --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:52:35 Info: emif_hps.altera_emif_a10_hps_inst: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
2025.10.29.22:52:35 Warning: emif_hps.altera_emif_a10_hps_inst: Enabling "Skip address/command leveling calibration" is only recommended for diagnostic purposes. Timing analysis does not capture the effect of non-default calibration flow.
2025.10.29.22:52:35 Info: emif_hps.altera_emif_a10_hps_inst: Debug features for HPS are currently not supported.
2025.10.29.22:52:35 Info: emif_hps.altera_emif_a10_hps_inst.arch: Placement of address/command pins must follow "DDR4 Scheme 4: Component/UDIMM/RDIMM".
2025.10.29.22:52:35 Info: emif_hps.altera_emif_a10_hps_inst.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2025.10.29.22:52:35 Info: emif_hps.altera_emif_a10_hps_inst.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1333.33, 1066.66, 800.0
2025.10.29.22:52:35 Info: emif_hps.altera_emif_a10_hps_inst.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2025.10.29.22:52:35 Info: emif_hps: "Transforming system: emif_hps"
2025.10.29.22:52:35 Info: emif_hps: "Naming system components in system: emif_hps"
2025.10.29.22:52:35 Info: emif_hps: "Processing generation queue"
2025.10.29.22:52:35 Info: emif_hps: "Generating: emif_hps"
2025.10.29.22:52:35 Info: emif_hps: "Generating: emif_hps_altera_emif_a10_hps_1920_yzyobri"
2025.10.29.22:52:35 Info: emif_hps: "Generating: emif_hps_altera_emif_arch_nf_191_nkljffq"
2025.10.29.22:52:35 Info: emif_hps: Done "emif_hps" with 3 modules, 54 files
2025.10.29.22:52:35 Info: qsys-generate succeeded.
2025.10.29.22:52:35 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:53:23 Info: 
2025.10.29.22:53:23 Info: 
2025.10.29.22:53:23 Warning: qsys_top: sys_id declares assignment embeddedsw.cmacro.timestamp set to 0 that does not match 1761767514 declared in file sys_id.ip
2025.10.29.22:53:23 Warning: qsys_top: sys_id declares assignment embeddedsw.dts.params.timestamp set to 0 that does not match 1761767514 declared in file sys_id.ip
2025.10.29.22:53:23 Info: qsys_top: Generic Component validation completed with warnings.
2025.10.29.22:53:23 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/qsys_top_generation.rpt
2025.10.29.22:53:23 Info: Generated by version: 21.4 build 67
2025.10.29.22:53:23 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:53:23 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top.qsys --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:53:23 Info: Loading a10_soc_devkit_ghrd_pro/qsys_top.qsys
2025.10.29.22:53:23 Info: Reading input file
2025.10.29.22:53:23 Info: Parameterizing module ILC
2025.10.29.22:53:23 Info: Parameterizing module a10_hps
2025.10.29.22:53:23 Info: Parameterizing module button_pio
2025.10.29.22:53:23 Info: Parameterizing module clk_100
2025.10.29.22:53:23 Info: Parameterizing module dipsw_pio
2025.10.29.22:53:23 Info: Parameterizing module emif_hps
2025.10.29.22:53:23 Info: Parameterizing module f2sdram0_m
2025.10.29.22:53:23 Info: Parameterizing module f2sdram2_m
2025.10.29.22:53:23 Info: Parameterizing module fpga_m
2025.10.29.22:53:23 Info: Parameterizing module hps_m
2025.10.29.22:53:23 Info: Parameterizing module issp_0
2025.10.29.22:53:23 Info: Parameterizing module led_pio
2025.10.29.22:53:23 Info: Parameterizing module ocm_0
2025.10.29.22:53:23 Info: Parameterizing module pb_lwh2f
2025.10.29.22:53:23 Info: Parameterizing module rst_bdg
2025.10.29.22:53:23 Info: Parameterizing module rst_in
2025.10.29.22:53:23 Info: Parameterizing module sys_id
2025.10.29.22:53:23 Info: Building connections
2025.10.29.22:53:23 Info: Parameterizing connections
2025.10.29.22:53:23 Info: Validating
2025.10.29.22:53:23 Info: Done reading input file
2025.10.29.22:53:23 Info: qsys_top.a10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
2025.10.29.22:53:23 Warning: qsys_top.emif_hps: Warnings found in IP parameterization.
2025.10.29.22:53:23 Info: qsys_top: "Transforming system: qsys_top"
2025.10.29.22:53:23 Info: a10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
2025.10.29.22:53:23 Info: Interconnect is inserted between master a10_hps.h2f_axi_master and slave ocm_0.s1 because the master is of type axi and the slave is of type avalon.
2025.10.29.22:53:23 Info: Interconnect is inserted between master hps_m.master and slave a10_hps.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
2025.10.29.22:53:23 Info: Interconnect is inserted between master f2sdram0_m.master and slave a10_hps.f2sdram0_data because the master is of type avalon and the slave is of type axi.
2025.10.29.22:53:23 Info: Interconnect is inserted between master f2sdram2_m.master and slave a10_hps.f2sdram2_data because the master is of type avalon and the slave is of type axi.
2025.10.29.22:53:23 Warning: a10_hps.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
2025.10.29.22:53:23 Warning: a10_hps.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
2025.10.29.22:53:23 Warning: a10_hps.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
2025.10.29.22:53:23 Warning: a10_hps.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
2025.10.29.22:53:23 Info: qsys_top: "Naming system components in system: qsys_top"
2025.10.29.22:53:23 Info: qsys_top: "Processing generation queue"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:h2f_axi_master:h2f_AWUSER (awuser)"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:h2f_axi_master:h2f_ARUSER (aruser)"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:h2f_lw_axi_master:h2f_lw_AWUSER (awuser)"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:h2f_lw_axi_master:h2f_lw_ARUSER (aruser)"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:f2h_axi_slave:f2h_AWUSER (awuser)"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:f2h_axi_slave:f2h_ARUSER (aruser)"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:f2sdram0_data:f2sdram0_AWUSER (awuser)"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:f2sdram0_data:f2sdram0_ARUSER (aruser)"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:f2sdram2_data:f2sdram2_AWUSER (awuser)"
2025.10.29.22:53:23 Warning: qsys_top: "No matching role found for a10_hps:f2sdram2_data:f2sdram2_ARUSER (aruser)"
2025.10.29.22:53:23 Info: qsys_top: "Generating: ILC"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_arria10_hps_191_6svmozi"
2025.10.29.22:53:23 Info: qsys_top: "Generating: button_pio"
2025.10.29.22:53:23 Info: qsys_top: "Generating: clk_100"
2025.10.29.22:53:23 Info: qsys_top: "Generating: dipsw_pio"
2025.10.29.22:53:23 Info: qsys_top: "Generating: emif_hps"
2025.10.29.22:53:23 Info: qsys_top: "Generating: f2sdram0_m"
2025.10.29.22:53:23 Info: qsys_top: "Generating: f2sdram2_m"
2025.10.29.22:53:23 Info: qsys_top: "Generating: fpga_m"
2025.10.29.22:53:23 Info: qsys_top: "Generating: hps_m"
2025.10.29.22:53:23 Info: qsys_top: "Generating: issp_0"
2025.10.29.22:53:23 Info: qsys_top: "Generating: led_pio"
2025.10.29.22:53:23 Info: qsys_top: "Generating: ocm_0"
2025.10.29.22:53:23 Info: qsys_top: "Generating: pb_lwh2f"
2025.10.29.22:53:23 Info: qsys_top: "Generating: rst_bdg"
2025.10.29.22:53:23 Info: qsys_top: "Generating: rst_in"
2025.10.29.22:53:23 Info: qsys_top: "Generating: sys_id"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_5wa4zla"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_5z2phsi"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_vbmuzja"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_yauqbvy"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_nuen3va"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_1920_sz2gfaa"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_1920_hwworya"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_1920_mwj2pta"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_irq_mapper_1920_4kyn6qq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: altera_reset_controller"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_arria10_interface_generator_140_hgum2rq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_arria10_hps_io_191_f5uqgpy"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_1931_fofi6ka"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_1930_pqv24kq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_vcy4fsq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_pdewaia"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1921_o446l3y"
2025.10.29.22:53:23 Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_fwtenna"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_c6nnani"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_3a5jtei"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_ofqdeoy"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_ktsloca"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_f6cmcla"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_2mbtanq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_r5rcqqq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_1921_kbnjhua"
2025.10.29.22:53:23 Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_xoz2pay"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_72ylouy"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_huekl7a"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_cb336da"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_5ashzsi"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_f2srily"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_191_kcba44q"
2025.10.29.22:53:23 Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_br5s3uy"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_ya2i2na"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_x26jryi"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_fsw3x5y"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_1931_w67hq7q"
2025.10.29.22:53:23 Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
2025.10.29.22:53:23 Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_o55rz2i"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_router_1920_4nj74kq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_pgn4vki"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_i54bwmq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_1921_x4swadi"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_1921_mhaouiy"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_xcjptbi"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_1920_yel3qsy"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_arria10_interface_generator_140_ips67iy"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_m22qisq"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_hcuatia"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_dvli2oa"
2025.10.29.22:53:23 Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_7oou47q"
2025.10.29.22:53:23 Info: qsys_top: Done "qsys_top" with 74 modules, 100 files
2025.10.29.22:53:23 Info: qsys-generate succeeded.
2025.10.29.22:53:23 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:53:24 Info: 
2025.10.29.22:53:24 Info: 
2025.10.29.22:53:24 Info: Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ocm_0/ocm_0_generation.rpt
2025.10.29.22:53:24 Info: Generated by version: 21.4 build 67
2025.10.29.22:53:24 Info: Starting: Create HDL design files for synthesis
2025.10.29.22:53:24 Info: qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ocm_0.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ocm_0 --family="Arria 10" --part=10AS066N3F40E2SG
2025.10.29.22:53:24 Info: ocm_0: "Transforming system: ocm_0"
2025.10.29.22:53:24 Info: ocm_0: "Naming system components in system: ocm_0"
2025.10.29.22:53:24 Info: ocm_0: "Processing generation queue"
2025.10.29.22:53:24 Info: ocm_0: "Generating: ocm_0"
2025.10.29.22:53:24 Info: ocm_0: "Generating: ocm_0_altera_avalon_onchip_memory2_1931_l4kssdq"
2025.10.29.22:53:24 Info: altera_avalon_onchip_memory2_inst: Starting RTL generation for module 'ocm_0_altera_avalon_onchip_memory2_1931_l4kssdq'
2025.10.29.22:53:24 Info: altera_avalon_onchip_memory2_inst:   Generation command is [exec /media/ignat/Quartus/Quartus_pro_21_4/quartus/linux64//perl/bin/perl -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/linux64//perl/lib -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin/europa -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin/perl_lib -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/sopc_builder/bin -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/common -I /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /media/ignat/Quartus/Quartus_pro_21_4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ocm_0_altera_avalon_onchip_memory2_1931_l4kssdq --dir=/tmp/alt0390_6489689544129520477.dir/0047_altera_avalon_onchip_memory2_inst_gen/ --quartus_dir=/media/ignat/Quartus/Quartus_pro_21_4/quartus --verilog --config=/tmp/alt0390_6489689544129520477.dir/0047_altera_avalon_onchip_memory2_inst_gen//ocm_0_altera_avalon_onchip_memory2_1931_l4kssdq_component_configuration.pl  --do_build_sim=0  ]
2025.10.29.22:53:24 Info: altera_avalon_onchip_memory2_inst: Done RTL generation for module 'ocm_0_altera_avalon_onchip_memory2_1931_l4kssdq'
2025.10.29.22:53:24 Info: ocm_0: Done "ocm_0" with 2 modules, 3 files
2025.10.29.22:53:24 Info: qsys-generate succeeded.
2025.10.29.22:53:24 Info: Finished: Create HDL design files for synthesis
2025.10.29.22:53:24 Info: Finished: Platform Designer system generation
quartus_stp ghrd_10as066n2 -c ghrd_10as066n2
Info: *******************************************************************
Info: Running Quartus Prime Signal Tap
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 29 22:53:25 2025
    Info: System process ID: 98152
Info: Command: quartus_stp ghrd_10as066n2 -c ghrd_10as066n2
Info: Quartus Prime Signal Tap was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 824 megabytes
    Info: Processing ended: Wed Oct 29 22:53:26 2025
    Info: Elapsed time: 00:00:01
    Info: System process ID: 98152
quartus_sh --flow compile ghrd_10as066n2.qpf -c ghrd_10as066n2
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 29 22:53:27 2025
    Info: System process ID: 98185
Info: Command: quartus_sh --flow compile ghrd_10as066n2.qpf -c ghrd_10as066n2
Info: Quartus(args): compile ghrd_10as066n2.qpf -c ghrd_10as066n2
Info: Project Name = /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ghrd_10as066n2
Info: Revision Name = ghrd_10as066n2
Info: Run task: IP Generation
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Oct 29 22:53:28 2025
    Info: System process ID: 98228
Info: Command: quartus_ipgenerate ghrd_10as066n2 -c ghrd_10as066n2 --run_default_mode_op
Info: Found 17 IP file(s) in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top.qsys was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/clk_100.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_in.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_bdg.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ocm_0.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/issp_0.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/emif_hps.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/pb_lwh2f.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/sys_id.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/led_pio.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/button_pio.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/dipsw_pio.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m.ip was found in the project.
    Info: IP file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ILC.ip was found in the project.
Info: Finished generating IP file(s) in the project.
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/./qsys_top).
    Info: Skipped generation of synthesis files for the Platform Designer IP file qsys_top.qsys based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/clk_100).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/clk_100.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_in).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/rst_in.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/rst_bdg).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/rst_bdg.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ocm_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/ocm_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/issp_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/issp_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/emif_hps).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/emif_hps.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/hps_m.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/fpga_m.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/pb_lwh2f).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/pb_lwh2f.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/sys_id).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/sys_id.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/led_pio).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/led_pio.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/button_pio).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/button_pio.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/dipsw_pio).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/dipsw_pio.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/f2sdram2_m.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/f2sdram0_m.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/ILC).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/qsys_top/ILC.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1040 megabytes
    Info: Processing ended: Wed Oct 29 22:53:30 2025
    Info: Elapsed time: 00:00:02
    Info: System process ID: 98228
Info: Run task: Analysis & Synthesis
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Oct 29 22:53:31 2025
    Info: System process ID: 98249
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off ghrd_10as066n2 -c ghrd_10as066n2
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "ghrd_10as066n2"
Info: Revision = "ghrd_10as066n2"
Info: Analyzing source files
Info (16303): Superior Performance with Maximum Placement Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_reset_controller_1921/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_avalon_st_bytes_to_packets_1911/synth/altera_avalon_st_bytes_to_packets.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_st_bytes_to_packets_1911/synth/altera_avalon_st_bytes_to_packets.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_avalon_st_packets_to_bytes_1911/synth/altera_avalon_st_packets_to_bytes.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_st_packets_to_bytes_1911/synth/altera_avalon_st_packets_to_bytes.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_avalon_packets_to_master_1912/synth/altera_avalon_packets_to_master.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_packets_to_master_1912/synth/altera_avalon_packets_to_master.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_reset_controller_1921/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_avalon_st_bytes_to_packets_1911/synth/altera_avalon_st_bytes_to_packets.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_st_bytes_to_packets_1911/synth/altera_avalon_st_bytes_to_packets.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_avalon_st_packets_to_bytes_1911/synth/altera_avalon_st_packets_to_bytes.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_st_packets_to_bytes_1911/synth/altera_avalon_st_packets_to_bytes.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_avalon_packets_to_master_1912/synth/altera_avalon_packets_to_master.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_packets_to_master_1912/synth/altera_avalon_packets_to_master.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_reset_controller_1921/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_avalon_st_bytes_to_packets_1911/synth/altera_avalon_st_bytes_to_packets.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_st_bytes_to_packets_1911/synth/altera_avalon_st_bytes_to_packets.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_avalon_st_packets_to_bytes_1911/synth/altera_avalon_st_packets_to_bytes.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_st_packets_to_bytes_1911/synth/altera_avalon_st_packets_to_bytes.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_avalon_packets_to_master_1912/synth/altera_avalon_packets_to_master.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_packets_to_master_1912/synth/altera_avalon_packets_to_master.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_reset_controller_1921/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Warning (17458): Verilog HDL warning at hps_a10_lib.v(1172): parameter declaration is not allowed here in this mode of verilog File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1172
Warning (17458): Verilog HDL warning at hps_a10_lib.v(1187): parameter declaration is not allowed here in this mode of verilog File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1187
Warning (17458): Verilog HDL warning at hps_a10_lib.v(1432): parameter declaration is not allowed here in this mode of verilog File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1432
Warning (17458): Verilog HDL warning at hps_a10_lib.v(1438): parameter declaration is not allowed here in this mode of verilog File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1438
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(73): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 73
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(74): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 74
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(75): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 75
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(76): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 76
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(77): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 77
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(78): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 78
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(79): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 79
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(80): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 80
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(81): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 81
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(82): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 82
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(83): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 83
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(84): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 84
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(85): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 85
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(86): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 86
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(87): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 87
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(88): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 88
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(89): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 89
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(90): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 90
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(91): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 91
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(92): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 92
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(93): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 93
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(94): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 94
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(95): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 95
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(96): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 96
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(97): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 97
Warning (16749): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_ips67iy.sv(98): identifier intermediate is used before its declaration File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_ips67iy.sv Line: 98
Info: Elaborating from top-level entity "ghrd_a10_top"
Info (18235): Library search order is as follows: "altera_arria10_interface_generator_140; altera_arria10_hps_io_191; altera_arria10_hps_191; altera_merlin_slave_translator_191; altera_merlin_axi_master_ni_1931; altera_merlin_slave_agent_191; altera_avalon_sc_fifo_1930; altera_merlin_router_1920; altera_avalon_st_pipeline_stage_1920; altera_merlin_burst_adapter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1921; altera_merlin_width_adapter_1920; altera_mm_interconnect_1920; altera_merlin_master_translator_191; altera_merlin_master_agent_191; altera_merlin_traffic_limiter_191; altera_merlin_axi_slave_ni_1931; altera_irq_mapper_1920; altera_reset_controller_1921; qsys_top; clk_100; rst_in; rst_bdg; altera_avalon_onchip_memory2_1931; ocm_0; altera_in_system_sources_probes_1920; issp_0; altera_emif_arch_nf_191; altera_emif_a10_hps_1920; emif_hps; altera_jtag_dc_streaming_191; timing_adapter_1930; altera_avalon_st_bytes_to_packets_1911; altera_avalon_st_packets_to_bytes_1911; altera_avalon_packets_to_master_1912; channel_adapter_1921; altera_jtag_avalon_master_191; hps_m; fpga_m; altera_avalon_mm_bridge_2001; pb_lwh2f; altera_avalon_sysid_qsys_1912; sys_id; altera_avalon_pio_1913; led_pio; button_pio; dipsw_pio; f2sdram2_m; f2sdram0_m; interrupt_latency_counter_1910; ILC". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(920): truncated value with size 3709 to match size of target (3651) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 920
Info (22567): Verilog HDL info at hps_a10_lib.v(5655): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5659): truncated value with size 3 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5659
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5668): truncated value with size 3 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5668
Info (22567): Verilog HDL info at hps_a10_lib.v(5655): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5659): truncated value with size 3 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5659
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5668): truncated value with size 3 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5668
Info (22567): Verilog HDL info at hps_a10_lib.v(5655): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5659): truncated value with size 4 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5659
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5668): truncated value with size 4 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5668
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5697): truncated value with size 32 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5697
Info (22567): Verilog HDL info at hps_a10_lib.v(5655): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5659): truncated value with size 4 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5659
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5668): truncated value with size 4 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5668
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5697): truncated value with size 32 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5697
Info (22567): Verilog HDL info at hps_a10_lib.v(5655): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5659): truncated value with size 4 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5659
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5668): truncated value with size 4 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5668
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5697): truncated value with size 32 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5697
Info (22567): Verilog HDL info at hps_a10_lib.v(5655): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5659): truncated value with size 4 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5659
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5668): truncated value with size 4 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5668
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5697): truncated value with size 32 to match size of target (3) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5697
Info (22567): Verilog HDL info at hps_a10_lib.v(5655): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5659): truncated value with size 3 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5659
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5668): truncated value with size 3 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5668
Info (22567): Verilog HDL info at hps_a10_lib.v(5655): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5659): truncated value with size 3 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5659
Warning (13469): Verilog HDL assignment warning at hps_a10_lib.v(5668): truncated value with size 3 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5668
Warning (16735): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_hgum2rq.sv(531): actual bit length 21 differs from formal bit length 32 for port "aw_addr" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_hgum2rq.sv Line: 531
Warning (16735): Verilog HDL warning at qsys_top_altera_arria10_interface_generator_140_hgum2rq.sv(567): actual bit length 21 differs from formal bit length 32 for port "ar_addr" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_hgum2rq.sv Line: 567
Warning (16735): Verilog HDL warning at hps_a10_lib.v(1382): actual bit length 16 differs from formal bit length 4 for port "s_w_strb" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1382
Info (19337): VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index="YES",sld_node_info_internal=203451904)(1,1)(1,3)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 96
Info (19337): VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=5,receive_width=26,settings="{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host { } psig 9b67919e}")(1,127)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at f2sdram0_m_altera_avalon_sc_fifo_1930_pqv24kq.v(112): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_avalon_sc_fifo_1930/synth/f2sdram0_m_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 112
Info (22567): Verilog HDL info at f2sdram0_m_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram0_m/altera_avalon_sc_fifo_1930/synth/f2sdram0_m_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Info (22567): Verilog HDL info at f2sdram2_m_altera_avalon_sc_fifo_1930_pqv24kq.v(112): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_avalon_sc_fifo_1930/synth/f2sdram2_m_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 112
Info (22567): Verilog HDL info at f2sdram2_m_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/f2sdram2_m/altera_avalon_sc_fifo_1930/synth/f2sdram2_m_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Info (22567): Verilog HDL info at fpga_m_altera_avalon_sc_fifo_1930_pqv24kq.v(112): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_avalon_sc_fifo_1930/synth/fpga_m_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 112
Info (22567): Verilog HDL info at fpga_m_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/fpga_m/altera_avalon_sc_fifo_1930/synth/fpga_m_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Info (22567): Verilog HDL info at hps_m_altera_avalon_sc_fifo_1930_pqv24kq.v(112): extracting RAM for identifier 'mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_sc_fifo_1930/synth/hps_m_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 112
Info (22567): Verilog HDL info at hps_m_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ip/qsys_top/hps_m/altera_avalon_sc_fifo_1930/synth/hps_m_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Info (19337): VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity "sld_jtag_endpoint_adapter(sld_ir_width=4,sld_auto_instance_index="YES",sld_node_info_internal=4746752)(1,1)(1,3)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 96
Info (19337): VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity "altera_sld_agent_endpoint(mfr_code=110,type_code=9,ir_width=4)(1,1)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=6,receive_width=27,settings="{fabric sld dir agent mfr_code 110 type_code 9 version 0 instance -1 ir_width 4 bridge_agent 0 prefer_host { } psig 9b67919e}")(1,125)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (19337): VHDL info at altera_debug_config_reset_release_endpoint.vhd(120): executing entity "altera_debug_config_reset_release_endpoint" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/altera_debug_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric config_reset_release dir agent is_source 0 psig b8c6ebcb}")(1,65)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (19337): VHDL info at altsource_probe_body.vhd(321): executing entity "altsource_probe_body(instance_id="RST",probe_width=0,source_width=3,enable_metastability="YES")(1,3)(1,1)(1,2)(1,3)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 321
Info (19337): VHDL info at altsource_probe_body.vhd(612): executing entity "altsource_probe_impl(probe_width=0,source_width=3,instr_width=4,shift_width=3,source_initial_value="0",sync_source_clk="NO",enable_metastability="YES",instance_id="RST")(1,1)(1,2)(1,3)(1,3)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 612
Warning (21570): VHDL warning at altsource_probe_body.vhd(708): using initial value for 'probe_int' since it is never assigned File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 708
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr(n_bits=52)" with architecture "INFO_REG" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Info (19337): VHDL info at intel_stp_status_bits_cdc.vhd(26): executing entity "intel_stp_status_bits_cdc(stp_status_bits_width=3)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd Line: 26
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_avalon_sc_fifo_1930/synth/qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_avalon_sc_fifo_1930/synth/qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Warning (13469): Verilog HDL assignment warning at altera_merlin_address_alignment.sv(285): truncated value with size 34 to match size of target (32) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_merlin_burst_adapter_1921/synth/altera_merlin_address_alignment.sv Line: 285
Info (22567): Verilog HDL info at qsys_top_altera_merlin_width_adapter_1920_ktsloca.sv(317): extracting RAM for identifier 'data_array' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_ktsloca.sv Line: 317
Info (22567): Verilog HDL info at qsys_top_altera_merlin_width_adapter_1920_ktsloca.sv(318): extracting RAM for identifier 'byteen_array' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_ktsloca.sv Line: 318
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_avalon_sc_fifo_1930/synth/qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_avalon_sc_fifo_1930/synth/qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_avalon_sc_fifo_1930/synth/qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Warning (13469): Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1931_w67hq7q.sv(542): truncated value with size 4 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_merlin_axi_slave_ni_1931/synth/qsys_top_altera_merlin_axi_slave_ni_1931_w67hq7q.sv Line: 542
Warning (13469): Verilog HDL assignment warning at qsys_top_altera_merlin_axi_slave_ni_1931_w67hq7q.sv(835): truncated value with size 4 to match size of target (2) File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_merlin_axi_slave_ni_1931/synth/qsys_top_altera_merlin_axi_slave_ni_1931_w67hq7q.sv Line: 835
Info (22567): Verilog HDL info at qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v(113): extracting RAM for identifier 'infer_mem' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_avalon_sc_fifo_1930/synth/qsys_top_altera_avalon_sc_fifo_1930_pqv24kq.v Line: 113
Info (22567): Verilog HDL info at qsys_top_altera_merlin_width_adapter_1920_xcjptbi.sv(317): extracting RAM for identifier 'data_array' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_xcjptbi.sv Line: 317
Info (22567): Verilog HDL info at qsys_top_altera_merlin_width_adapter_1920_xcjptbi.sv(318): extracting RAM for identifier 'byteen_array' File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_merlin_width_adapter_1920/synth/qsys_top_altera_merlin_width_adapter_1920_xcjptbi.sv Line: 318
Warning (21610): Output port "emif_gp_to_emif[0..1]" in instance "soc_inst|a10_hps|fpga_interfaces" of entity "qsys_top_altera_arria10_interface_generator_140_hgum2rq" does not have a driver. Connecting to the default value "gnd". File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/qsys_top_altera_arria10_interface_generator_140_hgum2rq.sv Line: 29
Info: Found 236 design entities
Info: There are 896 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab_0.
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Deploying alt_sld_fab_0 to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qdb/_compiler/ghrd_10as066n2/_flat/21.4.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Saving generation log to /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qdb/_compiler/ghrd_10as066n2/_flat/21.4.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt
Info (11172): Generated by version: 21.4 build 67
Info (11172): Starting: Create HDL design files for synthesis
Info (11172): Qsys-generate /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qdb/_compiler/ghrd_10as066n2/_flat/21.4.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=/media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qdb/_compiler/ghrd_10as066n2/_flat/21.4.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Processing generation queue"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_xwn3koa"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_cjidiey"
Info (11172): Alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_tn7q6gi"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_qozvgei"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_vuwprxq"
Info (11172): Conf_reset_src: "Generating: conf_reset_src"
Info (11172): Grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info (11172): Alt_sld_fab_0: Done "alt_sld_fab_0" with 12 modules, 12 files
Info (11172): Qsys-generate succeeded.
Info (11172): Finished: Create HDL design files for synthesis
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab_0.
Info (19337): VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_tn7q6gi.vhd(13): executing entity "alt_sld_fab_0_altera_sld_jtag_hub_1920_tn7q6gi(device_family="Arria 10",count=5,n_sel_bits=3,n_node_ir_bits=6,node_info="0000110000100000011011100000001100001100001000000110111000000010000011000010000001101110000000010000110000100000011011100000000000000000010010000110111000000000",compilation_mode=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=6)(1,8)(1,0)(1,160)" with architecture "rtl" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qdb/_compiler/ghrd_10as066n2/_flat/21.4.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_tn7q6gi.vhd Line: 13
Info (19337): VHDL info at sld_jtag_hub.vhd(89): executing entity "sld_jtag_hub(device_family="Arria 10",n_nodes=5,n_sel_bits=3,n_node_ir_bits=6,node_info="0000110000100000011011100000001100001100001000000110111000000010000011000010000001101110000000010000110000100000011011100000000000000000010010000110111000000000",force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=6)(1,8)(159,0)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 89
Info (19337): VHDL info at sld_hub.vhd(1554): executing entity "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)" with architecture "rtl" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/sld_hub.vhd Line: 1554
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr(n_bits=192)" with architecture "INFO_REG" File: /home/ignat/Quartus/Quartus_pro_21_4/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Info: found pre-synthesis snapshots for 2 partition(s)
Info: Synthesizing partition "root_partition"
Info (276014): Found 20 instances of uninferred RAM logic
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|fpga2hps|f2s_rl_adp_inst|i_f2s_ar|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|fpga2hps|f2s_rl_adp_inst|i_f2s_aw|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|fpga2hps|f2s_rl_adp_inst|i_f2s_w|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|fpga2hps|f2s_rl_adp_inst|i_f2s_r|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_ar|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_aw|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_w|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|hps2fpga|s2f_rl_adp_ins|i_s2f_ar|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|hps2fpga|s2f_rl_adp_ins|i_s2f_aw|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|hps2fpga|s2f_rl_adp_ins|i_s2f_w|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|hps2fpga|s2f_rl_adp_ins|i_s2f_r|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_ar|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_aw|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_w|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|f2s_rl_adp_inst|i_f2s_r|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst|i_f2s_ar|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst|i_f2s_aw|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst|i_f2s_w|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
    Info (276015): Auto RAM Replacement option turned off for RAM logic "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|f2s_rl_adp_inst|i_f2s_r|mem" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5655
Info (286031): Timing-Driven Synthesis is running on partition "root_partition"
Info (17049): 20521 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[32]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[33]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[34]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[35]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[36]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[37]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[38]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[39]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[40]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[41]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[42]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[43]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[44]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[45]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[46]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[47]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[48]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[49]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[50]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[51]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[52]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[53]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[54]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[55]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[56]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[57]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[58]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[59]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[60]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[61]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[62]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[63]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[64]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[65]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[66]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[67]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[68]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[69]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[70]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[71]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[72]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[73]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[74]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[75]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[76]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[77]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[78]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[79]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[80]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[81]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[82]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[83]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[84]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[85]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[86]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[87]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[88]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[89]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[90]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[91]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[92]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[93]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[94]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[95]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[96]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[97]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[98]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[99]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[100]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[101]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[102]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[103]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[104]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[105]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[106]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[107]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[108]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[109]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[110]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[111]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[112]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[113]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[114]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[115]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[116]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[117]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[118]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[119]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[120]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[121]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[122]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[123]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[124]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[125]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[126]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|exit[127]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_valid_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_valid_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|b_ready_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_last_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|_w_valid_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|r_ready_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_valid_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_valid_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|b_ready_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_last_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|_w_valid_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|r_ready_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[32]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[33]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[34]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[35]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[36]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[37]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[38]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[39]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[40]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[41]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[42]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[43]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[44]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[45]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[46]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[47]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[48]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[49]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[50]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[51]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[52]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[53]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[54]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[55]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[56]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[57]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[58]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[59]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[60]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[61]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[62]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[63]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[64]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[65]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[66]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[67]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[68]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[69]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[70]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[71]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[72]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[73]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[74]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[75]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[76]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[77]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[78]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[79]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[80]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[81]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[82]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[83]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[84]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[85]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[86]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[87]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[88]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[89]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[90]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[91]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[92]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[93]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[94]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[95]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[96]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[97]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[98]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[99]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[100]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[101]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[102]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[103]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[104]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[105]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[106]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[107]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[108]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[109]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[110]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[111]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[112]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[113]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[114]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[115]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[116]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[117]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[118]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[119]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[120]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[121]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[122]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[123]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[124]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[125]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[126]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|exit[127]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_lock_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_lock_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_burst_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_burst_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_burst_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_burst_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_lock_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_lock_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_lock_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_lock_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[5]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[6]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[7]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[8]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[9]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[10]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[11]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[12]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[13]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[14]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[15]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[16]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[17]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[18]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[19]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[20]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[21]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[22]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[23]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[24]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[25]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[26]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[27]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[28]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[29]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[30]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[31]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[32]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[33]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[34]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[35]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[36]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[37]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[38]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[39]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[40]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[41]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[42]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[43]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[44]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[45]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[46]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[47]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[48]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[49]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[50]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[51]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[52]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[53]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[54]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[55]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[56]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[57]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[58]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[59]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[60]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[61]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[62]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[63]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[64]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[65]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[66]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[67]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[68]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[69]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[70]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[71]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[72]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[73]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[74]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[75]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[76]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[77]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[78]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[79]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[80]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[81]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[82]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[83]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[84]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[85]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[86]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[87]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[88]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[89]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[90]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[91]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[92]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[93]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[94]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[95]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[96]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[97]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[98]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[99]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[100]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[101]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[102]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[103]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[104]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[105]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[106]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[107]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[108]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[109]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[110]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[111]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[112]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[113]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[114]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[115]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[116]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[117]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[118]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[119]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[120]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[121]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[122]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[123]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[124]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[125]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[126]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|exit[127]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_lock_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_lock_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_burst_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_burst_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_burst_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_burst_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|exit[0]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|exit[1]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|exit[2]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|exit[3]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|exit[4]" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[32].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[33].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[34].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[35].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[36].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[37].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[38].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[39].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[40].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[41].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[42].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[43].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[44].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[45].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[46].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[47].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[48].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[49].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[50].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[51].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[52].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[53].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[54].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[55].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[56].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[57].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[58].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[59].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[60].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[61].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[62].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[63].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[64].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[65].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[66].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[67].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[68].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[69].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[70].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[71].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[72].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[73].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[74].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[75].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[76].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[77].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[78].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[79].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[80].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[81].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[82].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[83].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[84].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[85].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[86].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[87].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[88].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[89].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[90].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[91].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[92].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[93].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[94].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[95].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[96].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[97].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[98].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[99].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[100].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[101].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[102].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[103].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[104].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[105].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[106].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[107].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[108].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[109].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[110].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[111].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[112].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[113].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[114].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[115].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[116].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[117].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[118].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[119].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[120].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[121].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[122].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[123].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[124].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[125].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[126].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[127].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_valid_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_valid_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|b_ready_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_last_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|_w_valid_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|r_ready_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_valid_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_valid_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|b_ready_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_last_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|_w_valid_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|r_ready_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[5].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[6].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[7].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[8].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[9].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[10].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[11].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[12].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[13].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[14].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[15].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[16].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[17].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[18].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[19].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[20].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[21].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[22].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[23].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[24].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[25].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[26].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[27].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[28].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[29].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[30].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[31].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[5].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[6].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[7].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[8].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[9].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[10].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[11].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[12].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[13].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[14].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[15].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[5].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[6].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[7].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[8].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[9].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[10].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[11].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[12].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[13].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[14].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[15].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[16].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[17].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[18].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[19].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[20].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[21].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[22].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[23].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[24].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[25].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[26].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[27].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[28].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[29].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[30].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[31].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[32].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[33].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[34].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[35].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[36].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[37].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[38].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[39].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[40].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[41].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[42].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[43].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[44].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[45].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[46].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[47].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[48].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[49].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[50].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[51].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[52].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[53].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[54].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[55].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[56].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[57].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[58].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[59].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[60].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[61].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[62].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[63].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[64].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[65].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[66].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[67].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[68].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[69].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[70].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[71].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[72].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[73].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[74].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[75].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[76].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[77].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[78].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[79].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[80].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[81].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[82].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[83].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[84].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[85].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[86].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[87].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[88].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[89].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[90].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[91].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[92].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[93].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[94].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[95].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[96].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[97].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[98].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[99].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[100].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[101].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[102].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[103].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[104].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[105].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[106].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[107].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[108].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[109].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[110].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[111].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[112].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[113].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[114].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[115].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[116].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[117].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[118].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[119].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[120].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[121].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[122].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[123].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[124].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[125].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[126].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[127].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_lock_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_lock_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_burst_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_burst_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_burst_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_burst_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[5].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[6].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[7].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[8].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[9].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[10].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[11].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[12].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[13].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[14].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[15].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[16].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[17].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[18].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[19].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[20].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[21].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[22].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[23].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[24].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[25].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[26].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[27].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[28].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[29].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[30].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[31].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_lock_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_lock_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[5].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[6].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[7].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[8].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[9].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[10].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[11].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[12].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[13].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[14].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[15].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[16].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[17].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[18].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[19].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[20].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[21].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[22].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[23].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[24].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[25].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[26].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[27].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[28].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[29].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[30].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[31].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_lock_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_lock_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[5].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[6].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[7].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[8].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[9].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[10].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[11].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[12].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[13].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[14].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[15].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[16].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[17].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[18].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[19].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[20].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[21].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[22].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[23].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[24].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[25].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[26].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[27].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[28].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[29].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[30].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[31].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[5].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[6].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[7].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[8].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[9].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[10].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[11].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[12].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[13].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[14].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[15].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[5].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[6].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[7].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[8].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[9].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[10].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[11].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[12].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[13].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[14].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[15].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[16].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[17].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[18].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[19].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[20].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[21].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[22].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[23].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[24].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[25].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[26].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[27].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[28].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[29].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[30].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[31].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[32].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[33].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[34].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[35].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[36].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[37].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[38].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[39].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[40].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[41].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[42].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[43].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[44].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[45].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[46].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[47].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[48].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[49].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[50].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[51].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[52].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[53].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[54].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[55].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[56].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[57].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[58].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[59].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[60].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[61].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[62].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[63].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[64].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[65].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[66].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[67].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[68].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[69].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[70].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[71].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[72].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[73].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[74].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[75].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[76].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[77].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[78].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[79].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[80].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[81].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[82].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[83].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[84].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[85].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[86].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[87].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[88].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[89].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[90].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[91].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[92].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[93].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[94].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[95].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[96].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[97].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[98].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[99].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[100].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[101].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[102].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[103].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[104].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[105].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[106].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[107].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[108].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[109].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[110].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[111].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[112].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[113].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[114].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[115].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[116].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[117].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[118].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[119].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[120].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[121].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[122].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[123].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[124].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[125].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[126].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[127].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_lock_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_lock_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_burst_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_burst_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_burst_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_burst_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[0].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[1].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[2].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[3].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[4].lcell[2].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|araddr_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_cache_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_len_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|ar_ar_user|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|awaddr_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_cache_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_len_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|aw_ar_user|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[32].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[33].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[34].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[35].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[36].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[37].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[38].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[39].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[40].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[41].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[42].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[43].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[44].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[45].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[46].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[47].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[48].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[49].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[50].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[51].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[52].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[53].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[54].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[55].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[56].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[57].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[58].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[59].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[60].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[61].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[62].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[63].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[64].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[65].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[66].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[67].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[68].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[69].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[70].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[71].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[72].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[73].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[74].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[75].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[76].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[77].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[78].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[79].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[80].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[81].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[82].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[83].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[84].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[85].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[86].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[87].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[88].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[89].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[90].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[91].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[92].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[93].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[94].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[95].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[96].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[97].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[98].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[99].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[100].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[101].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[102].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[103].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[104].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[105].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[106].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[107].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[108].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[109].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[110].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[111].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[112].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[113].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[114].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[115].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[116].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[117].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[118].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[119].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[120].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[121].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[122].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[123].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[124].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[125].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[126].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|wdata_alen|dataw[127].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|fpga2hps|w_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|b_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|rdata_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga_light_weight|r_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|b_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|rdata_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|hps2fpga|r_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_valid_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_valid_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|b_ready_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_last_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|_w_valid_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|r_ready_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_valid_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_valid_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|b_ready_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_last_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|_w_valid_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|r_ready_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[32].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[33].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[34].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[35].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[36].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[37].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[38].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[39].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[40].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[41].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[42].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[43].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[44].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[45].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[46].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[47].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[48].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[49].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[50].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[51].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[52].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[53].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[54].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[55].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[56].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[57].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[58].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[59].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[60].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[61].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[62].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[63].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[64].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[65].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[66].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[67].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[68].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[69].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[70].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[71].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[72].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[73].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[74].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[75].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[76].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[77].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[78].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[79].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[80].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[81].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[82].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[83].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[84].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[85].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[86].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[87].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[88].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[89].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[90].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[91].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[92].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[93].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[94].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[95].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[96].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[97].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[98].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[99].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[100].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[101].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[102].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[103].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[104].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[105].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[106].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[107].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[108].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[109].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[110].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[111].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[112].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[113].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[114].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[115].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[116].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[117].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[118].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[119].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[120].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[121].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[122].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[123].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[124].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[125].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[126].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[127].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_lock_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_lock_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_burst_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_burst_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_burst_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_burst_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_lock_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_lock_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_lock_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_lock_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[5].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[6].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[7].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[8].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[9].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[10].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[11].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[12].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[13].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[14].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[15].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[16].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[17].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[18].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[19].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[20].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[21].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[22].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[23].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[24].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[25].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[26].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[27].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[28].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[29].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[30].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[31].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[32].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[33].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[34].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[35].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[36].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[37].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[38].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[39].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[40].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[41].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[42].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[43].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[44].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[45].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[46].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[47].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[48].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[49].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[50].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[51].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[52].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[53].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[54].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[55].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[56].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[57].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[58].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[59].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[60].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[61].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[62].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[63].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[64].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[65].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[66].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[67].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[68].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[69].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[70].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[71].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[72].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[73].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[74].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[75].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[76].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[77].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[78].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[79].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[80].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[81].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[82].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[83].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[84].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[85].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[86].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[87].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[88].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[89].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[90].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[91].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[92].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[93].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[94].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[95].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[96].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[97].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[98].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[99].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[100].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[101].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[102].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[103].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[104].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[105].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[106].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[107].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[108].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[109].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[110].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[111].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[112].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[113].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[114].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[115].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[116].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[117].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[118].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[119].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[120].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[121].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[122].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[123].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[124].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[125].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[126].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[127].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_lock_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_lock_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_burst_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_burst_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_burst_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_burst_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[0].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[1].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[2].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[3].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[4].lcell[1].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_valid_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_valid_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|b_ready_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_last_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|_w_valid_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|r_ready_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_valid_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_valid_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|b_ready_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_last_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|_w_valid_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|r_ready_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|awaddr_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_strb_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[32].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[33].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[34].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[35].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[36].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[37].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[38].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[39].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[40].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[41].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[42].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[43].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[44].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[45].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[46].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[47].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[48].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[49].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[50].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[51].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[52].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[53].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[54].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[55].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[56].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[57].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[58].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[59].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[60].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[61].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[62].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[63].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[64].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[65].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[66].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[67].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[68].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[69].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[70].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[71].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[72].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[73].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[74].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[75].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[76].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[77].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[78].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[79].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[80].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[81].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[82].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[83].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[84].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[85].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[86].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[87].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[88].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[89].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[90].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[91].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[92].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[93].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[94].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[95].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[96].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[97].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[98].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[99].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[100].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[101].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[102].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[103].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[104].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[105].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[106].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[107].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[108].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[109].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[110].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[111].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[112].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[113].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[114].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[115].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[116].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[117].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[118].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[119].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[120].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[121].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[122].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[123].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[124].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[125].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[126].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|wdata_alen|dataw[127].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|w_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_lock_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_lock_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_len_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_len_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_size_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_burst_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_burst_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_prot_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_burst_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_burst_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_cache_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_prot_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|aw_ar_user|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|araddr_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_cache_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_lock_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_lock_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_size_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|ar_ar_user|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_0|araddr_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_lock_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_lock_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_cache_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_size_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_ar_user|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|awaddr_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_strb_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[5].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[6].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[7].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[8].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[9].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[10].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[11].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[12].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[13].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[14].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[15].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[16].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[17].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[18].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[19].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[20].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[21].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[22].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[23].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[24].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[25].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[26].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[27].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[28].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[29].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[30].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[31].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[32].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[33].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[34].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[35].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[36].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[37].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[38].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[39].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[40].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[41].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[42].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[43].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[44].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[45].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[46].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[47].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[48].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[49].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[50].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[51].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[52].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[53].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[54].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[55].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[56].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[57].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[58].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[59].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[60].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[61].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[62].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[63].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[64].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[65].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[66].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[67].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[68].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[69].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[70].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[71].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[72].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[73].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[74].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[75].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[76].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[77].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[78].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[79].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[80].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[81].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[82].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[83].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[84].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[85].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[86].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[87].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[88].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[89].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[90].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[91].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[92].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[93].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[94].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[95].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[96].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[97].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[98].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[99].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[100].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[101].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[102].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[103].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[104].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[105].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[106].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[107].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[108].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[109].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[110].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[111].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[112].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[113].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[114].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[115].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[116].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[117].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[118].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[119].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[120].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[121].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[122].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[123].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[124].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[125].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[126].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|wdata_alen|dataw[127].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|w_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_lock_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_lock_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_len_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_len_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_size_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_burst_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_burst_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_id_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_prot_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_burst_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|ar_burst_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_cache_alen|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_prot_alen|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[0].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[1].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[2].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[3].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "soc_inst|a10_hps|fpga_interfaces|f2sdram|f2s_rl_adp_inst_2|aw_ar_user|dataw[4].lcell[0].wireluta" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/qsys_top/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
Info (21057): Implemented 25722 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 80 bidirectional pins
    Info (21061): Implemented 25364 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21071): Implemented 1 partitions
Info: Successfully synthesized partition
Info: Synthesizing partition "auto_fab_0"
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 358 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 133 output pins
    Info (21061): Implemented 195 logic cells
Info: Successfully synthesized partition
Info (144001): Generated suppressed messages file /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/output_files/ghrd_10as066n2.syn.smsg
Info: Saving post-synthesis snapshots for 2 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 1993 megabytes
    Info: Processing ended: Wed Oct 29 22:54:46 2025
    Info: Elapsed time: 00:01:15
    Info: System process ID: 98249
Info (19538): Reading SDC files took 00:00:03 cumulatively in this process.
Info: Run task: Fitter
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Oct 29 22:54:48 2025
    Info: System process ID: 99364
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off ghrd_10as066n2 -c ghrd_10as066n2
Info: qfit2_default_script.tcl version: #1
Info: Project  = ghrd_10as066n2
Info: Revision = ghrd_10as066n2
Info (16677): Loading synthesized database.
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16734): Loading "synthesized" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:03.
Info (16303): Superior Performance with Maximum Placement Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (119006): Selected device 10AS066N3F40E2SG for design "ghrd_10as066n2"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:52
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (12627): Pin ~ALTERA_CLKUSR~ is reserved at location AP20
Info (18163): Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock.
Info (11685): 2 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "fpga_clk_100" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "fpga_clk_100(n)" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ghrd_a10_top.v Line: 92
    Info (11684): Differential I/O pin "emif_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "emif_ref_clk(n)" File: /media/ignat/sda-7/macnica_styhead/a10_flow_u-boot_28_10/a10_example.sdmmc/a10_soc_devkit_ghrd_pro/ghrd_a10_top.v Line: 33
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Info (17952): Global preservation of unused RX channels is enabled. Preserving 48 unused RX channel location(s).
Info (18653): Global preservation of unused TX channels is enabled. Preserving 48 unused TX channel location(s).
Info (17953): Preserved 48 unused RX channel(s).
Info (18654): Preserved 48 unused TX channel(s).
Info (11178): Promoted 2 clocks (2 global)
    Info (13173): auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tck~CLKENA0 (1010 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I30
    Info (13173): soc_inst|a10_hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I21
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): fpga_clk_100~inputCLKENA0 (17103 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I20
Info (20360): 79 wire LUT(s) were inserted to tie-off unconnected output partition boundary ports in the design.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:01.
Info (332104): Reading SDC File: 'qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ghrd_timing.sdc'
Info (18794): Reading SDC File: 'ip/qsys_top/issp_0/altera_in_system_sources_probes_1920/synth/altera_in_system_sources_probes.sdc' for instance: 'soc_inst|issp_0|altera_in_system_sources_probes_inst'
Info: In-System Source and Probe synchronous transfer clock is provided in 'soc_inst|issp_0|altera_in_system_sources_probes_inst'. The clock period 10.000 (ns) is defined on 'fpga_clk_100'. Data delay constraints are set on the CDC data path to/from the source/probe ports accordingly.
Info (332104): Reading SDC File: 'ip/qsys_top/emif_hps/altera_emif_arch_nf_191/synth/emif_hps_altera_emif_arch_nf_191_nkljffq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/hps_m/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/fpga_m/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/f2sdram2_m/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/f2sdram0_m/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/ignat/Quartus/Quartus_pro_21_4/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 22 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   30.000 altera_reserved_tck
    Info (332111):    7.500 EMIF_REF_CLOCK
    Info (332111):    0.937 hps_memory_mem_dqs[0]_IN
    Info (332111):    0.937 hps_memory_mem_dqs[1]_IN
    Info (332111):    0.937 hps_memory_mem_dqs[2]_IN
    Info (332111):    0.937 hps_memory_mem_dqs[3]_IN
    Info (332111):    0.937 hps_memory_mem_dqs[4]_IN
    Info (332111):   10.000   MAIN_CLOCK
    Info (332111):    1.875 soc_inst|emif_hps|altera_emif_a10_hps_inst_phy_clk_0
    Info (332111):    1.875 soc_inst|emif_hps|altera_emif_a10_hps_inst_phy_clk_1
    Info (332111):    1.875 soc_inst|emif_hps|altera_emif_a10_hps_inst_phy_clk_l_0
    Info (332111):    1.875 soc_inst|emif_hps|altera_emif_a10_hps_inst_phy_clk_l_1
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_vco_clk_0
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_vco_clk_1
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_0
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_1
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_2
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_3
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_4
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_5
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_6
    Info (332111):    0.937 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_7
Info (176233): Starting register packing
Info: In-System Source and Probe synchronous transfer clock is provided in 'soc_inst|issp_0|altera_in_system_sources_probes_inst'. The clock period 10.000 (ns) is defined on 'fpga_clk_100'. Data delay constraints are set on the CDC data path to/from the source/probe ports accordingly.
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:01:28
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:25
Info (18252): The Fitter is using Physical Synthesis.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info: In-System Source and Probe synchronous transfer clock is provided in 'soc_inst|issp_0|altera_in_system_sources_probes_inst'. The clock period 10.000 (ns) is defined on 'fpga_clk_100'. Data delay constraints are set on the CDC data path to/from the source/probe ports accordingly.
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:34
Info (11888): Total time spent on timing analysis during Global Placement is 1.91 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:18
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:38
Info (11888): Total time spent on timing analysis during Global Placement is 0.02 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info: In-System Source and Probe synchronous transfer clock is provided in 'soc_inst|issp_0|altera_in_system_sources_probes_inst'. The clock period 10.000 (ns) is defined on 'fpga_clk_100'. Data delay constraints are set on the CDC data path to/from the source/probe ports accordingly.
Info (11888): Total time spent on timing analysis during Placement is 0.00 seconds.
Info (170193): Fitter routing operations beginning
Info: In-System Source and Probe synchronous transfer clock is provided in 'soc_inst|issp_0|altera_in_system_sources_probes_inst'. The clock period 10.000 (ns) is defined on 'fpga_clk_100'. Data delay constraints are set on the CDC data path to/from the source/probe ports accordingly.
Info (11888): Total time spent on timing analysis during Routing is 6.27 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:06
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (11888): Total time spent on timing analysis during Post-Routing is 0.01 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:01:26
Info (20274): Successfully committed final database.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus Prime Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 6413 megabytes
    Info: Processing ended: Wed Oct 29 23:01:48 2025
    Info: Elapsed time: 00:07:00
    Info: System process ID: 99364
Info (19538): Reading SDC files took 00:00:03 cumulatively in this process.
Info: Run task: Timing Analysis (Signoff)
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Oct 29 23:01:50 2025
    Info: System process ID: 105282
Info: Command: quartus_sta ghrd_10as066n2 -c ghrd_10as066n2 --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ghrd_timing.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (18794): Reading SDC File: 'ip/qsys_top/issp_0/altera_in_system_sources_probes_1920/synth/altera_in_system_sources_probes.sdc' for instance: 'soc_inst|issp_0|altera_in_system_sources_probes_inst'
Info: In-System Source and Probe synchronous transfer clock is provided in 'soc_inst|issp_0|altera_in_system_sources_probes_inst'. The clock period 10.000 (ns) is defined on 'fpga_clk_100'. Data delay constraints are set on the CDC data path to/from the source/probe ports accordingly.
Info (332104): Reading SDC File: 'ip/qsys_top/emif_hps/altera_emif_arch_nf_191/synth/emif_hps_altera_emif_arch_nf_191_nkljffq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_nf_191_nkljffq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_nf_191_nkljffq INSTANCE: soc_inst|emif_hps|altera_emif_a10_hps_inst
Info (332104): Reading SDC File: 'ip/qsys_top/hps_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/hps_m/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/fpga_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/fpga_m/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/f2sdram2_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/f2sdram2_m/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/f2sdram0_m/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/qsys_top/f2sdram0_m/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/ignat/Quartus/Quartus_pro_21_4/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:01.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: soc_inst|emif_hps|altera_emif_a10_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (20945): Optimal time borrowing values have not been computed for the clock(s) listed below. Timing results may be suboptimal (pessimistic). You can run 'update_timing_netlist -recompute_borrow' to compute optimal time borrowing values or 'update_timing_netlist -dynamic_borrow' to use time borrowing values correct for your current clock frequencies.
    Info (20944):  - altera_reserved_tck
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 3.189
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     3.189               0.000         0 MAIN_CLOCK Slow 900mV 100C Model 
    Info (332119):     3.932               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.015               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
    Info (332119):     0.016               0.000         0 MAIN_CLOCK   Fast 900mV 0C Model 
Info (332146): Worst-case recovery slack is 4.537
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     4.537               0.000         0 MAIN_CLOCK Slow 900mV 100C Model 
    Info (332119):    60.627               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.161
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.161               0.000         0 MAIN_CLOCK   Fast 900mV 0C Model 
    Info (332119):     0.188               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 0.142
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.142               0.000         0 hps_memory_mem_dqs[0]_IN   Slow 900mV 0C Model 
    Info (332119):     0.142               0.000         0 hps_memory_mem_dqs[1]_IN   Slow 900mV 0C Model 
    Info (332119):     0.143               0.000         0 hps_memory_mem_dqs[2]_IN   Slow 900mV 0C Model 
    Info (332119):     0.143               0.000         0 hps_memory_mem_dqs[3]_IN   Slow 900mV 0C Model 
    Info (332119):     0.143               0.000         0 hps_memory_mem_dqs[4]_IN   Slow 900mV 0C Model 
    Info (332119):     0.429               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_3 Fast 900mV 100C Model 
    Info (332119):     0.429               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_4 Fast 900mV 100C Model 
    Info (332119):     0.429               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_5 Fast 900mV 100C Model 
    Info (332119):     0.429               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_6 Fast 900mV 100C Model 
    Info (332119):     0.429               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_7 Fast 900mV 100C Model 
    Info (332119):     0.431               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_0   Slow 900mV 0C Model 
    Info (332119):     0.431               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_1   Slow 900mV 0C Model 
    Info (332119):     0.431               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_wf_clk_2   Slow 900mV 0C Model 
    Info (332119):     0.464               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_vco_clk_0 Slow 900mV 100C Model 
    Info (332119):     0.464               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_vco_clk_1 Slow 900mV 100C Model 
    Info (332119):     0.773               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_phy_clk_0   Slow 900mV 0C Model 
    Info (332119):     0.773               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_phy_clk_1   Slow 900mV 0C Model 
    Info (332119):     0.776               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_phy_clk_l_0   Slow 900mV 0C Model 
    Info (332119):     0.776               0.000         0 soc_inst|emif_hps|altera_emif_a10_hps_inst_phy_clk_l_1   Slow 900mV 0C Model 
    Info (332119):     3.673               0.000         0 EMIF_REF_CLOCK Slow 900mV 100C Model 
    Info (332119):     4.482               0.000         0 MAIN_CLOCK   Slow 900mV 0C Model 
    Info (332119):    31.050               0.000         0 altera_reserved_tck Fast 900mV 100C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 45 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 45
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 9, or 20.0%
    Info (332114): 
Worst Case Available Settling Time: 18.532 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 45 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 45
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 9, or 20.0%
    Info (332114): 
Worst Case Available Settling Time: 18.587 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 45 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 45
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 9, or 20.0%
    Info (332114): 
Worst Case Available Settling Time: 19.167 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 45 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 45
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 9, or 20.0%
    Info (332114): 
Worst Case Available Settling Time: 19.292 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_nf_191_nkljffq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_nf_191_nkljffq INSTANCE: soc_inst|emif_hps|altera_emif_a10_hps_inst
Info: Core: emif_hps_altera_emif_arch_nf_191_nkljffq - Instance: soc_inst|emif_hps|altera_emif_a10_hps_inst
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 100C Model)                     |  0.195  0.195
Info: Core (Slow 900mV 100C Model)                                |     --     --
Info: Core Recovery/Removal (Slow 900mV 100C Model)               |     --     --
Info: DQS Gating (Slow 900mV 100C Model)                          |  0.612  0.612
Info: Read Capture (Slow 900mV 100C Model)                        |  0.025  0.025
Info: Write (Slow 900mV 100C Model)                               |  0.017  0.017
Info: Write Levelling (Slow 900mV 100C Model)                     |  0.158  0.158
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_nf_191_nkljffq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_nf_191_nkljffq INSTANCE: soc_inst|emif_hps|altera_emif_a10_hps_inst
Info: Core: emif_hps_altera_emif_arch_nf_191_nkljffq - Instance: soc_inst|emif_hps|altera_emif_a10_hps_inst
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 0C Model)                       |  0.195  0.195
Info: Core (Slow 900mV 0C Model)                                  |     --     --
Info: Core Recovery/Removal (Slow 900mV 0C Model)                 |     --     --
Info: DQS Gating (Slow 900mV 0C Model)                            |  0.612  0.612
Info: Read Capture (Slow 900mV 0C Model)                          |  0.025  0.025
Info: Write (Slow 900mV 0C Model)                                 |  0.017  0.017
Info: Write Levelling (Slow 900mV 0C Model)                       |  0.158  0.158
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_nf_191_nkljffq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_nf_191_nkljffq INSTANCE: soc_inst|emif_hps|altera_emif_a10_hps_inst
Info: Core: emif_hps_altera_emif_arch_nf_191_nkljffq - Instance: soc_inst|emif_hps|altera_emif_a10_hps_inst
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 100C Model)                     |  0.195  0.195
Info: Core (Fast 900mV 100C Model)                                |     --     --
Info: Core Recovery/Removal (Fast 900mV 100C Model)               |     --     --
Info: DQS Gating (Fast 900mV 100C Model)                          |  0.612  0.612
Info: Read Capture (Fast 900mV 100C Model)                        |  0.025  0.025
Info: Write (Fast 900mV 100C Model)                               |  0.017  0.017
Info: Write Levelling (Fast 900mV 100C Model)                     |  0.158  0.158
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_nf_191_nkljffq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_nf_191_nkljffq INSTANCE: soc_inst|emif_hps|altera_emif_a10_hps_inst
Info: Core: emif_hps_altera_emif_arch_nf_191_nkljffq - Instance: soc_inst|emif_hps|altera_emif_a10_hps_inst
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 0C Model)                       |  0.195  0.195
Info: Core (Fast 900mV 0C Model)                                  |     --     --
Info: Core Recovery/Removal (Fast 900mV 0C Model)                 |     --     --
Info: DQS Gating (Fast 900mV 0C Model)                            |  0.612  0.612
Info: Read Capture (Fast 900mV 0C Model)                          |  0.025  0.025
Info: Write (Fast 900mV 0C Model)                                 |  0.017  0.017
Info: Write Levelling (Fast 900mV 0C Model)                       |  0.158  0.158
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 2781 megabytes
    Info: Processing ended: Wed Oct 29 23:02:00 2025
    Info: Elapsed time: 00:00:10
    Info: System process ID: 105282
Info (19538): Reading SDC files took 00:00:01 cumulatively in this process.
Info: Run task: Assembler (Generate programming files)
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Oct 29 23:02:01 2025
    Info: System process ID: 105486
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off ghrd_10as066n2 -c ghrd_10as066n2
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Warning (20536): Programming file generation feature has been removed from the compilation flow and the corresponding legacy settings in the Intel Quartus Prime Setting File (.qsf) have been ignored: GENERATE_RBF_FILE. Use Programmer File Generator or Convert Programming File tool to generate a programming file.
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4943 megabytes
    Info: Processing ended: Wed Oct 29 23:02:41 2025
    Info: Elapsed time: 00:00:40
    Info: System process ID: 105486
Info (21793): Quartus Prime Full Compilation was successful. 0 errors, 62 warnings
Info (23030): Evaluation of Tcl script /home/ignat/Quartus/Quartus_pro_21_4/quartus/common/tcl/internal/qsh_flowengine.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 1040 megabytes
    Info: Processing ended: Wed Oct 29 23:02:47 2025
    Info: Elapsed time: 00:09:20
    Info: System process ID: 98185
quartus_cpf --convert --hps -o bitstream_compression=on output_files/ghrd_10as066n2.sof output_files/ghrd_10as066n2.rbf
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 29 23:02:47 2025
    Info: System process ID: 106022
Info: Command: quartus_cpf --convert --hps -o bitstream_compression=on output_files/ghrd_10as066n2.sof output_files/ghrd_10as066n2.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1905 megabytes
    Info: Processing ended: Wed Oct 29 23:02:53 2025
    Info: Elapsed time: 00:00:06
    Info: System process ID: 106022
