tst r0, #8 
mvnne r0, r1 
mvn r2, r0 
bic r2, r0, r2 
add r2, r2, r2, lsr #11 
