# AUTOGENERATED: DO NOT EDIT
# Last update date: 2022-11-12 16:42:28.655003

from utils import *


TURING_A: int = 0xC597
NVC597_SET_OBJECT: int = 0x0
NVC597_NO_OPERATION: int = 0x100
NVC597_SET_NOTIFY_A: int = 0x104
NVC597_SET_NOTIFY_B: int = 0x108
NVC597_NOTIFY: int = 0x10C
NVC597_NOTIFY_TYPE_WRITE_ONLY: int = 0x0
NVC597_NOTIFY_TYPE_WRITE_THEN_AWAKEN: int = 0x1
NVC597_WAIT_FOR_IDLE: int = 0x110
NVC597_LOAD_MME_INSTRUCTION_RAM_POINTER: int = 0x114
NVC597_LOAD_MME_INSTRUCTION_RAM: int = 0x118
NVC597_LOAD_MME_START_ADDRESS_RAM_POINTER: int = 0x11C
NVC597_LOAD_MME_START_ADDRESS_RAM: int = 0x120
NVC597_SET_MME_SHADOW_RAM_CONTROL: int = 0x124
NVC597_SET_MME_SHADOW_RAM_CONTROL_MODE_METHOD_TRACK: int = 0x0
NVC597_SET_MME_SHADOW_RAM_CONTROL_MODE_METHOD_TRACK_WITH_FILTER: int = 0x1
NVC597_SET_MME_SHADOW_RAM_CONTROL_MODE_METHOD_PASSTHROUGH: int = 0x2
NVC597_SET_MME_SHADOW_RAM_CONTROL_MODE_METHOD_REPLAY: int = 0x3
NVC597_PEER_SEMAPHORE_RELEASE_OFFSET_UPPER: int = 0x128
NVC597_PEER_SEMAPHORE_RELEASE_OFFSET: int = 0x12C
NVC597_SET_GLOBAL_RENDER_ENABLE_A: int = 0x130
NVC597_SET_GLOBAL_RENDER_ENABLE_B: int = 0x134
NVC597_SET_GLOBAL_RENDER_ENABLE_C: int = 0x138
NVC597_SET_GLOBAL_RENDER_ENABLE_C_MODE_FALSE: int = 0x0
NVC597_SET_GLOBAL_RENDER_ENABLE_C_MODE_TRUE: int = 0x1
NVC597_SET_GLOBAL_RENDER_ENABLE_C_MODE_CONDITIONAL: int = 0x2
NVC597_SET_GLOBAL_RENDER_ENABLE_C_MODE_RENDER_IF_EQUAL: int = 0x3
NVC597_SET_GLOBAL_RENDER_ENABLE_C_MODE_RENDER_IF_NOT_EQUAL: int = 0x4
NVC597_SEND_GO_IDLE: int = 0x13C
NVC597_PM_TRIGGER: int = 0x140
NVC597_PM_TRIGGER_WFI: int = 0x144
NVC597_FE_ATOMIC_SEQUENCE_BEGIN: int = 0x148
NVC597_FE_ATOMIC_SEQUENCE_END: int = 0x14C
NVC597_SET_INSTRUMENTATION_METHOD_HEADER: int = 0x150
NVC597_SET_INSTRUMENTATION_METHOD_DATA: int = 0x154
NVC597_LINE_LENGTH_IN: int = 0x180
NVC597_LINE_COUNT: int = 0x184
NVC597_OFFSET_OUT_UPPER: int = 0x188
NVC597_OFFSET_OUT: int = 0x18C
NVC597_PITCH_OUT: int = 0x190
NVC597_SET_DST_BLOCK_SIZE: int = 0x194
NVC597_SET_DST_BLOCK_SIZE_WIDTH_ONE_GOB: int = 0x0
NVC597_SET_DST_BLOCK_SIZE_HEIGHT_ONE_GOB: int = 0x0
NVC597_SET_DST_BLOCK_SIZE_HEIGHT_TWO_GOBS: int = 0x1
NVC597_SET_DST_BLOCK_SIZE_HEIGHT_FOUR_GOBS: int = 0x2
NVC597_SET_DST_BLOCK_SIZE_HEIGHT_EIGHT_GOBS: int = 0x3
NVC597_SET_DST_BLOCK_SIZE_HEIGHT_SIXTEEN_GOBS: int = 0x4
NVC597_SET_DST_BLOCK_SIZE_HEIGHT_THIRTYTWO_GOBS: int = 0x5
NVC597_SET_DST_BLOCK_SIZE_DEPTH_ONE_GOB: int = 0x0
NVC597_SET_DST_BLOCK_SIZE_DEPTH_TWO_GOBS: int = 0x1
NVC597_SET_DST_BLOCK_SIZE_DEPTH_FOUR_GOBS: int = 0x2
NVC597_SET_DST_BLOCK_SIZE_DEPTH_EIGHT_GOBS: int = 0x3
NVC597_SET_DST_BLOCK_SIZE_DEPTH_SIXTEEN_GOBS: int = 0x4
NVC597_SET_DST_BLOCK_SIZE_DEPTH_THIRTYTWO_GOBS: int = 0x5
NVC597_SET_DST_WIDTH: int = 0x198
NVC597_SET_DST_HEIGHT: int = 0x19C
NVC597_SET_DST_DEPTH: int = 0x1A0
NVC597_SET_DST_LAYER: int = 0x1A4
NVC597_SET_DST_ORIGIN_BYTES_X: int = 0x1A8
NVC597_SET_DST_ORIGIN_SAMPLES_Y: int = 0x1AC
NVC597_LAUNCH_DMA: int = 0x1B0
NVC597_LAUNCH_DMA_DST_MEMORY_LAYOUT_BLOCKLINEAR: int = 0x0
NVC597_LAUNCH_DMA_DST_MEMORY_LAYOUT_PITCH: int = 0x1
NVC597_LAUNCH_DMA_COMPLETION_TYPE_FLUSH_DISABLE: int = 0x0
NVC597_LAUNCH_DMA_COMPLETION_TYPE_FLUSH_ONLY: int = 0x1
NVC597_LAUNCH_DMA_COMPLETION_TYPE_RELEASE_SEMAPHORE: int = 0x2
NVC597_LAUNCH_DMA_INTERRUPT_TYPE_NONE: int = 0x0
NVC597_LAUNCH_DMA_INTERRUPT_TYPE_INTERRUPT: int = 0x1
NVC597_LAUNCH_DMA_SEMAPHORE_STRUCT_SIZE_FOUR_WORDS: int = 0x0
NVC597_LAUNCH_DMA_SEMAPHORE_STRUCT_SIZE_ONE_WORD: int = 0x1
NVC597_LAUNCH_DMA_REDUCTION_ENABLE_FALSE: int = 0x0
NVC597_LAUNCH_DMA_REDUCTION_ENABLE_TRUE: int = 0x1
NVC597_LAUNCH_DMA_REDUCTION_OP_RED_ADD: int = 0x0
NVC597_LAUNCH_DMA_REDUCTION_OP_RED_MIN: int = 0x1
NVC597_LAUNCH_DMA_REDUCTION_OP_RED_MAX: int = 0x2
NVC597_LAUNCH_DMA_REDUCTION_OP_RED_INC: int = 0x3
NVC597_LAUNCH_DMA_REDUCTION_OP_RED_DEC: int = 0x4
NVC597_LAUNCH_DMA_REDUCTION_OP_RED_AND: int = 0x5
NVC597_LAUNCH_DMA_REDUCTION_OP_RED_OR: int = 0x6
NVC597_LAUNCH_DMA_REDUCTION_OP_RED_XOR: int = 0x7
NVC597_LAUNCH_DMA_REDUCTION_FORMAT_UNSIGNED_32: int = 0x0
NVC597_LAUNCH_DMA_REDUCTION_FORMAT_SIGNED_32: int = 0x1
NVC597_LAUNCH_DMA_SYSMEMBAR_DISABLE_FALSE: int = 0x0
NVC597_LAUNCH_DMA_SYSMEMBAR_DISABLE_TRUE: int = 0x1
NVC597_LOAD_INLINE_DATA: int = 0x1B4
NVC597_SET_I2M_SEMAPHORE_A: int = 0x1DC
NVC597_SET_I2M_SEMAPHORE_B: int = 0x1E0
NVC597_SET_I2M_SEMAPHORE_C: int = 0x1E4
NVC597_SET_I2M_SPARE_NOOP00: int = 0x1F0
NVC597_SET_I2M_SPARE_NOOP01: int = 0x1F4
NVC597_SET_I2M_SPARE_NOOP02: int = 0x1F8
NVC597_SET_I2M_SPARE_NOOP03: int = 0x1FC
NVC597_RUN_DS_NOW: int = 0x200
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS: int = 0x204
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD_INSTANTANEOUS: int = 0x0
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__16: int = 0x1
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__32: int = 0x2
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__64: int = 0x3
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__128: int = 0x4
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__256: int = 0x5
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__512: int = 0x6
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__1024: int = 0x7
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__2048: int = 0x8
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__4096: int = 0x9
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__8192: int = 0xA
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__16384: int = 0xB
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__32768: int = 0xC
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__65536: int = 0xD
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__131072: int = 0xE
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__262144: int = 0xF
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__524288: int = 0x10
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__1048576: int = 0x11
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__2097152: int = 0x12
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD__4194304: int = 0x13
NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD_LATEZ_ALWAYS: int = 0x1F
NVC597_SET_GS_MODE: int = 0x208
NVC597_SET_GS_MODE_TYPE_ANY: int = 0x0
NVC597_SET_GS_MODE_TYPE_FAST_GS: int = 0x1
NVC597_SET_ALIASED_LINE_WIDTH_ENABLE: int = 0x20C
NVC597_SET_ALIASED_LINE_WIDTH_ENABLE_V_FALSE: int = 0x0
NVC597_SET_ALIASED_LINE_WIDTH_ENABLE_V_TRUE: int = 0x1
NVC597_SET_API_MANDATED_EARLY_Z: int = 0x210
NVC597_SET_API_MANDATED_EARLY_Z_ENABLE_FALSE: int = 0x0
NVC597_SET_API_MANDATED_EARLY_Z_ENABLE_TRUE: int = 0x1
NVC597_SET_GS_DM_FIFO: int = 0x214
NVC597_SET_GS_DM_FIFO_SPILL_ENABLED_FALSE: int = 0x0
NVC597_SET_GS_DM_FIFO_SPILL_ENABLED_TRUE: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_PREFETCH_READ_REQUESTS: int = 0x218
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_PREFETCH_READ_REQUESTS_POLICY_EVICT_FIRST: int = 0x0
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_PREFETCH_READ_REQUESTS_POLICY_EVICT_NORMAL: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_PREFETCH_READ_REQUESTS_POLICY_EVICT_LAST: int = 0x2
NVC597_INVALIDATE_SHADER_CACHES: int = 0x21C
NVC597_INVALIDATE_SHADER_CACHES_INSTRUCTION_FALSE: int = 0x0
NVC597_INVALIDATE_SHADER_CACHES_INSTRUCTION_TRUE: int = 0x1
NVC597_INVALIDATE_SHADER_CACHES_DATA_FALSE: int = 0x0
NVC597_INVALIDATE_SHADER_CACHES_DATA_TRUE: int = 0x1
NVC597_INVALIDATE_SHADER_CACHES_CONSTANT_FALSE: int = 0x0
NVC597_INVALIDATE_SHADER_CACHES_CONSTANT_TRUE: int = 0x1
NVC597_INVALIDATE_SHADER_CACHES_LOCKS_FALSE: int = 0x0
NVC597_INVALIDATE_SHADER_CACHES_LOCKS_TRUE: int = 0x1
NVC597_INVALIDATE_SHADER_CACHES_FLUSH_DATA_FALSE: int = 0x0
NVC597_INVALIDATE_SHADER_CACHES_FLUSH_DATA_TRUE: int = 0x1
NVC597_SET_INSTANCE_COUNT: int = 0x220
NVC597_SET_POSITION_W_SCALED_OFFSET_ENABLE: int = 0x224
NVC597_SET_POSITION_W_SCALED_OFFSET_ENABLE_ENABLE_FALSE: int = 0x0
NVC597_SET_POSITION_W_SCALED_OFFSET_ENABLE_ENABLE_TRUE: int = 0x1
NVC597_SET_GO_IDLE_TIMEOUT: int = 0x22C
NVC597_SET_MME_VERSION: int = 0x234
NVC597_SET_INDEX_BUFFER_SIZE_A: int = 0x238
NVC597_SET_INDEX_BUFFER_SIZE_B: int = 0x23C
NVC597_SET_DRAW_CONTROL_A: int = 0x260
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_POINTS: int = 0x0
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_LINES: int = 0x1
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_LINE_LOOP: int = 0x2
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_LINE_STRIP: int = 0x3
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_TRIANGLES: int = 0x4
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_TRIANGLE_STRIP: int = 0x5
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_TRIANGLE_FAN: int = 0x6
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_QUADS: int = 0x7
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_QUAD_STRIP: int = 0x8
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_POLYGON: int = 0x9
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_LINELIST_ADJCY: int = 0xA
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_LINESTRIP_ADJCY: int = 0xB
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_TRIANGLELIST_ADJCY: int = 0xC
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_SET_DRAW_CONTROL_A_TOPOLOGY_PATCH: int = 0xE
NVC597_SET_DRAW_CONTROL_A_PRIMITIVE_ID_FIRST: int = 0x0
NVC597_SET_DRAW_CONTROL_A_PRIMITIVE_ID_UNCHANGED: int = 0x1
NVC597_SET_DRAW_CONTROL_A_INSTANCE_ID_FIRST: int = 0x0
NVC597_SET_DRAW_CONTROL_A_INSTANCE_ID_SUBSEQUENT: int = 0x1
NVC597_SET_DRAW_CONTROL_A_INSTANCE_ID_UNCHANGED: int = 0x2
NVC597_SET_DRAW_CONTROL_A_SPLIT_MODE_NORMAL_BEGIN_NORMAL_END: int = 0x0
NVC597_SET_DRAW_CONTROL_A_SPLIT_MODE_NORMAL_BEGIN_OPEN_END: int = 0x1
NVC597_SET_DRAW_CONTROL_A_SPLIT_MODE_OPEN_BEGIN_OPEN_END: int = 0x2
NVC597_SET_DRAW_CONTROL_A_SPLIT_MODE_OPEN_BEGIN_NORMAL_END: int = 0x3
NVC597_SET_DRAW_CONTROL_A_INSTANCE_ITERATE_ENABLE_FALSE: int = 0x0
NVC597_SET_DRAW_CONTROL_A_INSTANCE_ITERATE_ENABLE_TRUE: int = 0x1
NVC597_SET_DRAW_CONTROL_A_IGNORE_GLOBAL_BASE_VERTEX_INDEX_FALSE: int = 0x0
NVC597_SET_DRAW_CONTROL_A_IGNORE_GLOBAL_BASE_VERTEX_INDEX_TRUE: int = 0x1
NVC597_SET_DRAW_CONTROL_A_IGNORE_GLOBAL_BASE_INSTANCE_INDEX_FALSE: int = 0x0
NVC597_SET_DRAW_CONTROL_A_IGNORE_GLOBAL_BASE_INSTANCE_INDEX_TRUE: int = 0x1
NVC597_SET_DRAW_CONTROL_B: int = 0x264
NVC597_DRAW_INDEX_BUFFER_BEGIN_END_A: int = 0x268
NVC597_DRAW_INDEX_BUFFER_BEGIN_END_B: int = 0x26C
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_A: int = 0x270
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_B: int = 0x274
NVC597_INVALIDATE_RASTER_CACHE_NO_WFI: int = 0x27C
NVC597_SET_COLOR_RENDER_TO_ZETA_SURFACE: int = 0x2B8
NVC597_SET_COLOR_RENDER_TO_ZETA_SURFACE_V_FALSE: int = 0x0
NVC597_SET_COLOR_RENDER_TO_ZETA_SURFACE_V_TRUE: int = 0x1
NVC597_SET_ZCULL_VISIBLE_PRIM_OPTIMIZATION: int = 0x2BC
NVC597_SET_ZCULL_VISIBLE_PRIM_OPTIMIZATION_V_FALSE: int = 0x0
NVC597_SET_ZCULL_VISIBLE_PRIM_OPTIMIZATION_V_TRUE: int = 0x1
NVC597_INCREMENT_SYNC_POINT: int = 0x2C8
NVC597_INCREMENT_SYNC_POINT_CLEAN_L2_FALSE: int = 0x0
NVC597_INCREMENT_SYNC_POINT_CLEAN_L2_TRUE: int = 0x1
NVC597_INCREMENT_SYNC_POINT_CONDITION_STREAM_OUT_WRITES_DONE: int = 0x0
NVC597_INCREMENT_SYNC_POINT_CONDITION_ROP_WRITES_DONE: int = 0x1
NVC597_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE: int = 0x2D4
NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE: int = 0x2D8
NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_WIDTH_ONE_GOB: int = 0x0
NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_HEIGHT_ONE_GOB: int = 0x0
NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_HEIGHT_TWO_GOBS: int = 0x1
NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_HEIGHT_FOUR_GOBS: int = 0x2
NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_HEIGHT_EIGHT_GOBS: int = 0x3
NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_HEIGHT_SIXTEEN_GOBS: int = 0x4
NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_HEIGHT_THIRTYTWO_GOBS: int = 0x5
NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_DEPTH_ONE_GOB: int = 0x0
NVC597_SET_ALPHA_CIRCULAR_BUFFER_SIZE: int = 0x2DC
NVC597_DECOMPRESS_SURFACE: int = 0x2E0
NVC597_SET_ZCULL_ROP_BYPASS: int = 0x2E4
NVC597_SET_ZCULL_ROP_BYPASS_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_ROP_BYPASS_ENABLE_TRUE: int = 0x1
NVC597_SET_ZCULL_ROP_BYPASS_NO_STALL_FALSE: int = 0x0
NVC597_SET_ZCULL_ROP_BYPASS_NO_STALL_TRUE: int = 0x1
NVC597_SET_ZCULL_ROP_BYPASS_CULL_EVERYTHING_FALSE: int = 0x0
NVC597_SET_ZCULL_ROP_BYPASS_CULL_EVERYTHING_TRUE: int = 0x1
NVC597_SET_ZCULL_SUBREGION: int = 0x2E8
NVC597_SET_ZCULL_SUBREGION_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_SUBREGION_ENABLE_TRUE: int = 0x1
NVC597_SET_RASTER_BOUNDING_BOX: int = 0x2EC
NVC597_SET_RASTER_BOUNDING_BOX_MODE_BOUNDING_BOX: int = 0x0
NVC597_SET_RASTER_BOUNDING_BOX_MODE_FULL_VIEWPORT: int = 0x1
NVC597_PEER_SEMAPHORE_RELEASE: int = 0x2F0
NVC597_SET_ITERATED_BLEND_OPTIMIZATION: int = 0x2F4
NVC597_SET_ITERATED_BLEND_OPTIMIZATION_NOOP_NEVER: int = 0x0
NVC597_SET_ITERATED_BLEND_OPTIMIZATION_NOOP_SOURCE_RGBA_0000: int = 0x1
NVC597_SET_ITERATED_BLEND_OPTIMIZATION_NOOP_SOURCE_ALPHA_0: int = 0x2
NVC597_SET_ITERATED_BLEND_OPTIMIZATION_NOOP_SOURCE_RGBA_0001: int = 0x3
NVC597_SET_ZCULL_SUBREGION_ALLOCATION: int = 0x2F8
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_Z_16X16X2_4X4: int = 0x0
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_ZS_16X16_4X4: int = 0x1
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_Z_16X16_4X2: int = 0x2
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_Z_16X16_2X4: int = 0x3
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_Z_16X8_4X4: int = 0x4
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_Z_8X8_4X2: int = 0x5
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_Z_8X8_2X4: int = 0x6
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_Z_16X16_4X8: int = 0x7
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_Z_4X8_2X2: int = 0x8
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_ZS_16X8_4X2: int = 0x9
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_ZS_16X8_2X4: int = 0xA
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_ZS_8X8_2X2: int = 0xB
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_Z_4X8_1X1: int = 0xC
NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT_NONE: int = 0xF
NVC597_ASSIGN_ZCULL_SUBREGIONS: int = 0x2FC
NVC597_ASSIGN_ZCULL_SUBREGIONS_ALGORITHM_Static: int = 0x0
NVC597_ASSIGN_ZCULL_SUBREGIONS_ALGORITHM_Adaptive: int = 0x1
NVC597_SET_PS_OUTPUT_SAMPLE_MASK_USAGE: int = 0x300
NVC597_SET_PS_OUTPUT_SAMPLE_MASK_USAGE_ENABLE_FALSE: int = 0x0
NVC597_SET_PS_OUTPUT_SAMPLE_MASK_USAGE_ENABLE_TRUE: int = 0x1
NVC597_SET_PS_OUTPUT_SAMPLE_MASK_USAGE_QUALIFY_BY_ANTI_ALIAS_ENABLE_DISABLE: int = 0x0
NVC597_SET_PS_OUTPUT_SAMPLE_MASK_USAGE_QUALIFY_BY_ANTI_ALIAS_ENABLE_ENABLE: int = 0x1
NVC597_DRAW_ZERO_INDEX: int = 0x304
NVC597_SET_L1_CONFIGURATION: int = 0x308
NVC597_SET_L1_CONFIGURATION_DIRECTLY_ADDRESSABLE_MEMORY_SIZE_16KB: int = 0x1
NVC597_SET_L1_CONFIGURATION_DIRECTLY_ADDRESSABLE_MEMORY_SIZE_48KB: int = 0x3
NVC597_SET_RENDER_ENABLE_CONTROL: int = 0x30C
NVC597_SET_RENDER_ENABLE_CONTROL_CONDITIONAL_LOAD_CONSTANT_BUFFER_FALSE: int = 0x0
NVC597_SET_RENDER_ENABLE_CONTROL_CONDITIONAL_LOAD_CONSTANT_BUFFER_TRUE: int = 0x1
NVC597_SET_SPA_VERSION: int = 0x310
NVC597_SET_TIMESLICE_BATCH_LIMIT: int = 0x314
NVC597_SET_SNAP_GRID_LINE: int = 0x318
NVC597_SET_SNAP_GRID_LINE_LOCATIONS_PER_PIXEL__2X2: int = 0x1
NVC597_SET_SNAP_GRID_LINE_LOCATIONS_PER_PIXEL__4X4: int = 0x2
NVC597_SET_SNAP_GRID_LINE_LOCATIONS_PER_PIXEL__8X8: int = 0x3
NVC597_SET_SNAP_GRID_LINE_LOCATIONS_PER_PIXEL__16X16: int = 0x4
NVC597_SET_SNAP_GRID_LINE_LOCATIONS_PER_PIXEL__32X32: int = 0x5
NVC597_SET_SNAP_GRID_LINE_LOCATIONS_PER_PIXEL__64X64: int = 0x6
NVC597_SET_SNAP_GRID_LINE_LOCATIONS_PER_PIXEL__128X128: int = 0x7
NVC597_SET_SNAP_GRID_LINE_LOCATIONS_PER_PIXEL__256X256: int = 0x8
NVC597_SET_SNAP_GRID_LINE_ROUNDING_MODE_RTNE: int = 0x0
NVC597_SET_SNAP_GRID_LINE_ROUNDING_MODE_TESLA: int = 0x1
NVC597_SET_SNAP_GRID_NON_LINE: int = 0x31C
NVC597_SET_SNAP_GRID_NON_LINE_LOCATIONS_PER_PIXEL__2X2: int = 0x1
NVC597_SET_SNAP_GRID_NON_LINE_LOCATIONS_PER_PIXEL__4X4: int = 0x2
NVC597_SET_SNAP_GRID_NON_LINE_LOCATIONS_PER_PIXEL__8X8: int = 0x3
NVC597_SET_SNAP_GRID_NON_LINE_LOCATIONS_PER_PIXEL__16X16: int = 0x4
NVC597_SET_SNAP_GRID_NON_LINE_LOCATIONS_PER_PIXEL__32X32: int = 0x5
NVC597_SET_SNAP_GRID_NON_LINE_LOCATIONS_PER_PIXEL__64X64: int = 0x6
NVC597_SET_SNAP_GRID_NON_LINE_LOCATIONS_PER_PIXEL__128X128: int = 0x7
NVC597_SET_SNAP_GRID_NON_LINE_LOCATIONS_PER_PIXEL__256X256: int = 0x8
NVC597_SET_SNAP_GRID_NON_LINE_ROUNDING_MODE_RTNE: int = 0x0
NVC597_SET_SNAP_GRID_NON_LINE_ROUNDING_MODE_TESLA: int = 0x1
NVC597_SET_TESSELLATION_PARAMETERS: int = 0x320
NVC597_SET_TESSELLATION_PARAMETERS_DOMAIN_TYPE_ISOLINE: int = 0x0
NVC597_SET_TESSELLATION_PARAMETERS_DOMAIN_TYPE_TRIANGLE: int = 0x1
NVC597_SET_TESSELLATION_PARAMETERS_DOMAIN_TYPE_QUAD: int = 0x2
NVC597_SET_TESSELLATION_PARAMETERS_SPACING_INTEGER: int = 0x0
NVC597_SET_TESSELLATION_PARAMETERS_SPACING_FRACTIONAL_ODD: int = 0x1
NVC597_SET_TESSELLATION_PARAMETERS_SPACING_FRACTIONAL_EVEN: int = 0x2
NVC597_SET_TESSELLATION_PARAMETERS_OUTPUT_PRIMITIVES_POINTS: int = 0x0
NVC597_SET_TESSELLATION_PARAMETERS_OUTPUT_PRIMITIVES_LINES: int = 0x1
NVC597_SET_TESSELLATION_PARAMETERS_OUTPUT_PRIMITIVES_TRIANGLES_CW: int = 0x2
NVC597_SET_TESSELLATION_PARAMETERS_OUTPUT_PRIMITIVES_TRIANGLES_CCW: int = 0x3
NVC597_SET_TESSELLATION_LOD_U0_OR_DENSITY: int = 0x324
NVC597_SET_TESSELLATION_LOD_V0_OR_DETAIL: int = 0x328
NVC597_SET_TESSELLATION_LOD_U1_OR_W0: int = 0x32C
NVC597_SET_TESSELLATION_LOD_V1: int = 0x330
NVC597_SET_TG_LOD_INTERIOR_U: int = 0x334
NVC597_SET_TG_LOD_INTERIOR_V: int = 0x338
NVC597_RESERVED_TG07: int = 0x33C
NVC597_RESERVED_TG08: int = 0x340
NVC597_RESERVED_TG09: int = 0x344
NVC597_RESERVED_TG10: int = 0x348
NVC597_RESERVED_TG11: int = 0x34C
NVC597_RESERVED_TG12: int = 0x350
NVC597_RESERVED_TG13: int = 0x354
NVC597_RESERVED_TG14: int = 0x358
NVC597_RESERVED_TG15: int = 0x35C
NVC597_SET_SUBTILING_PERF_KNOB_A: int = 0x360
NVC597_SET_SUBTILING_PERF_KNOB_B: int = 0x364
NVC597_SET_SUBTILING_PERF_KNOB_C: int = 0x368
NVC597_SET_ZCULL_SUBREGION_TO_REPORT: int = 0x36C
NVC597_SET_ZCULL_SUBREGION_TO_REPORT_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_SUBREGION_TO_REPORT_ENABLE_TRUE: int = 0x1
NVC597_SET_ZCULL_SUBREGION_REPORT_TYPE: int = 0x370
NVC597_SET_ZCULL_SUBREGION_REPORT_TYPE_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_SUBREGION_REPORT_TYPE_ENABLE_TRUE: int = 0x1
NVC597_SET_ZCULL_SUBREGION_REPORT_TYPE_TYPE_DEPTH_TEST: int = 0x0
NVC597_SET_ZCULL_SUBREGION_REPORT_TYPE_TYPE_DEPTH_TEST_NO_ACCEPT: int = 0x1
NVC597_SET_ZCULL_SUBREGION_REPORT_TYPE_TYPE_DEPTH_TEST_LATE_Z: int = 0x2
NVC597_SET_ZCULL_SUBREGION_REPORT_TYPE_TYPE_STENCIL_TEST: int = 0x3
NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD: int = 0x374
NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_IN_UNPARTITIONED_MODE_FALSE: int = 0x0
NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_IN_UNPARTITIONED_MODE_TRUE: int = 0x1
NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_IN_TIMESLICED_MODE_FALSE: int = 0x0
NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_IN_TIMESLICED_MODE_TRUE: int = 0x1
NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_BY_PES_IN_UNPARTITIONED_MODE_FALSE: int = 0x0
NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_BY_PES_IN_UNPARTITIONED_MODE_TRUE: int = 0x1
NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_BY_PES_IN_TIMESLICED_MODE_FALSE: int = 0x0
NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_BY_PES_IN_TIMESLICED_MODE_TRUE: int = 0x1
NVC597_SET_MAX_PATCHES_PER_BATCH: int = 0x378
NVC597_SET_RASTER_ENABLE: int = 0x37C
NVC597_SET_RASTER_ENABLE_V_FALSE: int = 0x0
NVC597_SET_RASTER_ENABLE_V_TRUE: int = 0x1
NVC597_SET_STREAM_OUT_BUFFER_ENABLE_V_FALSE: int = 0x0
NVC597_SET_STREAM_OUT_BUFFER_ENABLE_V_TRUE: int = 0x1
NVC597_SET_ROOT_TABLE_SELECTOR: int = 0x504
NVC597_LOAD_ROOT_TABLE: int = 0x508
NVC597_SET_MME_MEM_ADDRESS_A: int = 0x550
NVC597_SET_MME_MEM_ADDRESS_B: int = 0x554
NVC597_SET_MME_DATA_RAM_ADDRESS: int = 0x558
NVC597_MME_DMA_READ: int = 0x55C
NVC597_MME_DMA_READ_FIFOED: int = 0x560
NVC597_MME_DMA_WRITE: int = 0x564
NVC597_MME_DMA_REDUCTION: int = 0x568
NVC597_MME_DMA_REDUCTION_REDUCTION_OP_RED_ADD: int = 0x0
NVC597_MME_DMA_REDUCTION_REDUCTION_OP_RED_MIN: int = 0x1
NVC597_MME_DMA_REDUCTION_REDUCTION_OP_RED_MAX: int = 0x2
NVC597_MME_DMA_REDUCTION_REDUCTION_OP_RED_INC: int = 0x3
NVC597_MME_DMA_REDUCTION_REDUCTION_OP_RED_DEC: int = 0x4
NVC597_MME_DMA_REDUCTION_REDUCTION_OP_RED_AND: int = 0x5
NVC597_MME_DMA_REDUCTION_REDUCTION_OP_RED_OR: int = 0x6
NVC597_MME_DMA_REDUCTION_REDUCTION_OP_RED_XOR: int = 0x7
NVC597_MME_DMA_REDUCTION_REDUCTION_FORMAT_UNSIGNED_32: int = 0x0
NVC597_MME_DMA_REDUCTION_REDUCTION_FORMAT_SIGNED_32: int = 0x1
NVC597_MME_DMA_REDUCTION_REDUCTION_SIZE_FOUR_BYTES: int = 0x0
NVC597_MME_DMA_REDUCTION_REDUCTION_SIZE_EIGHT_BYTES: int = 0x1
NVC597_MME_DMA_SYSMEMBAR: int = 0x56C
NVC597_MME_DMA_SYNC: int = 0x570
NVC597_SET_MME_DATA_FIFO_CONFIG: int = 0x574
NVC597_SET_MME_DATA_FIFO_CONFIG_FIFO_SIZE_SIZE_0KB: int = 0x0
NVC597_SET_MME_DATA_FIFO_CONFIG_FIFO_SIZE_SIZE_4KB: int = 0x1
NVC597_SET_MME_DATA_FIFO_CONFIG_FIFO_SIZE_SIZE_8KB: int = 0x2
NVC597_SET_MME_DATA_FIFO_CONFIG_FIFO_SIZE_SIZE_12KB: int = 0x3
NVC597_SET_MME_DATA_FIFO_CONFIG_FIFO_SIZE_SIZE_16KB: int = 0x4
NVC597_SET_RASTER_INPUT: int = 0x740
NVC597_SET_STREAM_OUTPUT: int = 0x744
NVC597_SET_STREAM_OUTPUT_ENABLE_FALSE: int = 0x0
NVC597_SET_STREAM_OUTPUT_ENABLE_TRUE: int = 0x1
NVC597_SET_DA_PRIMITIVE_RESTART_TOPOLOGY_CHANGE: int = 0x748
NVC597_SET_DA_PRIMITIVE_RESTART_TOPOLOGY_CHANGE_ENABLE_FALSE: int = 0x0
NVC597_SET_DA_PRIMITIVE_RESTART_TOPOLOGY_CHANGE_ENABLE_TRUE: int = 0x1
NVC597_SET_HYBRID_ANTI_ALIAS_CONTROL: int = 0x754
NVC597_SET_HYBRID_ANTI_ALIAS_CONTROL_CENTROID_PER_FRAGMENT: int = 0x0
NVC597_SET_HYBRID_ANTI_ALIAS_CONTROL_CENTROID_PER_PASS: int = 0x1
NVC597_SET_SHADER_LOCAL_MEMORY_WINDOW: int = 0x77C
NVC597_SET_SHADER_LOCAL_MEMORY_A: int = 0x790
NVC597_SET_SHADER_LOCAL_MEMORY_B: int = 0x794
NVC597_SET_SHADER_LOCAL_MEMORY_C: int = 0x798
NVC597_SET_SHADER_LOCAL_MEMORY_D: int = 0x79C
NVC597_SET_SHADER_LOCAL_MEMORY_E: int = 0x7A0
NVC597_SET_COLOR_ZERO_BANDWIDTH_CLEAR: int = 0x7A4
NVC597_SET_Z_ZERO_BANDWIDTH_CLEAR: int = 0x7A8
NVC597_SET_STENCIL_ZERO_BANDWIDTH_CLEAR: int = 0x7B0
NVC597_SET_ZCULL_REGION_SIZE_A: int = 0x7C0
NVC597_SET_ZCULL_REGION_SIZE_B: int = 0x7C4
NVC597_SET_ZCULL_REGION_SIZE_C: int = 0x7C8
NVC597_SET_ZCULL_REGION_PIXEL_OFFSET_C: int = 0x7CC
NVC597_SET_CULL_BEFORE_FETCH: int = 0x7DC
NVC597_SET_CULL_BEFORE_FETCH_FETCH_STREAMS_ONCE_FALSE: int = 0x0
NVC597_SET_CULL_BEFORE_FETCH_FETCH_STREAMS_ONCE_TRUE: int = 0x1
NVC597_SET_ZCULL_REGION_LOCATION: int = 0x7E0
NVC597_SET_ZCULL_REGION_ALIQUOTS: int = 0x7E4
NVC597_SET_ZCULL_STORAGE_A: int = 0x7E8
NVC597_SET_ZCULL_STORAGE_B: int = 0x7EC
NVC597_SET_ZCULL_STORAGE_C: int = 0x7F0
NVC597_SET_ZCULL_STORAGE_D: int = 0x7F4
NVC597_SET_ZT_READ_ONLY: int = 0x7F8
NVC597_SET_ZT_READ_ONLY_ENABLE_Z_FALSE: int = 0x0
NVC597_SET_ZT_READ_ONLY_ENABLE_Z_TRUE: int = 0x1
NVC597_SET_ZT_READ_ONLY_ENABLE_STENCIL_FALSE: int = 0x0
NVC597_SET_ZT_READ_ONLY_ENABLE_STENCIL_TRUE: int = 0x1
NVC597_SET_COLOR_TARGET_FORMAT_V_DISABLED: int = 0x0
NVC597_SET_COLOR_TARGET_FORMAT_V_RF32_GF32_BF32_AF32: int = 0xC0
NVC597_SET_COLOR_TARGET_FORMAT_V_RS32_GS32_BS32_AS32: int = 0xC1
NVC597_SET_COLOR_TARGET_FORMAT_V_RU32_GU32_BU32_AU32: int = 0xC2
NVC597_SET_COLOR_TARGET_FORMAT_V_RF32_GF32_BF32_X32: int = 0xC3
NVC597_SET_COLOR_TARGET_FORMAT_V_RS32_GS32_BS32_X32: int = 0xC4
NVC597_SET_COLOR_TARGET_FORMAT_V_RU32_GU32_BU32_X32: int = 0xC5
NVC597_SET_COLOR_TARGET_FORMAT_V_R16_G16_B16_A16: int = 0xC6
NVC597_SET_COLOR_TARGET_FORMAT_V_RN16_GN16_BN16_AN16: int = 0xC7
NVC597_SET_COLOR_TARGET_FORMAT_V_RS16_GS16_BS16_AS16: int = 0xC8
NVC597_SET_COLOR_TARGET_FORMAT_V_RU16_GU16_BU16_AU16: int = 0xC9
NVC597_SET_COLOR_TARGET_FORMAT_V_RF16_GF16_BF16_AF16: int = 0xCA
NVC597_SET_COLOR_TARGET_FORMAT_V_RF32_GF32: int = 0xCB
NVC597_SET_COLOR_TARGET_FORMAT_V_RS32_GS32: int = 0xCC
NVC597_SET_COLOR_TARGET_FORMAT_V_RU32_GU32: int = 0xCD
NVC597_SET_COLOR_TARGET_FORMAT_V_RF16_GF16_BF16_X16: int = 0xCE
NVC597_SET_COLOR_TARGET_FORMAT_V_A8R8G8B8: int = 0xCF
NVC597_SET_COLOR_TARGET_FORMAT_V_A8RL8GL8BL8: int = 0xD0
NVC597_SET_COLOR_TARGET_FORMAT_V_A2B10G10R10: int = 0xD1
NVC597_SET_COLOR_TARGET_FORMAT_V_AU2BU10GU10RU10: int = 0xD2
NVC597_SET_COLOR_TARGET_FORMAT_V_A8B8G8R8: int = 0xD5
NVC597_SET_COLOR_TARGET_FORMAT_V_A8BL8GL8RL8: int = 0xD6
NVC597_SET_COLOR_TARGET_FORMAT_V_AN8BN8GN8RN8: int = 0xD7
NVC597_SET_COLOR_TARGET_FORMAT_V_AS8BS8GS8RS8: int = 0xD8
NVC597_SET_COLOR_TARGET_FORMAT_V_AU8BU8GU8RU8: int = 0xD9
NVC597_SET_COLOR_TARGET_FORMAT_V_R16_G16: int = 0xDA
NVC597_SET_COLOR_TARGET_FORMAT_V_RN16_GN16: int = 0xDB
NVC597_SET_COLOR_TARGET_FORMAT_V_RS16_GS16: int = 0xDC
NVC597_SET_COLOR_TARGET_FORMAT_V_RU16_GU16: int = 0xDD
NVC597_SET_COLOR_TARGET_FORMAT_V_RF16_GF16: int = 0xDE
NVC597_SET_COLOR_TARGET_FORMAT_V_A2R10G10B10: int = 0xDF
NVC597_SET_COLOR_TARGET_FORMAT_V_BF10GF11RF11: int = 0xE0
NVC597_SET_COLOR_TARGET_FORMAT_V_RS32: int = 0xE3
NVC597_SET_COLOR_TARGET_FORMAT_V_RU32: int = 0xE4
NVC597_SET_COLOR_TARGET_FORMAT_V_RF32: int = 0xE5
NVC597_SET_COLOR_TARGET_FORMAT_V_X8R8G8B8: int = 0xE6
NVC597_SET_COLOR_TARGET_FORMAT_V_X8RL8GL8BL8: int = 0xE7
NVC597_SET_COLOR_TARGET_FORMAT_V_R5G6B5: int = 0xE8
NVC597_SET_COLOR_TARGET_FORMAT_V_A1R5G5B5: int = 0xE9
NVC597_SET_COLOR_TARGET_FORMAT_V_G8R8: int = 0xEA
NVC597_SET_COLOR_TARGET_FORMAT_V_GN8RN8: int = 0xEB
NVC597_SET_COLOR_TARGET_FORMAT_V_GS8RS8: int = 0xEC
NVC597_SET_COLOR_TARGET_FORMAT_V_GU8RU8: int = 0xED
NVC597_SET_COLOR_TARGET_FORMAT_V_R16: int = 0xEE
NVC597_SET_COLOR_TARGET_FORMAT_V_RN16: int = 0xEF
NVC597_SET_COLOR_TARGET_FORMAT_V_RS16: int = 0xF0
NVC597_SET_COLOR_TARGET_FORMAT_V_RU16: int = 0xF1
NVC597_SET_COLOR_TARGET_FORMAT_V_RF16: int = 0xF2
NVC597_SET_COLOR_TARGET_FORMAT_V_R8: int = 0xF3
NVC597_SET_COLOR_TARGET_FORMAT_V_RN8: int = 0xF4
NVC597_SET_COLOR_TARGET_FORMAT_V_RS8: int = 0xF5
NVC597_SET_COLOR_TARGET_FORMAT_V_RU8: int = 0xF6
NVC597_SET_COLOR_TARGET_FORMAT_V_A8: int = 0xF7
NVC597_SET_COLOR_TARGET_FORMAT_V_X1R5G5B5: int = 0xF8
NVC597_SET_COLOR_TARGET_FORMAT_V_X8B8G8R8: int = 0xF9
NVC597_SET_COLOR_TARGET_FORMAT_V_X8BL8GL8RL8: int = 0xFA
NVC597_SET_COLOR_TARGET_FORMAT_V_Z1R5G5B5: int = 0xFB
NVC597_SET_COLOR_TARGET_FORMAT_V_O1R5G5B5: int = 0xFC
NVC597_SET_COLOR_TARGET_FORMAT_V_Z8R8G8B8: int = 0xFD
NVC597_SET_COLOR_TARGET_FORMAT_V_O8R8G8B8: int = 0xFE
NVC597_SET_COLOR_TARGET_FORMAT_V_R32: int = 0xFF
NVC597_SET_COLOR_TARGET_FORMAT_V_A16: int = 0x40
NVC597_SET_COLOR_TARGET_FORMAT_V_AF16: int = 0x41
NVC597_SET_COLOR_TARGET_FORMAT_V_AF32: int = 0x42
NVC597_SET_COLOR_TARGET_FORMAT_V_A8R8: int = 0x43
NVC597_SET_COLOR_TARGET_FORMAT_V_R16_A16: int = 0x44
NVC597_SET_COLOR_TARGET_FORMAT_V_RF16_AF16: int = 0x45
NVC597_SET_COLOR_TARGET_FORMAT_V_RF32_AF32: int = 0x46
NVC597_SET_COLOR_TARGET_FORMAT_V_B8G8R8A8: int = 0x47
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_WIDTH_ONE_GOB: int = 0x0
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_HEIGHT_ONE_GOB: int = 0x0
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_HEIGHT_TWO_GOBS: int = 0x1
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_HEIGHT_FOUR_GOBS: int = 0x2
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_HEIGHT_EIGHT_GOBS: int = 0x3
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_HEIGHT_SIXTEEN_GOBS: int = 0x4
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_HEIGHT_THIRTYTWO_GOBS: int = 0x5
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_DEPTH_ONE_GOB: int = 0x0
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_DEPTH_TWO_GOBS: int = 0x1
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_DEPTH_FOUR_GOBS: int = 0x2
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_DEPTH_EIGHT_GOBS: int = 0x3
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_DEPTH_SIXTEEN_GOBS: int = 0x4
NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_DEPTH_THIRTYTWO_GOBS: int = 0x5
NVC597_SET_COLOR_TARGET_MEMORY_LAYOUT_BLOCKLINEAR: int = 0x0
NVC597_SET_COLOR_TARGET_MEMORY_LAYOUT_PITCH: int = 0x1
NVC597_SET_COLOR_TARGET_MEMORY_THIRD_DIMENSION_CONTROL_THIRD_DIMENSION_DEFINES_ARRAY_SIZE: int = 0x0
NVC597_SET_COLOR_TARGET_MEMORY_THIRD_DIMENSION_CONTROL_THIRD_DIMENSION_DEFINES_DEPTH_SIZE: int = 0x1
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_X_POS_X: int = 0x0
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_X_NEG_X: int = 0x1
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_X_POS_Y: int = 0x2
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_X_NEG_Y: int = 0x3
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_X_POS_Z: int = 0x4
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_X_NEG_Z: int = 0x5
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_X_POS_W: int = 0x6
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_X_NEG_W: int = 0x7
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Y_POS_X: int = 0x0
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Y_NEG_X: int = 0x1
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Y_POS_Y: int = 0x2
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Y_NEG_Y: int = 0x3
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Y_POS_Z: int = 0x4
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Y_NEG_Z: int = 0x5
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Y_POS_W: int = 0x6
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Y_NEG_W: int = 0x7
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Z_POS_X: int = 0x0
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Z_NEG_X: int = 0x1
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Z_POS_Y: int = 0x2
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Z_NEG_Y: int = 0x3
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Z_POS_Z: int = 0x4
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Z_NEG_Z: int = 0x5
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Z_POS_W: int = 0x6
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Z_NEG_W: int = 0x7
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_W_POS_X: int = 0x0
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_W_NEG_X: int = 0x1
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_W_POS_Y: int = 0x2
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_W_NEG_Y: int = 0x3
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_W_POS_Z: int = 0x4
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_W_NEG_Z: int = 0x5
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_W_POS_W: int = 0x6
NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_W_NEG_W: int = 0x7
NVC597_SET_MAX_STREAM_OUTPUT_GS_INSTANCES_PER_TASK: int = 0xD60
NVC597_SET_API_VISIBLE_CALL_LIMIT: int = 0xD64
NVC597_SET_API_VISIBLE_CALL_LIMIT_V__0: int = 0x0
NVC597_SET_API_VISIBLE_CALL_LIMIT_V__1: int = 0x1
NVC597_SET_API_VISIBLE_CALL_LIMIT_V__2: int = 0x2
NVC597_SET_API_VISIBLE_CALL_LIMIT_V__4: int = 0x3
NVC597_SET_API_VISIBLE_CALL_LIMIT_V__8: int = 0x4
NVC597_SET_API_VISIBLE_CALL_LIMIT_V__16: int = 0x5
NVC597_SET_API_VISIBLE_CALL_LIMIT_V__32: int = 0x6
NVC597_SET_API_VISIBLE_CALL_LIMIT_V__64: int = 0x7
NVC597_SET_API_VISIBLE_CALL_LIMIT_V__128: int = 0x8
NVC597_SET_API_VISIBLE_CALL_LIMIT_V_NO_CHECK: int = 0xF
NVC597_SET_STATISTICS_COUNTER: int = 0xD68
NVC597_SET_STATISTICS_COUNTER_DA_VERTICES_GENERATED_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_DA_VERTICES_GENERATED_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_DA_PRIMITIVES_GENERATED_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_DA_PRIMITIVES_GENERATED_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_VS_INVOCATIONS_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_VS_INVOCATIONS_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_GS_INVOCATIONS_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_GS_INVOCATIONS_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_GS_PRIMITIVES_GENERATED_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_GS_PRIMITIVES_GENERATED_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_STREAMING_PRIMITIVES_SUCCEEDED_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_STREAMING_PRIMITIVES_SUCCEEDED_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_STREAMING_PRIMITIVES_NEEDED_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_STREAMING_PRIMITIVES_NEEDED_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_CLIPPER_INVOCATIONS_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_CLIPPER_INVOCATIONS_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_CLIPPER_PRIMITIVES_GENERATED_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_CLIPPER_PRIMITIVES_GENERATED_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_PS_INVOCATIONS_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_PS_INVOCATIONS_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_TI_INVOCATIONS_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_TI_INVOCATIONS_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_TS_INVOCATIONS_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_TS_INVOCATIONS_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_TS_PRIMITIVES_GENERATED_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_TS_PRIMITIVES_GENERATED_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_TOTAL_STREAMING_PRIMITIVES_NEEDED_SUCCEEDED_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_TOTAL_STREAMING_PRIMITIVES_NEEDED_SUCCEEDED_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_VTG_PRIMITIVES_OUT_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_VTG_PRIMITIVES_OUT_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_ALPHA_BETA_CLOCKS_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_ALPHA_BETA_CLOCKS_ENABLE_TRUE: int = 0x1
NVC597_SET_STATISTICS_COUNTER_SCG_CLOCKS_ENABLE_FALSE: int = 0x0
NVC597_SET_STATISTICS_COUNTER_SCG_CLOCKS_ENABLE_TRUE: int = 0x1
NVC597_SET_CLEAR_RECT_HORIZONTAL: int = 0xD6C
NVC597_SET_CLEAR_RECT_VERTICAL: int = 0xD70
NVC597_SET_VERTEX_ARRAY_START: int = 0xD74
NVC597_DRAW_VERTEX_ARRAY: int = 0xD78
NVC597_SET_VIEWPORT_Z_CLIP: int = 0xD7C
NVC597_SET_VIEWPORT_Z_CLIP_RANGE_NEGATIVE_W_TO_POSITIVE_W: int = 0x0
NVC597_SET_VIEWPORT_Z_CLIP_RANGE_ZERO_TO_POSITIVE_W: int = 0x1
NVC597_SET_Z_CLEAR_VALUE: int = 0xD90
NVC597_SET_SHADER_CACHE_CONTROL: int = 0xD94
NVC597_SET_SHADER_CACHE_CONTROL_ICACHE_PREFETCH_ENABLE_FALSE: int = 0x0
NVC597_SET_SHADER_CACHE_CONTROL_ICACHE_PREFETCH_ENABLE_TRUE: int = 0x1
NVC597_FORCE_TRANSITION_TO_BETA: int = 0xD98
NVC597_SET_REDUCE_COLOR_THRESHOLDS_ENABLE: int = 0xD9C
NVC597_SET_REDUCE_COLOR_THRESHOLDS_ENABLE_V_FALSE: int = 0x0
NVC597_SET_REDUCE_COLOR_THRESHOLDS_ENABLE_V_TRUE: int = 0x1
NVC597_SET_STENCIL_CLEAR_VALUE: int = 0xDA0
NVC597_INVALIDATE_SHADER_CACHES_NO_WFI: int = 0xDA4
NVC597_INVALIDATE_SHADER_CACHES_NO_WFI_INSTRUCTION_FALSE: int = 0x0
NVC597_INVALIDATE_SHADER_CACHES_NO_WFI_INSTRUCTION_TRUE: int = 0x1
NVC597_INVALIDATE_SHADER_CACHES_NO_WFI_GLOBAL_DATA_FALSE: int = 0x0
NVC597_INVALIDATE_SHADER_CACHES_NO_WFI_GLOBAL_DATA_TRUE: int = 0x1
NVC597_INVALIDATE_SHADER_CACHES_NO_WFI_CONSTANT_FALSE: int = 0x0
NVC597_INVALIDATE_SHADER_CACHES_NO_WFI_CONSTANT_TRUE: int = 0x1
NVC597_SET_ZCULL_SERIALIZATION: int = 0xDA8
NVC597_SET_ZCULL_SERIALIZATION_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_SERIALIZATION_ENABLE_TRUE: int = 0x1
NVC597_SET_ZCULL_SERIALIZATION_APPLIED_ALWAYS: int = 0x0
NVC597_SET_ZCULL_SERIALIZATION_APPLIED_LATE_Z: int = 0x1
NVC597_SET_ZCULL_SERIALIZATION_APPLIED_OUT_OF_GAMUT_Z: int = 0x2
NVC597_SET_ZCULL_SERIALIZATION_APPLIED_LATE_Z_OR_OUT_OF_GAMUT_Z: int = 0x3
NVC597_SET_FRONT_POLYGON_MODE: int = 0xDAC
NVC597_SET_FRONT_POLYGON_MODE_V_POINT: int = 0x1B00
NVC597_SET_FRONT_POLYGON_MODE_V_LINE: int = 0x1B01
NVC597_SET_FRONT_POLYGON_MODE_V_FILL: int = 0x1B02
NVC597_SET_BACK_POLYGON_MODE: int = 0xDB0
NVC597_SET_BACK_POLYGON_MODE_V_POINT: int = 0x1B00
NVC597_SET_BACK_POLYGON_MODE_V_LINE: int = 0x1B01
NVC597_SET_BACK_POLYGON_MODE_V_FILL: int = 0x1B02
NVC597_SET_POLY_SMOOTH: int = 0xDB4
NVC597_SET_POLY_SMOOTH_ENABLE_FALSE: int = 0x0
NVC597_SET_POLY_SMOOTH_ENABLE_TRUE: int = 0x1
NVC597_SET_ZCULL_DIR_FORMAT: int = 0xDBC
NVC597_SET_ZCULL_DIR_FORMAT_ZDIR_LESS: int = 0x0
NVC597_SET_ZCULL_DIR_FORMAT_ZDIR_GREATER: int = 0x1
NVC597_SET_ZCULL_DIR_FORMAT_ZFORMAT_MSB: int = 0x0
NVC597_SET_ZCULL_DIR_FORMAT_ZFORMAT_FP: int = 0x1
NVC597_SET_ZCULL_DIR_FORMAT_ZFORMAT_ZTRICK: int = 0x2
NVC597_SET_ZCULL_DIR_FORMAT_ZFORMAT_ZF32_1: int = 0x3
NVC597_SET_POLY_OFFSET_POINT: int = 0xDC0
NVC597_SET_POLY_OFFSET_POINT_ENABLE_FALSE: int = 0x0
NVC597_SET_POLY_OFFSET_POINT_ENABLE_TRUE: int = 0x1
NVC597_SET_POLY_OFFSET_LINE: int = 0xDC4
NVC597_SET_POLY_OFFSET_LINE_ENABLE_FALSE: int = 0x0
NVC597_SET_POLY_OFFSET_LINE_ENABLE_TRUE: int = 0x1
NVC597_SET_POLY_OFFSET_FILL: int = 0xDC8
NVC597_SET_POLY_OFFSET_FILL_ENABLE_FALSE: int = 0x0
NVC597_SET_POLY_OFFSET_FILL_ENABLE_TRUE: int = 0x1
NVC597_SET_PATCH: int = 0xDCC
NVC597_SET_ITERATED_BLEND: int = 0xDD0
NVC597_SET_ITERATED_BLEND_ENABLE_FALSE: int = 0x0
NVC597_SET_ITERATED_BLEND_ENABLE_TRUE: int = 0x1
NVC597_SET_ITERATED_BLEND_ALPHA_ENABLE_FALSE: int = 0x0
NVC597_SET_ITERATED_BLEND_ALPHA_ENABLE_TRUE: int = 0x1
NVC597_SET_ITERATED_BLEND_PASS: int = 0xDD4
NVC597_SET_ZCULL_CRITERION: int = 0xDD8
NVC597_SET_ZCULL_CRITERION_SFUNC_NEVER: int = 0x0
NVC597_SET_ZCULL_CRITERION_SFUNC_LESS: int = 0x1
NVC597_SET_ZCULL_CRITERION_SFUNC_EQUAL: int = 0x2
NVC597_SET_ZCULL_CRITERION_SFUNC_LEQUAL: int = 0x3
NVC597_SET_ZCULL_CRITERION_SFUNC_GREATER: int = 0x4
NVC597_SET_ZCULL_CRITERION_SFUNC_NOTEQUAL: int = 0x5
NVC597_SET_ZCULL_CRITERION_SFUNC_GEQUAL: int = 0x6
NVC597_SET_ZCULL_CRITERION_SFUNC_ALWAYS: int = 0x7
NVC597_SET_ZCULL_CRITERION_NO_INVALIDATE_FALSE: int = 0x0
NVC597_SET_ZCULL_CRITERION_NO_INVALIDATE_TRUE: int = 0x1
NVC597_SET_ZCULL_CRITERION_FORCE_MATCH_FALSE: int = 0x0
NVC597_SET_ZCULL_CRITERION_FORCE_MATCH_TRUE: int = 0x1
NVC597_PIXEL_SHADER_BARRIER: int = 0xDE0
NVC597_PIXEL_SHADER_BARRIER_SYSMEMBAR_ENABLE_FALSE: int = 0x0
NVC597_PIXEL_SHADER_BARRIER_SYSMEMBAR_ENABLE_TRUE: int = 0x1
NVC597_SET_SM_TIMEOUT_INTERVAL: int = 0xDE4
NVC597_SET_DA_PRIMITIVE_RESTART_VERTEX_ARRAY: int = 0xDE8
NVC597_SET_DA_PRIMITIVE_RESTART_VERTEX_ARRAY_ENABLE_FALSE: int = 0x0
NVC597_SET_DA_PRIMITIVE_RESTART_VERTEX_ARRAY_ENABLE_TRUE: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_POINTER: int = 0xDF0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION: int = 0xDF4
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_TEST_CC_FALSE: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_TEST_CC_TRUE: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_TEST_CC_EQ: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_TEST_CC_NE: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_TEST_CC_LT: int = 0x4
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_TEST_CC_LE: int = 0x5
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_TEST_CC_GT: int = 0x6
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_TEST_CC_GE: int = 0x7
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERATION_ADD_PRODUCTS: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERATION_SUB_PRODUCTS: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERATION_MIN: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERATION_MAX: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERATION_RCP: int = 0x4
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERATION_ADD: int = 0x5
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERATION_SUBTRACT: int = 0x6
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_CONSTANT_INPUT_SELECT_CONSTANT0: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_CONSTANT_INPUT_SELECT_CONSTANT1: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_CONSTANT_INPUT_SELECT_CONSTANT2: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_CONSTANT_INPUT_SELECT_CONSTANT3: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_CONSTANT_INPUT_SELECT_CONSTANT4: int = 0x4
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_CONSTANT_INPUT_SELECT_CONSTANT5: int = 0x5
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_CONSTANT_INPUT_SELECT_CONSTANT6: int = 0x6
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_CONSTANT_INPUT_SELECT_CONSTANT7: int = 0x7
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_A_SELECT_SRC_RGB: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_A_SELECT_DEST_RGB: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_A_SELECT_SRC_AAA: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_A_SELECT_DEST_AAA: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_A_SELECT_TEMP0_RGB: int = 0x4
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_A_SELECT_TEMP1_RGB: int = 0x5
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_A_SELECT_TEMP2_RGB: int = 0x6
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_A_SELECT_PBR_RGB: int = 0x7
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_ZERO: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_ONE: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_SRC_RGB: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_SRC_AAA: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_ONE_MINUS_SRC_AAA: int = 0x4
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_DEST_RGB: int = 0x5
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_DEST_AAA: int = 0x6
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_ONE_MINUS_DEST_AAA: int = 0x7
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_TEMP0_RGB: int = 0x9
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_TEMP1_RGB: int = 0xA
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_TEMP2_RGB: int = 0xB
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_PBR_RGB: int = 0xC
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_CONSTANT_RGB: int = 0xD
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT_ZERO_A_TIMES_B: int = 0xE
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_C_SELECT_SRC_RGB: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_C_SELECT_DEST_RGB: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_C_SELECT_SRC_AAA: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_C_SELECT_DEST_AAA: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_C_SELECT_TEMP0_RGB: int = 0x4
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_C_SELECT_TEMP1_RGB: int = 0x5
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_C_SELECT_TEMP2_RGB: int = 0x6
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_C_SELECT_PBR_RGB: int = 0x7
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_ZERO: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_ONE: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_SRC_RGB: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_SRC_AAA: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_ONE_MINUS_SRC_AAA: int = 0x4
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_DEST_RGB: int = 0x5
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_DEST_AAA: int = 0x6
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_ONE_MINUS_DEST_AAA: int = 0x7
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_TEMP0_RGB: int = 0x9
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_TEMP1_RGB: int = 0xA
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_TEMP2_RGB: int = 0xB
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_PBR_RGB: int = 0xC
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_CONSTANT_RGB: int = 0xD
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT_ZERO_C_TIMES_D: int = 0xE
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_SWIZZLE_RGB: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_SWIZZLE_GBR: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_SWIZZLE_RRR: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_SWIZZLE_GGG: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_SWIZZLE_BBB: int = 0x4
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_SWIZZLE_R_TO_A: int = 0x5
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_WRITE_MASK_RGB: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_WRITE_MASK_R_ONLY: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_WRITE_MASK_G_ONLY: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_WRITE_MASK_B_ONLY: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_PASS_OUTPUT_TEMP0: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_PASS_OUTPUT_TEMP1: int = 0x1
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_PASS_OUTPUT_TEMP2: int = 0x2
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_PASS_OUTPUT_NONE: int = 0x3
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_SET_CC_FALSE: int = 0x0
NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_SET_CC_TRUE: int = 0x1
NVC597_SET_WINDOW_OFFSET_X: int = 0xDF8
NVC597_SET_WINDOW_OFFSET_Y: int = 0xDFC
NVC597_SET_SCISSOR_ENABLE_V_FALSE: int = 0x0
NVC597_SET_SCISSOR_ENABLE_V_TRUE: int = 0x1
NVC597_SET_VPC_PERF_KNOB: int = 0xF14
NVC597_PM_LOCAL_TRIGGER: int = 0xF18
NVC597_SET_POST_Z_PS_IMASK: int = 0xF1C
NVC597_SET_POST_Z_PS_IMASK_ENABLE_FALSE: int = 0x0
NVC597_SET_POST_Z_PS_IMASK_ENABLE_TRUE: int = 0x1
NVC597_SET_CONSTANT_COLOR_RENDERING: int = 0xF40
NVC597_SET_CONSTANT_COLOR_RENDERING_ENABLE_FALSE: int = 0x0
NVC597_SET_CONSTANT_COLOR_RENDERING_ENABLE_TRUE: int = 0x1
NVC597_SET_CONSTANT_COLOR_RENDERING_RED: int = 0xF44
NVC597_SET_CONSTANT_COLOR_RENDERING_GREEN: int = 0xF48
NVC597_SET_CONSTANT_COLOR_RENDERING_BLUE: int = 0xF4C
NVC597_SET_CONSTANT_COLOR_RENDERING_ALPHA: int = 0xF50
NVC597_SET_BACK_STENCIL_FUNC_REF: int = 0xF54
NVC597_SET_BACK_STENCIL_MASK: int = 0xF58
NVC597_SET_BACK_STENCIL_FUNC_MASK: int = 0xF5C
NVC597_SET_VERTEX_STREAM_SUBSTITUTE_A: int = 0xF84
NVC597_SET_VERTEX_STREAM_SUBSTITUTE_B: int = 0xF88
NVC597_SET_LINE_MODE_POLYGON_CLIP: int = 0xF8C
NVC597_SET_LINE_MODE_POLYGON_CLIP_GENERATED_EDGE_DRAW_LINE: int = 0x0
NVC597_SET_LINE_MODE_POLYGON_CLIP_GENERATED_EDGE_DO_NOT_DRAW_LINE: int = 0x1
NVC597_SET_SINGLE_CT_WRITE_CONTROL: int = 0xF90
NVC597_SET_SINGLE_CT_WRITE_CONTROL_ENABLE_FALSE: int = 0x0
NVC597_SET_SINGLE_CT_WRITE_CONTROL_ENABLE_TRUE: int = 0x1
NVC597_SET_VTG_WARP_WATERMARKS: int = 0xF98
NVC597_SET_DEPTH_BOUNDS_MIN: int = 0xF9C
NVC597_SET_DEPTH_BOUNDS_MAX: int = 0xFA0
NVC597_SET_SAMPLE_MASK: int = 0xFA4
NVC597_SET_SAMPLE_MASK_RASTER_OUT_ENABLE_FALSE: int = 0x0
NVC597_SET_SAMPLE_MASK_RASTER_OUT_ENABLE_TRUE: int = 0x1
NVC597_SET_SAMPLE_MASK_COLOR_TARGET_ENABLE_FALSE: int = 0x0
NVC597_SET_SAMPLE_MASK_COLOR_TARGET_ENABLE_TRUE: int = 0x1
NVC597_SET_COLOR_TARGET_SAMPLE_MASK: int = 0xFA8
NVC597_SET_CT_MRT_ENABLE: int = 0xFAC
NVC597_SET_CT_MRT_ENABLE_V_FALSE: int = 0x0
NVC597_SET_CT_MRT_ENABLE_V_TRUE: int = 0x1
NVC597_SET_NONMULTISAMPLED_Z: int = 0xFB0
NVC597_SET_NONMULTISAMPLED_Z_V_PER_SAMPLE: int = 0x0
NVC597_SET_NONMULTISAMPLED_Z_V_AT_PIXEL_CENTER: int = 0x1
NVC597_SET_TIR: int = 0xFB4
NVC597_SET_TIR_MODE_DISABLED: int = 0x0
NVC597_SET_TIR_MODE_RASTER_N_TARGET_M: int = 0x1
NVC597_SET_ANTI_ALIAS_RASTER: int = 0xFB8
NVC597_SET_ANTI_ALIAS_RASTER_SAMPLES_MODE_1X1: int = 0x0
NVC597_SET_ANTI_ALIAS_RASTER_SAMPLES_MODE_2X2: int = 0x2
NVC597_SET_ANTI_ALIAS_RASTER_SAMPLES_MODE_4X2_D3D: int = 0x4
NVC597_SET_ANTI_ALIAS_RASTER_SAMPLES_MODE_2X1_D3D: int = 0x5
NVC597_SET_ANTI_ALIAS_RASTER_SAMPLES_MODE_4X4: int = 0x6
NVC597_SET_SAMPLE_MASK_X0_Y0: int = 0xFBC
NVC597_SET_SAMPLE_MASK_X1_Y0: int = 0xFC0
NVC597_SET_SAMPLE_MASK_X0_Y1: int = 0xFC4
NVC597_SET_SAMPLE_MASK_X1_Y1: int = 0xFC8
NVC597_SET_SURFACE_CLIP_ID_MEMORY_A: int = 0xFCC
NVC597_SET_SURFACE_CLIP_ID_MEMORY_B: int = 0xFD0
NVC597_SET_TIR_MODULATION: int = 0xFD4
NVC597_SET_TIR_MODULATION_COMPONENT_SELECT_NO_MODULATION: int = 0x0
NVC597_SET_TIR_MODULATION_COMPONENT_SELECT_MODULATE_RGB: int = 0x1
NVC597_SET_TIR_MODULATION_COMPONENT_SELECT_MODULATE_ALPHA_ONLY: int = 0x2
NVC597_SET_TIR_MODULATION_COMPONENT_SELECT_MODULATE_RGBA: int = 0x3
NVC597_SET_TIR_MODULATION_FUNCTION: int = 0xFD8
NVC597_SET_TIR_MODULATION_FUNCTION_SELECT_LINEAR: int = 0x0
NVC597_SET_TIR_MODULATION_FUNCTION_SELECT_TABLE: int = 0x1
NVC597_SET_BLEND_OPT_CONTROL: int = 0xFDC
NVC597_SET_BLEND_OPT_CONTROL_ALLOW_FLOAT_PIXEL_KILLS_FALSE: int = 0x0
NVC597_SET_BLEND_OPT_CONTROL_ALLOW_FLOAT_PIXEL_KILLS_TRUE: int = 0x1
NVC597_SET_ZT_A: int = 0xFE0
NVC597_SET_ZT_B: int = 0xFE4
NVC597_SET_ZT_FORMAT: int = 0xFE8
NVC597_SET_ZT_FORMAT_V_Z16: int = 0x13
NVC597_SET_ZT_FORMAT_V_Z24S8: int = 0x14
NVC597_SET_ZT_FORMAT_V_X8Z24: int = 0x15
NVC597_SET_ZT_FORMAT_V_S8Z24: int = 0x16
NVC597_SET_ZT_FORMAT_V_S8: int = 0x17
NVC597_SET_ZT_FORMAT_V_V8Z24: int = 0x18
NVC597_SET_ZT_FORMAT_V_ZF32: int = 0xA
NVC597_SET_ZT_FORMAT_V_ZF32_X24S8: int = 0x19
NVC597_SET_ZT_FORMAT_V_X8Z24_X16V8S8: int = 0x1D
NVC597_SET_ZT_FORMAT_V_ZF32_X16V8X8: int = 0x1E
NVC597_SET_ZT_FORMAT_V_ZF32_X16V8S8: int = 0x1F
NVC597_SET_ZT_BLOCK_SIZE: int = 0xFEC
NVC597_SET_ZT_BLOCK_SIZE_WIDTH_ONE_GOB: int = 0x0
NVC597_SET_ZT_BLOCK_SIZE_HEIGHT_ONE_GOB: int = 0x0
NVC597_SET_ZT_BLOCK_SIZE_HEIGHT_TWO_GOBS: int = 0x1
NVC597_SET_ZT_BLOCK_SIZE_HEIGHT_FOUR_GOBS: int = 0x2
NVC597_SET_ZT_BLOCK_SIZE_HEIGHT_EIGHT_GOBS: int = 0x3
NVC597_SET_ZT_BLOCK_SIZE_HEIGHT_SIXTEEN_GOBS: int = 0x4
NVC597_SET_ZT_BLOCK_SIZE_HEIGHT_THIRTYTWO_GOBS: int = 0x5
NVC597_SET_ZT_BLOCK_SIZE_DEPTH_ONE_GOB: int = 0x0
NVC597_SET_ZT_ARRAY_PITCH: int = 0xFF0
NVC597_SET_SURFACE_CLIP_HORIZONTAL: int = 0xFF4
NVC597_SET_SURFACE_CLIP_VERTICAL: int = 0xFF8
NVC597_SET_L2_CACHE_CONTROL_FOR_VAF_REQUESTS: int = 0x1000
NVC597_SET_L2_CACHE_CONTROL_FOR_VAF_REQUESTS_SYSTEM_MEMORY_VOLATILE_FALSE: int = 0x0
NVC597_SET_L2_CACHE_CONTROL_FOR_VAF_REQUESTS_SYSTEM_MEMORY_VOLATILE_TRUE: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_VAF_REQUESTS_POLICY_EVICT_FIRST: int = 0x0
NVC597_SET_L2_CACHE_CONTROL_FOR_VAF_REQUESTS_POLICY_EVICT_NORMAL: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_VAF_REQUESTS_POLICY_EVICT_LAST: int = 0x2
NVC597_SET_VIEWPORT_MULTICAST: int = 0x1004
NVC597_SET_VIEWPORT_MULTICAST_ORDER_VIEWPORT_ORDER: int = 0x0
NVC597_SET_VIEWPORT_MULTICAST_ORDER_PRIMITIVE_ORDER: int = 0x1
NVC597_SET_TESSELLATION_CUT_HEIGHT: int = 0x1008
NVC597_SET_MAX_GS_INSTANCES_PER_TASK: int = 0x100C
NVC597_SET_MAX_GS_OUTPUT_VERTICES_PER_TASK: int = 0x1010
NVC597_SET_RESERVED_SW_METHOD00: int = 0x1014
NVC597_SET_GS_OUTPUT_CB_STORAGE_MULTIPLIER: int = 0x1018
NVC597_SET_BETA_CB_STORAGE_CONSTRAINT: int = 0x101C
NVC597_SET_BETA_CB_STORAGE_CONSTRAINT_ENABLE_FALSE: int = 0x0
NVC597_SET_BETA_CB_STORAGE_CONSTRAINT_ENABLE_TRUE: int = 0x1
NVC597_SET_TI_OUTPUT_CB_STORAGE_MULTIPLIER: int = 0x1020
NVC597_SET_ALPHA_CB_STORAGE_CONSTRAINT: int = 0x1024
NVC597_SET_ALPHA_CB_STORAGE_CONSTRAINT_ENABLE_FALSE: int = 0x0
NVC597_SET_ALPHA_CB_STORAGE_CONSTRAINT_ENABLE_TRUE: int = 0x1
NVC597_SET_RESERVED_SW_METHOD01: int = 0x1028
NVC597_SET_RESERVED_SW_METHOD02: int = 0x102C
NVC597_SET_SPARE_NOOP01: int = 0x1044
NVC597_SET_SPARE_NOOP02: int = 0x1048
NVC597_SET_SPARE_NOOP03: int = 0x104C
NVC597_SET_SPARE_NOOP04: int = 0x1050
NVC597_SET_SPARE_NOOP05: int = 0x1054
NVC597_SET_SPARE_NOOP06: int = 0x1058
NVC597_SET_SPARE_NOOP07: int = 0x105C
NVC597_SET_SPARE_NOOP08: int = 0x1060
NVC597_SET_SPARE_NOOP09: int = 0x1064
NVC597_SET_SPARE_NOOP10: int = 0x1068
NVC597_SET_SPARE_NOOP11: int = 0x106C
NVC597_SET_SPARE_NOOP12: int = 0x1070
NVC597_SET_SPARE_NOOP13: int = 0x1074
NVC597_SET_SPARE_NOOP14: int = 0x1078
NVC597_SET_SPARE_NOOP15: int = 0x107C
NVC597_SET_RESERVED_SW_METHOD03: int = 0x10B0
NVC597_SET_RESERVED_SW_METHOD04: int = 0x10B4
NVC597_SET_RESERVED_SW_METHOD05: int = 0x10B8
NVC597_SET_RESERVED_SW_METHOD06: int = 0x10BC
NVC597_SET_RESERVED_SW_METHOD07: int = 0x10C0
NVC597_SET_RESERVED_SW_METHOD08: int = 0x10C4
NVC597_SET_RESERVED_SW_METHOD09: int = 0x10C8
NVC597_SET_REDUCE_COLOR_THRESHOLDS_UNORM8: int = 0x10CC
NVC597_SET_RESERVED_SW_METHOD10: int = 0x10D0
NVC597_SET_RESERVED_SW_METHOD11: int = 0x10D4
NVC597_SET_RESERVED_SW_METHOD12: int = 0x10D8
NVC597_SET_RESERVED_SW_METHOD13: int = 0x10DC
NVC597_SET_REDUCE_COLOR_THRESHOLDS_UNORM10: int = 0x10E0
NVC597_SET_REDUCE_COLOR_THRESHOLDS_UNORM16: int = 0x10E4
NVC597_SET_REDUCE_COLOR_THRESHOLDS_FP11: int = 0x10E8
NVC597_SET_REDUCE_COLOR_THRESHOLDS_FP16: int = 0x10EC
NVC597_SET_REDUCE_COLOR_THRESHOLDS_SRGB8: int = 0x10F0
NVC597_UNBIND_ALL: int = 0x10F4
NVC597_UNBIND_ALL_CONSTANT_BUFFERS_FALSE: int = 0x0
NVC597_UNBIND_ALL_CONSTANT_BUFFERS_TRUE: int = 0x1
NVC597_SET_CLEAR_SURFACE_CONTROL: int = 0x10F8
NVC597_SET_CLEAR_SURFACE_CONTROL_RESPECT_STENCIL_MASK_FALSE: int = 0x0
NVC597_SET_CLEAR_SURFACE_CONTROL_RESPECT_STENCIL_MASK_TRUE: int = 0x1
NVC597_SET_CLEAR_SURFACE_CONTROL_USE_CLEAR_RECT_FALSE: int = 0x0
NVC597_SET_CLEAR_SURFACE_CONTROL_USE_CLEAR_RECT_TRUE: int = 0x1
NVC597_SET_CLEAR_SURFACE_CONTROL_USE_SCISSOR0_FALSE: int = 0x0
NVC597_SET_CLEAR_SURFACE_CONTROL_USE_SCISSOR0_TRUE: int = 0x1
NVC597_SET_CLEAR_SURFACE_CONTROL_USE_VIEWPORT_CLIP0_FALSE: int = 0x0
NVC597_SET_CLEAR_SURFACE_CONTROL_USE_VIEWPORT_CLIP0_TRUE: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_READ_REQUESTS: int = 0x10FC
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_READ_REQUESTS_POLICY_EVICT_FIRST: int = 0x0
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_READ_REQUESTS_POLICY_EVICT_NORMAL: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_READ_REQUESTS_POLICY_EVICT_LAST: int = 0x2
NVC597_SET_RESERVED_SW_METHOD14: int = 0x1100
NVC597_SET_RESERVED_SW_METHOD15: int = 0x1104
NVC597_NO_OPERATION_DATA_HI: int = 0x110C
NVC597_SET_DEPTH_BIAS_CONTROL: int = 0x1110
NVC597_SET_DEPTH_BIAS_CONTROL_DEPTH_FORMAT_DEPENDENT_FALSE: int = 0x0
NVC597_SET_DEPTH_BIAS_CONTROL_DEPTH_FORMAT_DEPENDENT_TRUE: int = 0x1
NVC597_PM_TRIGGER_END: int = 0x1114
NVC597_SET_VERTEX_ID_BASE: int = 0x1118
NVC597_SET_STENCIL_COMPRESSION: int = 0x111C
NVC597_SET_STENCIL_COMPRESSION_ENABLE_FALSE: int = 0x0
NVC597_SET_STENCIL_COMPRESSION_ENABLE_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP3_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP0_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP0_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP1_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP1_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP2_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP2_TRUE: int = 0x1
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP3_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP3_TRUE: int = 0x1
NVC597_SET_TIR_CONTROL: int = 0x1130
NVC597_SET_TIR_CONTROL_Z_PASS_PIXEL_COUNT_USE_RASTER_SAMPLES_DISABLE: int = 0x0
NVC597_SET_TIR_CONTROL_Z_PASS_PIXEL_COUNT_USE_RASTER_SAMPLES_ENABLE: int = 0x1
NVC597_SET_TIR_CONTROL_ALPHA_TO_COVERAGE_USE_RASTER_SAMPLES_DISABLE: int = 0x0
NVC597_SET_TIR_CONTROL_ALPHA_TO_COVERAGE_USE_RASTER_SAMPLES_ENABLE: int = 0x1
NVC597_SET_TIR_CONTROL_REDUCE_COVERAGE_DISABLE: int = 0x0
NVC597_SET_TIR_CONTROL_REDUCE_COVERAGE_ENABLE: int = 0x1
NVC597_SET_MUTABLE_METHOD_CONTROL: int = 0x1134
NVC597_SET_MUTABLE_METHOD_CONTROL_TREAT_MUTABLE_AS_HEAVYWEIGHT_FALSE: int = 0x0
NVC597_SET_MUTABLE_METHOD_CONTROL_TREAT_MUTABLE_AS_HEAVYWEIGHT_TRUE: int = 0x1
NVC597_SET_POST_PS_INITIAL_COVERAGE: int = 0x1138
NVC597_SET_POST_PS_INITIAL_COVERAGE_USE_PRE_PS_COVERAGE_FALSE: int = 0x0
NVC597_SET_POST_PS_INITIAL_COVERAGE_USE_PRE_PS_COVERAGE_TRUE: int = 0x1
NVC597_SET_FILL_VIA_TRIANGLE: int = 0x113C
NVC597_SET_FILL_VIA_TRIANGLE_MODE_DISABLED: int = 0x0
NVC597_SET_FILL_VIA_TRIANGLE_MODE_FILL_ALL: int = 0x1
NVC597_SET_FILL_VIA_TRIANGLE_MODE_FILL_BBOX: int = 0x2
NVC597_SET_BLEND_PER_FORMAT_ENABLE: int = 0x1140
NVC597_SET_BLEND_PER_FORMAT_ENABLE_SNORM8_UNORM16_SNORM16_FALSE: int = 0x0
NVC597_SET_BLEND_PER_FORMAT_ENABLE_SNORM8_UNORM16_SNORM16_TRUE: int = 0x1
NVC597_FLUSH_PENDING_WRITES: int = 0x1144
NVC597_SET_VERTEX_ATTRIBUTE_A_SOURCE_ACTIVE: int = 0x0
NVC597_SET_VERTEX_ATTRIBUTE_A_SOURCE_INACTIVE: int = 0x1
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R32_G32_B32_A32: int = 0x1
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R32_G32_B32: int = 0x2
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R16_G16_B16_A16: int = 0x3
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R32_G32: int = 0x4
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R16_G16_B16: int = 0x5
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_A8B8G8R8: int = 0x2F
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R8_G8_B8_A8: int = 0xA
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_X8B8G8R8: int = 0x33
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_A2B10G10R10: int = 0x30
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_B10G11R11: int = 0x31
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R16_G16: int = 0xF
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R32: int = 0x12
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R8_G8_B8: int = 0x13
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_G8R8: int = 0x32
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R8_G8: int = 0x18
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R16: int = 0x1B
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_R8: int = 0x1D
NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS_A8: int = 0x34
NVC597_SET_VERTEX_ATTRIBUTE_A_NUMERICAL_TYPE_UNUSED_ENUM_DO_NOT_USE_BECAUSE_IT_WILL_GO_AWAY: int = 0x0
NVC597_SET_VERTEX_ATTRIBUTE_A_NUMERICAL_TYPE_NUM_SNORM: int = 0x1
NVC597_SET_VERTEX_ATTRIBUTE_A_NUMERICAL_TYPE_NUM_UNORM: int = 0x2
NVC597_SET_VERTEX_ATTRIBUTE_A_NUMERICAL_TYPE_NUM_SINT: int = 0x3
NVC597_SET_VERTEX_ATTRIBUTE_A_NUMERICAL_TYPE_NUM_UINT: int = 0x4
NVC597_SET_VERTEX_ATTRIBUTE_A_NUMERICAL_TYPE_NUM_USCALED: int = 0x5
NVC597_SET_VERTEX_ATTRIBUTE_A_NUMERICAL_TYPE_NUM_SSCALED: int = 0x6
NVC597_SET_VERTEX_ATTRIBUTE_A_NUMERICAL_TYPE_NUM_FLOAT: int = 0x7
NVC597_SET_VERTEX_ATTRIBUTE_A_SWAP_R_AND_B_FALSE: int = 0x0
NVC597_SET_VERTEX_ATTRIBUTE_A_SWAP_R_AND_B_TRUE: int = 0x1
NVC597_SET_VERTEX_ATTRIBUTE_B_SOURCE_ACTIVE: int = 0x0
NVC597_SET_VERTEX_ATTRIBUTE_B_SOURCE_INACTIVE: int = 0x1
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R32_G32_B32_A32: int = 0x1
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R32_G32_B32: int = 0x2
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R16_G16_B16_A16: int = 0x3
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R32_G32: int = 0x4
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R16_G16_B16: int = 0x5
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_A8B8G8R8: int = 0x2F
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R8_G8_B8_A8: int = 0xA
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_X8B8G8R8: int = 0x33
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_A2B10G10R10: int = 0x30
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_B10G11R11: int = 0x31
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R16_G16: int = 0xF
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R32: int = 0x12
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R8_G8_B8: int = 0x13
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_G8R8: int = 0x32
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R8_G8: int = 0x18
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R16: int = 0x1B
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_R8: int = 0x1D
NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS_A8: int = 0x34
NVC597_SET_VERTEX_ATTRIBUTE_B_NUMERICAL_TYPE_UNUSED_ENUM_DO_NOT_USE_BECAUSE_IT_WILL_GO_AWAY: int = 0x0
NVC597_SET_VERTEX_ATTRIBUTE_B_NUMERICAL_TYPE_NUM_SNORM: int = 0x1
NVC597_SET_VERTEX_ATTRIBUTE_B_NUMERICAL_TYPE_NUM_UNORM: int = 0x2
NVC597_SET_VERTEX_ATTRIBUTE_B_NUMERICAL_TYPE_NUM_SINT: int = 0x3
NVC597_SET_VERTEX_ATTRIBUTE_B_NUMERICAL_TYPE_NUM_UINT: int = 0x4
NVC597_SET_VERTEX_ATTRIBUTE_B_NUMERICAL_TYPE_NUM_USCALED: int = 0x5
NVC597_SET_VERTEX_ATTRIBUTE_B_NUMERICAL_TYPE_NUM_SSCALED: int = 0x6
NVC597_SET_VERTEX_ATTRIBUTE_B_NUMERICAL_TYPE_NUM_FLOAT: int = 0x7
NVC597_SET_VERTEX_ATTRIBUTE_B_SWAP_R_AND_B_FALSE: int = 0x0
NVC597_SET_VERTEX_ATTRIBUTE_B_SWAP_R_AND_B_TRUE: int = 0x1
NVC597_SET_OFFSET_RENDER_TARGET_INDEX: int = 0x11F0
NVC597_SET_OFFSET_RENDER_TARGET_INDEX_BY_VIEWPORT_INDEX_FALSE: int = 0x0
NVC597_SET_OFFSET_RENDER_TARGET_INDEX_BY_VIEWPORT_INDEX_TRUE: int = 0x1
NVC597_FORCE_HEAVYWEIGHT_METHOD_SYNC: int = 0x11F4
NVC597_SET_COVERAGE_TO_COLOR: int = 0x11F8
NVC597_SET_COVERAGE_TO_COLOR_ENABLE_FALSE: int = 0x0
NVC597_SET_COVERAGE_TO_COLOR_ENABLE_TRUE: int = 0x1
NVC597_DECOMPRESS_ZETA_SURFACE: int = 0x11FC
NVC597_DECOMPRESS_ZETA_SURFACE_Z_ENABLE_FALSE: int = 0x0
NVC597_DECOMPRESS_ZETA_SURFACE_Z_ENABLE_TRUE: int = 0x1
NVC597_DECOMPRESS_ZETA_SURFACE_STENCIL_ENABLE_FALSE: int = 0x0
NVC597_DECOMPRESS_ZETA_SURFACE_STENCIL_ENABLE_TRUE: int = 0x1
NVC597_SET_SCREEN_STATE_MASK: int = 0x1204
NVC597_SET_ZT_SPARSE: int = 0x1208
NVC597_SET_ZT_SPARSE_ENABLE_FALSE: int = 0x0
NVC597_SET_ZT_SPARSE_ENABLE_TRUE: int = 0x1
NVC597_SET_ZT_SPARSE_UNMAPPED_COMPARE_ZT_SPARSE_UNMAPPED_0: int = 0x0
NVC597_SET_ZT_SPARSE_UNMAPPED_COMPARE_ZT_SPARSE_FAIL_ALWAYS: int = 0x1
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST: int = 0x1214
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_POINTS: int = 0x0
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINES: int = 0x1
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINE_LOOP: int = 0x2
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINE_STRIP: int = 0x3
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLES: int = 0x4
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLE_STRIP: int = 0x5
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLE_FAN: int = 0x6
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_QUADS: int = 0x7
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_QUAD_STRIP: int = 0x8
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_POLYGON: int = 0x9
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINELIST_ADJCY: int = 0xA
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINESTRIP_ADJCY: int = 0xB
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLELIST_ADJCY: int = 0xC
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_PATCH: int = 0xE
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT: int = 0x1218
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_POINTS: int = 0x0
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINES: int = 0x1
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINE_LOOP: int = 0x2
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINE_STRIP: int = 0x3
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLES: int = 0x4
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLE_STRIP: int = 0x5
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLE_FAN: int = 0x6
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_QUADS: int = 0x7
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_QUAD_STRIP: int = 0x8
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_POLYGON: int = 0x9
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINELIST_ADJCY: int = 0xA
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINESTRIP_ADJCY: int = 0xB
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLELIST_ADJCY: int = 0xC
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_PATCH: int = 0xE
NVC597_SET_CT_SELECT: int = 0x121C
NVC597_SET_COMPRESSION_THRESHOLD: int = 0x1220
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__0: int = 0x0
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__1: int = 0x1
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__2: int = 0x2
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__4: int = 0x3
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__8: int = 0x4
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__16: int = 0x5
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__32: int = 0x6
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__64: int = 0x7
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__128: int = 0x8
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__256: int = 0x9
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__512: int = 0xA
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__1024: int = 0xB
NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES__2048: int = 0xC
NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL: int = 0x1224
NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_MODE_NO_CONFLICT_DETECT: int = 0x0
NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_MODE_CONFLICT_DETECT_SAMPLE: int = 0x1
NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_MODE_CONFLICT_DETECT_PIXEL: int = 0x2
NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_TILE_SIZE_TC_TILE_SIZE_16X16: int = 0x0
NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_TILE_SIZE_TC_TILE_SIZE_8X8: int = 0x1
NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_FRAGMENT_ORDER_TC_FRAGMENT_ORDERED: int = 0x0
NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_FRAGMENT_ORDER_TC_FRAGMENT_UNORDERED: int = 0x1
NVC597_SET_ZT_SIZE_A: int = 0x1228
NVC597_SET_ZT_SIZE_B: int = 0x122C
NVC597_SET_ZT_SIZE_C: int = 0x1230
NVC597_SET_ZT_SIZE_C_CONTROL_THIRD_DIMENSION_DEFINES_ARRAY_SIZE: int = 0x0
NVC597_SET_ZT_SIZE_C_CONTROL_ARRAY_SIZE_IS_ONE: int = 0x1
NVC597_SET_SAMPLER_BINDING: int = 0x1234
NVC597_SET_SAMPLER_BINDING_V_INDEPENDENTLY: int = 0x0
NVC597_SET_SAMPLER_BINDING_V_VIA_HEADER_BINDING: int = 0x1
NVC597_DRAW_AUTO: int = 0x123C
NVC597_SET_PIXEL_SHADER_TICKET_DISPENSER_VALUE: int = 0x1260
NVC597_SET_BACK_END_COPY_A: int = 0x1264
NVC597_SET_BACK_END_COPY_A_SATURATE32_ENABLE_FALSE: int = 0x0
NVC597_SET_BACK_END_COPY_A_SATURATE32_ENABLE_TRUE: int = 0x1
NVC597_SET_BACK_END_COPY_A_TIMESTAMP_ENABLE_FALSE: int = 0x0
NVC597_SET_BACK_END_COPY_A_TIMESTAMP_ENABLE_TRUE: int = 0x1
NVC597_SET_BACK_END_COPY_B: int = 0x1268
NVC597_SET_BACK_END_COPY_C: int = 0x126C
NVC597_SET_BACK_END_COPY_D: int = 0x1270
NVC597_SET_BACK_END_COPY_E: int = 0x1274
NVC597_SET_CIRCULAR_BUFFER_SIZE: int = 0x1280
NVC597_SET_VTG_REGISTER_WATERMARKS: int = 0x1284
NVC597_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI: int = 0x1288
NVC597_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI_LINES_ALL: int = 0x0
NVC597_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI_LINES_ONE: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_READ_REQUESTS: int = 0x1290
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_READ_REQUESTS_POLICY_EVICT_FIRST: int = 0x0
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_READ_REQUESTS_POLICY_EVICT_NORMAL: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_READ_REQUESTS_POLICY_EVICT_LAST: int = 0x2
NVC597_SET_DA_PRIMITIVE_RESTART_INDEX_TOPOLOGY_CHANGE: int = 0x12A4
NVC597_CLEAR_ZCULL_REGION: int = 0x12C8
NVC597_CLEAR_ZCULL_REGION_Z_ENABLE_FALSE: int = 0x0
NVC597_CLEAR_ZCULL_REGION_Z_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_ZCULL_REGION_STENCIL_ENABLE_FALSE: int = 0x0
NVC597_CLEAR_ZCULL_REGION_STENCIL_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_ZCULL_REGION_USE_CLEAR_RECT_FALSE: int = 0x0
NVC597_CLEAR_ZCULL_REGION_USE_CLEAR_RECT_TRUE: int = 0x1
NVC597_CLEAR_ZCULL_REGION_USE_RT_ARRAY_INDEX_FALSE: int = 0x0
NVC597_CLEAR_ZCULL_REGION_USE_RT_ARRAY_INDEX_TRUE: int = 0x1
NVC597_CLEAR_ZCULL_REGION_MAKE_CONSERVATIVE_FALSE: int = 0x0
NVC597_CLEAR_ZCULL_REGION_MAKE_CONSERVATIVE_TRUE: int = 0x1
NVC597_SET_DEPTH_TEST: int = 0x12CC
NVC597_SET_DEPTH_TEST_ENABLE_FALSE: int = 0x0
NVC597_SET_DEPTH_TEST_ENABLE_TRUE: int = 0x1
NVC597_SET_FILL_MODE: int = 0x12D0
NVC597_SET_FILL_MODE_V_POINT: int = 0x1
NVC597_SET_FILL_MODE_V_WIREFRAME: int = 0x2
NVC597_SET_FILL_MODE_V_SOLID: int = 0x3
NVC597_SET_SHADE_MODE: int = 0x12D4
NVC597_SET_SHADE_MODE_V_FLAT: int = 0x1
NVC597_SET_SHADE_MODE_V_GOURAUD: int = 0x2
NVC597_SET_SHADE_MODE_V_OGL_FLAT: int = 0x1D00
NVC597_SET_SHADE_MODE_V_OGL_SMOOTH: int = 0x1D01
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_WRITE_REQUESTS: int = 0x12D8
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_WRITE_REQUESTS_POLICY_EVICT_FIRST: int = 0x0
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_WRITE_REQUESTS_POLICY_EVICT_NORMAL: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_WRITE_REQUESTS_POLICY_EVICT_LAST: int = 0x2
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_WRITE_REQUESTS: int = 0x12DC
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_WRITE_REQUESTS_POLICY_EVICT_FIRST: int = 0x0
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_WRITE_REQUESTS_POLICY_EVICT_NORMAL: int = 0x1
NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_WRITE_REQUESTS_POLICY_EVICT_LAST: int = 0x2
NVC597_SET_ALPHA_TO_COVERAGE_DITHER_CONTROL: int = 0x12E0
NVC597_SET_ALPHA_TO_COVERAGE_DITHER_CONTROL_DITHER_FOOTPRINT_PIXELS_1X1: int = 0x0
NVC597_SET_ALPHA_TO_COVERAGE_DITHER_CONTROL_DITHER_FOOTPRINT_PIXELS_2X2: int = 0x1
NVC597_SET_ALPHA_TO_COVERAGE_DITHER_CONTROL_DITHER_FOOTPRINT_PIXELS_1X1_VIRTUAL_SAMPLES: int = 0x2
NVC597_SET_BLEND_STATE_PER_TARGET: int = 0x12E4
NVC597_SET_BLEND_STATE_PER_TARGET_ENABLE_FALSE: int = 0x0
NVC597_SET_BLEND_STATE_PER_TARGET_ENABLE_TRUE: int = 0x1
NVC597_SET_DEPTH_WRITE: int = 0x12E8
NVC597_SET_DEPTH_WRITE_ENABLE_FALSE: int = 0x0
NVC597_SET_DEPTH_WRITE_ENABLE_TRUE: int = 0x1
NVC597_SET_ALPHA_TEST: int = 0x12EC
NVC597_SET_ALPHA_TEST_ENABLE_FALSE: int = 0x0
NVC597_SET_ALPHA_TEST_ENABLE_TRUE: int = 0x1
NVC597_SET_INLINE_INDEX4X8_ALIGN: int = 0x1300
NVC597_DRAW_INLINE_INDEX4X8: int = 0x1304
NVC597_D3D_SET_CULL_MODE: int = 0x1308
NVC597_D3D_SET_CULL_MODE_V_NONE: int = 0x1
NVC597_D3D_SET_CULL_MODE_V_CW: int = 0x2
NVC597_D3D_SET_CULL_MODE_V_CCW: int = 0x3
NVC597_SET_DEPTH_FUNC: int = 0x130C
NVC597_SET_DEPTH_FUNC_V_OGL_NEVER: int = 0x200
NVC597_SET_DEPTH_FUNC_V_OGL_LESS: int = 0x201
NVC597_SET_DEPTH_FUNC_V_OGL_EQUAL: int = 0x202
NVC597_SET_DEPTH_FUNC_V_OGL_LEQUAL: int = 0x203
NVC597_SET_DEPTH_FUNC_V_OGL_GREATER: int = 0x204
NVC597_SET_DEPTH_FUNC_V_OGL_NOTEQUAL: int = 0x205
NVC597_SET_DEPTH_FUNC_V_OGL_GEQUAL: int = 0x206
NVC597_SET_DEPTH_FUNC_V_OGL_ALWAYS: int = 0x207
NVC597_SET_DEPTH_FUNC_V_D3D_NEVER: int = 0x1
NVC597_SET_DEPTH_FUNC_V_D3D_LESS: int = 0x2
NVC597_SET_DEPTH_FUNC_V_D3D_EQUAL: int = 0x3
NVC597_SET_DEPTH_FUNC_V_D3D_LESSEQUAL: int = 0x4
NVC597_SET_DEPTH_FUNC_V_D3D_GREATER: int = 0x5
NVC597_SET_DEPTH_FUNC_V_D3D_NOTEQUAL: int = 0x6
NVC597_SET_DEPTH_FUNC_V_D3D_GREATEREQUAL: int = 0x7
NVC597_SET_DEPTH_FUNC_V_D3D_ALWAYS: int = 0x8
NVC597_SET_ALPHA_REF: int = 0x1310
NVC597_SET_ALPHA_FUNC: int = 0x1314
NVC597_SET_ALPHA_FUNC_V_OGL_NEVER: int = 0x200
NVC597_SET_ALPHA_FUNC_V_OGL_LESS: int = 0x201
NVC597_SET_ALPHA_FUNC_V_OGL_EQUAL: int = 0x202
NVC597_SET_ALPHA_FUNC_V_OGL_LEQUAL: int = 0x203
NVC597_SET_ALPHA_FUNC_V_OGL_GREATER: int = 0x204
NVC597_SET_ALPHA_FUNC_V_OGL_NOTEQUAL: int = 0x205
NVC597_SET_ALPHA_FUNC_V_OGL_GEQUAL: int = 0x206
NVC597_SET_ALPHA_FUNC_V_OGL_ALWAYS: int = 0x207
NVC597_SET_ALPHA_FUNC_V_D3D_NEVER: int = 0x1
NVC597_SET_ALPHA_FUNC_V_D3D_LESS: int = 0x2
NVC597_SET_ALPHA_FUNC_V_D3D_EQUAL: int = 0x3
NVC597_SET_ALPHA_FUNC_V_D3D_LESSEQUAL: int = 0x4
NVC597_SET_ALPHA_FUNC_V_D3D_GREATER: int = 0x5
NVC597_SET_ALPHA_FUNC_V_D3D_NOTEQUAL: int = 0x6
NVC597_SET_ALPHA_FUNC_V_D3D_GREATEREQUAL: int = 0x7
NVC597_SET_ALPHA_FUNC_V_D3D_ALWAYS: int = 0x8
NVC597_SET_DRAW_AUTO_STRIDE: int = 0x1318
NVC597_SET_BLEND_CONST_RED: int = 0x131C
NVC597_SET_BLEND_CONST_GREEN: int = 0x1320
NVC597_SET_BLEND_CONST_BLUE: int = 0x1324
NVC597_SET_BLEND_CONST_ALPHA: int = 0x1328
NVC597_INVALIDATE_SAMPLER_CACHE: int = 0x1330
NVC597_INVALIDATE_SAMPLER_CACHE_LINES_ALL: int = 0x0
NVC597_INVALIDATE_SAMPLER_CACHE_LINES_ONE: int = 0x1
NVC597_INVALIDATE_TEXTURE_HEADER_CACHE: int = 0x1334
NVC597_INVALIDATE_TEXTURE_HEADER_CACHE_LINES_ALL: int = 0x0
NVC597_INVALIDATE_TEXTURE_HEADER_CACHE_LINES_ONE: int = 0x1
NVC597_INVALIDATE_TEXTURE_DATA_CACHE: int = 0x1338
NVC597_INVALIDATE_TEXTURE_DATA_CACHE_LINES_ALL: int = 0x0
NVC597_INVALIDATE_TEXTURE_DATA_CACHE_LINES_ONE: int = 0x1
NVC597_SET_BLEND_SEPARATE_FOR_ALPHA: int = 0x133C
NVC597_SET_BLEND_SEPARATE_FOR_ALPHA_ENABLE_FALSE: int = 0x0
NVC597_SET_BLEND_SEPARATE_FOR_ALPHA_ENABLE_TRUE: int = 0x1
NVC597_SET_BLEND_COLOR_OP: int = 0x1340
NVC597_SET_BLEND_COLOR_OP_V_OGL_FUNC_SUBTRACT: int = 0x800A
NVC597_SET_BLEND_COLOR_OP_V_OGL_FUNC_REVERSE_SUBTRACT: int = 0x800B
NVC597_SET_BLEND_COLOR_OP_V_OGL_FUNC_ADD: int = 0x8006
NVC597_SET_BLEND_COLOR_OP_V_OGL_MIN: int = 0x8007
NVC597_SET_BLEND_COLOR_OP_V_OGL_MAX: int = 0x8008
NVC597_SET_BLEND_COLOR_OP_V_D3D_ADD: int = 0x1
NVC597_SET_BLEND_COLOR_OP_V_D3D_SUBTRACT: int = 0x2
NVC597_SET_BLEND_COLOR_OP_V_D3D_REVSUBTRACT: int = 0x3
NVC597_SET_BLEND_COLOR_OP_V_D3D_MIN: int = 0x4
NVC597_SET_BLEND_COLOR_OP_V_D3D_MAX: int = 0x5
NVC597_SET_BLEND_COLOR_SOURCE_COEFF: int = 0x1344
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_ZERO: int = 0x4000
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_ONE: int = 0x4001
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_SRC_COLOR: int = 0x4300
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_SRC_COLOR: int = 0x4301
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_SRC_ALPHA: int = 0x4302
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_SRC_ALPHA: int = 0x4303
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_DST_ALPHA: int = 0x4304
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_DST_ALPHA: int = 0x4305
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_DST_COLOR: int = 0x4306
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_DST_COLOR: int = 0x4307
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_SRC_ALPHA_SATURATE: int = 0x4308
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_CONSTANT_COLOR: int = 0xC001
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_CONSTANT_COLOR: int = 0xC002
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_CONSTANT_ALPHA: int = 0xC003
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_CONSTANT_ALPHA: int = 0xC004
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_SRC1COLOR: int = 0xC900
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_INVSRC1COLOR: int = 0xC901
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_SRC1ALPHA: int = 0xC902
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_OGL_INVSRC1ALPHA: int = 0xC903
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_ZERO: int = 0x1
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_ONE: int = 0x2
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_SRCCOLOR: int = 0x3
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_INVSRCCOLOR: int = 0x4
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_SRCALPHA: int = 0x5
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_INVSRCALPHA: int = 0x6
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_DESTALPHA: int = 0x7
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_INVDESTALPHA: int = 0x8
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_DESTCOLOR: int = 0x9
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_INVDESTCOLOR: int = 0xA
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_SRCALPHASAT: int = 0xB
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_BOTHSRCALPHA: int = 0xC
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_BOTHINVSRCALPHA: int = 0xD
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_BLENDFACTOR: int = 0xE
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_INVBLENDFACTOR: int = 0xF
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_SRC1COLOR: int = 0x10
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_INVSRC1COLOR: int = 0x11
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_SRC1ALPHA: int = 0x12
NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V_D3D_INVSRC1ALPHA: int = 0x13
NVC597_SET_BLEND_COLOR_DEST_COEFF: int = 0x1348
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_ZERO: int = 0x4000
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_ONE: int = 0x4001
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_SRC_COLOR: int = 0x4300
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_SRC_COLOR: int = 0x4301
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_SRC_ALPHA: int = 0x4302
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_SRC_ALPHA: int = 0x4303
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_DST_ALPHA: int = 0x4304
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_DST_ALPHA: int = 0x4305
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_DST_COLOR: int = 0x4306
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_DST_COLOR: int = 0x4307
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_SRC_ALPHA_SATURATE: int = 0x4308
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_CONSTANT_COLOR: int = 0xC001
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_CONSTANT_COLOR: int = 0xC002
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_CONSTANT_ALPHA: int = 0xC003
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_CONSTANT_ALPHA: int = 0xC004
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_SRC1COLOR: int = 0xC900
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_INVSRC1COLOR: int = 0xC901
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_SRC1ALPHA: int = 0xC902
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_OGL_INVSRC1ALPHA: int = 0xC903
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_ZERO: int = 0x1
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_ONE: int = 0x2
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_SRCCOLOR: int = 0x3
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_INVSRCCOLOR: int = 0x4
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_SRCALPHA: int = 0x5
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_INVSRCALPHA: int = 0x6
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_DESTALPHA: int = 0x7
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_INVDESTALPHA: int = 0x8
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_DESTCOLOR: int = 0x9
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_INVDESTCOLOR: int = 0xA
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_SRCALPHASAT: int = 0xB
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_BLENDFACTOR: int = 0xE
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_INVBLENDFACTOR: int = 0xF
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_SRC1COLOR: int = 0x10
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_INVSRC1COLOR: int = 0x11
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_SRC1ALPHA: int = 0x12
NVC597_SET_BLEND_COLOR_DEST_COEFF_V_D3D_INVSRC1ALPHA: int = 0x13
NVC597_SET_BLEND_ALPHA_OP: int = 0x134C
NVC597_SET_BLEND_ALPHA_OP_V_OGL_FUNC_SUBTRACT: int = 0x800A
NVC597_SET_BLEND_ALPHA_OP_V_OGL_FUNC_REVERSE_SUBTRACT: int = 0x800B
NVC597_SET_BLEND_ALPHA_OP_V_OGL_FUNC_ADD: int = 0x8006
NVC597_SET_BLEND_ALPHA_OP_V_OGL_MIN: int = 0x8007
NVC597_SET_BLEND_ALPHA_OP_V_OGL_MAX: int = 0x8008
NVC597_SET_BLEND_ALPHA_OP_V_D3D_ADD: int = 0x1
NVC597_SET_BLEND_ALPHA_OP_V_D3D_SUBTRACT: int = 0x2
NVC597_SET_BLEND_ALPHA_OP_V_D3D_REVSUBTRACT: int = 0x3
NVC597_SET_BLEND_ALPHA_OP_V_D3D_MIN: int = 0x4
NVC597_SET_BLEND_ALPHA_OP_V_D3D_MAX: int = 0x5
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF: int = 0x1350
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_ZERO: int = 0x4000
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_ONE: int = 0x4001
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_SRC_COLOR: int = 0x4300
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_SRC_COLOR: int = 0x4301
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_SRC_ALPHA: int = 0x4302
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_SRC_ALPHA: int = 0x4303
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_DST_ALPHA: int = 0x4304
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_DST_ALPHA: int = 0x4305
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_DST_COLOR: int = 0x4306
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_DST_COLOR: int = 0x4307
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_SRC_ALPHA_SATURATE: int = 0x4308
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_CONSTANT_COLOR: int = 0xC001
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_CONSTANT_COLOR: int = 0xC002
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_CONSTANT_ALPHA: int = 0xC003
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_CONSTANT_ALPHA: int = 0xC004
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_SRC1COLOR: int = 0xC900
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_INVSRC1COLOR: int = 0xC901
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_SRC1ALPHA: int = 0xC902
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_OGL_INVSRC1ALPHA: int = 0xC903
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_ZERO: int = 0x1
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_ONE: int = 0x2
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_SRCCOLOR: int = 0x3
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_INVSRCCOLOR: int = 0x4
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_SRCALPHA: int = 0x5
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_INVSRCALPHA: int = 0x6
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_DESTALPHA: int = 0x7
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_INVDESTALPHA: int = 0x8
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_DESTCOLOR: int = 0x9
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_INVDESTCOLOR: int = 0xA
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_SRCALPHASAT: int = 0xB
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_BOTHSRCALPHA: int = 0xC
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_BOTHINVSRCALPHA: int = 0xD
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_BLENDFACTOR: int = 0xE
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_INVBLENDFACTOR: int = 0xF
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_SRC1COLOR: int = 0x10
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_INVSRC1COLOR: int = 0x11
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_SRC1ALPHA: int = 0x12
NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V_D3D_INVSRC1ALPHA: int = 0x13
NVC597_SET_GLOBAL_COLOR_KEY: int = 0x1354
NVC597_SET_GLOBAL_COLOR_KEY_ENABLE_FALSE: int = 0x0
NVC597_SET_GLOBAL_COLOR_KEY_ENABLE_TRUE: int = 0x1
NVC597_SET_BLEND_ALPHA_DEST_COEFF: int = 0x1358
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_ZERO: int = 0x4000
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_ONE: int = 0x4001
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_SRC_COLOR: int = 0x4300
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_SRC_COLOR: int = 0x4301
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_SRC_ALPHA: int = 0x4302
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_SRC_ALPHA: int = 0x4303
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_DST_ALPHA: int = 0x4304
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_DST_ALPHA: int = 0x4305
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_DST_COLOR: int = 0x4306
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_DST_COLOR: int = 0x4307
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_SRC_ALPHA_SATURATE: int = 0x4308
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_CONSTANT_COLOR: int = 0xC001
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_CONSTANT_COLOR: int = 0xC002
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_CONSTANT_ALPHA: int = 0xC003
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_CONSTANT_ALPHA: int = 0xC004
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_SRC1COLOR: int = 0xC900
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_INVSRC1COLOR: int = 0xC901
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_SRC1ALPHA: int = 0xC902
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_OGL_INVSRC1ALPHA: int = 0xC903
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_ZERO: int = 0x1
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_ONE: int = 0x2
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_SRCCOLOR: int = 0x3
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_INVSRCCOLOR: int = 0x4
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_SRCALPHA: int = 0x5
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_INVSRCALPHA: int = 0x6
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_DESTALPHA: int = 0x7
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_INVDESTALPHA: int = 0x8
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_DESTCOLOR: int = 0x9
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_INVDESTCOLOR: int = 0xA
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_SRCALPHASAT: int = 0xB
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_BLENDFACTOR: int = 0xE
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_INVBLENDFACTOR: int = 0xF
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_SRC1COLOR: int = 0x10
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_INVSRC1COLOR: int = 0x11
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_SRC1ALPHA: int = 0x12
NVC597_SET_BLEND_ALPHA_DEST_COEFF_V_D3D_INVSRC1ALPHA: int = 0x13
NVC597_SET_SINGLE_ROP_CONTROL: int = 0x135C
NVC597_SET_SINGLE_ROP_CONTROL_ENABLE_FALSE: int = 0x0
NVC597_SET_SINGLE_ROP_CONTROL_ENABLE_TRUE: int = 0x1
NVC597_SET_BLEND_ENABLE_FALSE: int = 0x0
NVC597_SET_BLEND_ENABLE_TRUE: int = 0x1
NVC597_SET_STENCIL_TEST: int = 0x1380
NVC597_SET_STENCIL_TEST_ENABLE_FALSE: int = 0x0
NVC597_SET_STENCIL_TEST_ENABLE_TRUE: int = 0x1
NVC597_SET_STENCIL_OP_FAIL: int = 0x1384
NVC597_SET_STENCIL_OP_FAIL_V_OGL_KEEP: int = 0x1E00
NVC597_SET_STENCIL_OP_FAIL_V_OGL_ZERO: int = 0x0
NVC597_SET_STENCIL_OP_FAIL_V_OGL_REPLACE: int = 0x1E01
NVC597_SET_STENCIL_OP_FAIL_V_OGL_INCRSAT: int = 0x1E02
NVC597_SET_STENCIL_OP_FAIL_V_OGL_DECRSAT: int = 0x1E03
NVC597_SET_STENCIL_OP_FAIL_V_OGL_INVERT: int = 0x150A
NVC597_SET_STENCIL_OP_FAIL_V_OGL_INCR: int = 0x8507
NVC597_SET_STENCIL_OP_FAIL_V_OGL_DECR: int = 0x8508
NVC597_SET_STENCIL_OP_FAIL_V_D3D_KEEP: int = 0x1
NVC597_SET_STENCIL_OP_FAIL_V_D3D_ZERO: int = 0x2
NVC597_SET_STENCIL_OP_FAIL_V_D3D_REPLACE: int = 0x3
NVC597_SET_STENCIL_OP_FAIL_V_D3D_INCRSAT: int = 0x4
NVC597_SET_STENCIL_OP_FAIL_V_D3D_DECRSAT: int = 0x5
NVC597_SET_STENCIL_OP_FAIL_V_D3D_INVERT: int = 0x6
NVC597_SET_STENCIL_OP_FAIL_V_D3D_INCR: int = 0x7
NVC597_SET_STENCIL_OP_FAIL_V_D3D_DECR: int = 0x8
NVC597_SET_STENCIL_OP_ZFAIL: int = 0x1388
NVC597_SET_STENCIL_OP_ZFAIL_V_OGL_KEEP: int = 0x1E00
NVC597_SET_STENCIL_OP_ZFAIL_V_OGL_ZERO: int = 0x0
NVC597_SET_STENCIL_OP_ZFAIL_V_OGL_REPLACE: int = 0x1E01
NVC597_SET_STENCIL_OP_ZFAIL_V_OGL_INCRSAT: int = 0x1E02
NVC597_SET_STENCIL_OP_ZFAIL_V_OGL_DECRSAT: int = 0x1E03
NVC597_SET_STENCIL_OP_ZFAIL_V_OGL_INVERT: int = 0x150A
NVC597_SET_STENCIL_OP_ZFAIL_V_OGL_INCR: int = 0x8507
NVC597_SET_STENCIL_OP_ZFAIL_V_OGL_DECR: int = 0x8508
NVC597_SET_STENCIL_OP_ZFAIL_V_D3D_KEEP: int = 0x1
NVC597_SET_STENCIL_OP_ZFAIL_V_D3D_ZERO: int = 0x2
NVC597_SET_STENCIL_OP_ZFAIL_V_D3D_REPLACE: int = 0x3
NVC597_SET_STENCIL_OP_ZFAIL_V_D3D_INCRSAT: int = 0x4
NVC597_SET_STENCIL_OP_ZFAIL_V_D3D_DECRSAT: int = 0x5
NVC597_SET_STENCIL_OP_ZFAIL_V_D3D_INVERT: int = 0x6
NVC597_SET_STENCIL_OP_ZFAIL_V_D3D_INCR: int = 0x7
NVC597_SET_STENCIL_OP_ZFAIL_V_D3D_DECR: int = 0x8
NVC597_SET_STENCIL_OP_ZPASS: int = 0x138C
NVC597_SET_STENCIL_OP_ZPASS_V_OGL_KEEP: int = 0x1E00
NVC597_SET_STENCIL_OP_ZPASS_V_OGL_ZERO: int = 0x0
NVC597_SET_STENCIL_OP_ZPASS_V_OGL_REPLACE: int = 0x1E01
NVC597_SET_STENCIL_OP_ZPASS_V_OGL_INCRSAT: int = 0x1E02
NVC597_SET_STENCIL_OP_ZPASS_V_OGL_DECRSAT: int = 0x1E03
NVC597_SET_STENCIL_OP_ZPASS_V_OGL_INVERT: int = 0x150A
NVC597_SET_STENCIL_OP_ZPASS_V_OGL_INCR: int = 0x8507
NVC597_SET_STENCIL_OP_ZPASS_V_OGL_DECR: int = 0x8508
NVC597_SET_STENCIL_OP_ZPASS_V_D3D_KEEP: int = 0x1
NVC597_SET_STENCIL_OP_ZPASS_V_D3D_ZERO: int = 0x2
NVC597_SET_STENCIL_OP_ZPASS_V_D3D_REPLACE: int = 0x3
NVC597_SET_STENCIL_OP_ZPASS_V_D3D_INCRSAT: int = 0x4
NVC597_SET_STENCIL_OP_ZPASS_V_D3D_DECRSAT: int = 0x5
NVC597_SET_STENCIL_OP_ZPASS_V_D3D_INVERT: int = 0x6
NVC597_SET_STENCIL_OP_ZPASS_V_D3D_INCR: int = 0x7
NVC597_SET_STENCIL_OP_ZPASS_V_D3D_DECR: int = 0x8
NVC597_SET_STENCIL_FUNC: int = 0x1390
NVC597_SET_STENCIL_FUNC_V_OGL_NEVER: int = 0x200
NVC597_SET_STENCIL_FUNC_V_OGL_LESS: int = 0x201
NVC597_SET_STENCIL_FUNC_V_OGL_EQUAL: int = 0x202
NVC597_SET_STENCIL_FUNC_V_OGL_LEQUAL: int = 0x203
NVC597_SET_STENCIL_FUNC_V_OGL_GREATER: int = 0x204
NVC597_SET_STENCIL_FUNC_V_OGL_NOTEQUAL: int = 0x205
NVC597_SET_STENCIL_FUNC_V_OGL_GEQUAL: int = 0x206
NVC597_SET_STENCIL_FUNC_V_OGL_ALWAYS: int = 0x207
NVC597_SET_STENCIL_FUNC_V_D3D_NEVER: int = 0x1
NVC597_SET_STENCIL_FUNC_V_D3D_LESS: int = 0x2
NVC597_SET_STENCIL_FUNC_V_D3D_EQUAL: int = 0x3
NVC597_SET_STENCIL_FUNC_V_D3D_LESSEQUAL: int = 0x4
NVC597_SET_STENCIL_FUNC_V_D3D_GREATER: int = 0x5
NVC597_SET_STENCIL_FUNC_V_D3D_NOTEQUAL: int = 0x6
NVC597_SET_STENCIL_FUNC_V_D3D_GREATEREQUAL: int = 0x7
NVC597_SET_STENCIL_FUNC_V_D3D_ALWAYS: int = 0x8
NVC597_SET_STENCIL_FUNC_REF: int = 0x1394
NVC597_SET_STENCIL_FUNC_MASK: int = 0x1398
NVC597_SET_STENCIL_MASK: int = 0x139C
NVC597_SET_DRAW_AUTO_START: int = 0x13A4
NVC597_SET_PS_SATURATE: int = 0x13A8
NVC597_SET_PS_SATURATE_OUTPUT0_FALSE: int = 0x0
NVC597_SET_PS_SATURATE_OUTPUT0_TRUE: int = 0x1
NVC597_SET_PS_SATURATE_CLAMP_RANGE0_ZERO_TO_PLUS_ONE: int = 0x0
NVC597_SET_PS_SATURATE_CLAMP_RANGE0_MINUS_ONE_TO_PLUS_ONE: int = 0x1
NVC597_SET_PS_SATURATE_OUTPUT1_FALSE: int = 0x0
NVC597_SET_PS_SATURATE_OUTPUT1_TRUE: int = 0x1
NVC597_SET_PS_SATURATE_CLAMP_RANGE1_ZERO_TO_PLUS_ONE: int = 0x0
NVC597_SET_PS_SATURATE_CLAMP_RANGE1_MINUS_ONE_TO_PLUS_ONE: int = 0x1
NVC597_SET_PS_SATURATE_OUTPUT2_FALSE: int = 0x0
NVC597_SET_PS_SATURATE_OUTPUT2_TRUE: int = 0x1
NVC597_SET_PS_SATURATE_CLAMP_RANGE2_ZERO_TO_PLUS_ONE: int = 0x0
NVC597_SET_PS_SATURATE_CLAMP_RANGE2_MINUS_ONE_TO_PLUS_ONE: int = 0x1
NVC597_SET_PS_SATURATE_OUTPUT3_FALSE: int = 0x0
NVC597_SET_PS_SATURATE_OUTPUT3_TRUE: int = 0x1
NVC597_SET_PS_SATURATE_CLAMP_RANGE3_ZERO_TO_PLUS_ONE: int = 0x0
NVC597_SET_PS_SATURATE_CLAMP_RANGE3_MINUS_ONE_TO_PLUS_ONE: int = 0x1
NVC597_SET_PS_SATURATE_OUTPUT4_FALSE: int = 0x0
NVC597_SET_PS_SATURATE_OUTPUT4_TRUE: int = 0x1
NVC597_SET_PS_SATURATE_CLAMP_RANGE4_ZERO_TO_PLUS_ONE: int = 0x0
NVC597_SET_PS_SATURATE_CLAMP_RANGE4_MINUS_ONE_TO_PLUS_ONE: int = 0x1
NVC597_SET_PS_SATURATE_OUTPUT5_FALSE: int = 0x0
NVC597_SET_PS_SATURATE_OUTPUT5_TRUE: int = 0x1
NVC597_SET_PS_SATURATE_CLAMP_RANGE5_ZERO_TO_PLUS_ONE: int = 0x0
NVC597_SET_PS_SATURATE_CLAMP_RANGE5_MINUS_ONE_TO_PLUS_ONE: int = 0x1
NVC597_SET_PS_SATURATE_OUTPUT6_FALSE: int = 0x0
NVC597_SET_PS_SATURATE_OUTPUT6_TRUE: int = 0x1
NVC597_SET_PS_SATURATE_CLAMP_RANGE6_ZERO_TO_PLUS_ONE: int = 0x0
NVC597_SET_PS_SATURATE_CLAMP_RANGE6_MINUS_ONE_TO_PLUS_ONE: int = 0x1
NVC597_SET_PS_SATURATE_OUTPUT7_FALSE: int = 0x0
NVC597_SET_PS_SATURATE_OUTPUT7_TRUE: int = 0x1
NVC597_SET_PS_SATURATE_CLAMP_RANGE7_ZERO_TO_PLUS_ONE: int = 0x0
NVC597_SET_PS_SATURATE_CLAMP_RANGE7_MINUS_ONE_TO_PLUS_ONE: int = 0x1
NVC597_SET_WINDOW_ORIGIN: int = 0x13AC
NVC597_SET_WINDOW_ORIGIN_MODE_UPPER_LEFT: int = 0x0
NVC597_SET_WINDOW_ORIGIN_MODE_LOWER_LEFT: int = 0x1
NVC597_SET_WINDOW_ORIGIN_FLIP_Y_FALSE: int = 0x0
NVC597_SET_WINDOW_ORIGIN_FLIP_Y_TRUE: int = 0x1
NVC597_SET_LINE_WIDTH_FLOAT: int = 0x13B0
NVC597_SET_ALIASED_LINE_WIDTH_FLOAT: int = 0x13B4
NVC597_SET_LINE_MULTISAMPLE_OVERRIDE: int = 0x1418
NVC597_SET_LINE_MULTISAMPLE_OVERRIDE_ENABLE_FALSE: int = 0x0
NVC597_SET_LINE_MULTISAMPLE_OVERRIDE_ENABLE_TRUE: int = 0x1
NVC597_INVALIDATE_SAMPLER_CACHE_NO_WFI: int = 0x1424
NVC597_INVALIDATE_SAMPLER_CACHE_NO_WFI_LINES_ALL: int = 0x0
NVC597_INVALIDATE_SAMPLER_CACHE_NO_WFI_LINES_ONE: int = 0x1
NVC597_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI: int = 0x1428
NVC597_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI_LINES_ALL: int = 0x0
NVC597_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI_LINES_ONE: int = 0x1
NVC597_SET_GLOBAL_BASE_VERTEX_INDEX: int = 0x1434
NVC597_SET_GLOBAL_BASE_INSTANCE_INDEX: int = 0x1438
NVC597_SET_PS_WARP_WATERMARKS: int = 0x1450
NVC597_SET_PS_REGISTER_WATERMARKS: int = 0x1454
NVC597_STORE_ZCULL: int = 0x1464
NVC597_LOAD_ZCULL: int = 0x1500
NVC597_SET_SURFACE_CLIP_ID_HEIGHT: int = 0x1504
NVC597_SET_CLIP_ID_CLEAR_RECT_HORIZONTAL: int = 0x1508
NVC597_SET_CLIP_ID_CLEAR_RECT_VERTICAL: int = 0x150C
NVC597_SET_USER_CLIP_ENABLE: int = 0x1510
NVC597_SET_USER_CLIP_ENABLE_PLANE0_FALSE: int = 0x0
NVC597_SET_USER_CLIP_ENABLE_PLANE0_TRUE: int = 0x1
NVC597_SET_USER_CLIP_ENABLE_PLANE1_FALSE: int = 0x0
NVC597_SET_USER_CLIP_ENABLE_PLANE1_TRUE: int = 0x1
NVC597_SET_USER_CLIP_ENABLE_PLANE2_FALSE: int = 0x0
NVC597_SET_USER_CLIP_ENABLE_PLANE2_TRUE: int = 0x1
NVC597_SET_USER_CLIP_ENABLE_PLANE3_FALSE: int = 0x0
NVC597_SET_USER_CLIP_ENABLE_PLANE3_TRUE: int = 0x1
NVC597_SET_USER_CLIP_ENABLE_PLANE4_FALSE: int = 0x0
NVC597_SET_USER_CLIP_ENABLE_PLANE4_TRUE: int = 0x1
NVC597_SET_USER_CLIP_ENABLE_PLANE5_FALSE: int = 0x0
NVC597_SET_USER_CLIP_ENABLE_PLANE5_TRUE: int = 0x1
NVC597_SET_USER_CLIP_ENABLE_PLANE6_FALSE: int = 0x0
NVC597_SET_USER_CLIP_ENABLE_PLANE6_TRUE: int = 0x1
NVC597_SET_USER_CLIP_ENABLE_PLANE7_FALSE: int = 0x0
NVC597_SET_USER_CLIP_ENABLE_PLANE7_TRUE: int = 0x1
NVC597_SET_ZPASS_PIXEL_COUNT: int = 0x1514
NVC597_SET_ZPASS_PIXEL_COUNT_ENABLE_FALSE: int = 0x0
NVC597_SET_ZPASS_PIXEL_COUNT_ENABLE_TRUE: int = 0x1
NVC597_SET_POINT_SIZE: int = 0x1518
NVC597_SET_ZCULL_STATS: int = 0x151C
NVC597_SET_ZCULL_STATS_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_STATS_ENABLE_TRUE: int = 0x1
NVC597_SET_POINT_SPRITE: int = 0x1520
NVC597_SET_POINT_SPRITE_ENABLE_FALSE: int = 0x0
NVC597_SET_POINT_SPRITE_ENABLE_TRUE: int = 0x1
NVC597_SET_SHADER_EXCEPTIONS: int = 0x1528
NVC597_SET_SHADER_EXCEPTIONS_ENABLE_FALSE: int = 0x0
NVC597_SET_SHADER_EXCEPTIONS_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_REPORT_VALUE: int = 0x1530
NVC597_CLEAR_REPORT_VALUE_TYPE_DA_VERTICES_GENERATED: int = 0x12
NVC597_CLEAR_REPORT_VALUE_TYPE_DA_PRIMITIVES_GENERATED: int = 0x13
NVC597_CLEAR_REPORT_VALUE_TYPE_VS_INVOCATIONS: int = 0x15
NVC597_CLEAR_REPORT_VALUE_TYPE_TI_INVOCATIONS: int = 0x16
NVC597_CLEAR_REPORT_VALUE_TYPE_TS_INVOCATIONS: int = 0x17
NVC597_CLEAR_REPORT_VALUE_TYPE_TS_PRIMITIVES_GENERATED: int = 0x18
NVC597_CLEAR_REPORT_VALUE_TYPE_GS_INVOCATIONS: int = 0x1A
NVC597_CLEAR_REPORT_VALUE_TYPE_GS_PRIMITIVES_GENERATED: int = 0x1B
NVC597_CLEAR_REPORT_VALUE_TYPE_VTG_PRIMITIVES_OUT: int = 0x1F
NVC597_CLEAR_REPORT_VALUE_TYPE_STREAMING_PRIMITIVES_SUCCEEDED: int = 0x10
NVC597_CLEAR_REPORT_VALUE_TYPE_STREAMING_PRIMITIVES_NEEDED: int = 0x11
NVC597_CLEAR_REPORT_VALUE_TYPE_TOTAL_STREAMING_PRIMITIVES_NEEDED_MINUS_SUCCEEDED: int = 0x3
NVC597_CLEAR_REPORT_VALUE_TYPE_CLIPPER_INVOCATIONS: int = 0x1C
NVC597_CLEAR_REPORT_VALUE_TYPE_CLIPPER_PRIMITIVES_GENERATED: int = 0x1D
NVC597_CLEAR_REPORT_VALUE_TYPE_ZCULL_STATS: int = 0x2
NVC597_CLEAR_REPORT_VALUE_TYPE_PS_INVOCATIONS: int = 0x1E
NVC597_CLEAR_REPORT_VALUE_TYPE_ZPASS_PIXEL_CNT: int = 0x1
NVC597_CLEAR_REPORT_VALUE_TYPE_ALPHA_BETA_CLOCKS: int = 0x4
NVC597_CLEAR_REPORT_VALUE_TYPE_SCG_CLOCKS: int = 0x9
NVC597_SET_ANTI_ALIAS_ENABLE: int = 0x1534
NVC597_SET_ANTI_ALIAS_ENABLE_V_FALSE: int = 0x0
NVC597_SET_ANTI_ALIAS_ENABLE_V_TRUE: int = 0x1
NVC597_SET_ZT_SELECT: int = 0x1538
NVC597_SET_ANTI_ALIAS_ALPHA_CONTROL: int = 0x153C
NVC597_SET_ANTI_ALIAS_ALPHA_CONTROL_ALPHA_TO_COVERAGE_DISABLE: int = 0x0
NVC597_SET_ANTI_ALIAS_ALPHA_CONTROL_ALPHA_TO_COVERAGE_ENABLE: int = 0x1
NVC597_SET_ANTI_ALIAS_ALPHA_CONTROL_ALPHA_TO_ONE_DISABLE: int = 0x0
NVC597_SET_ANTI_ALIAS_ALPHA_CONTROL_ALPHA_TO_ONE_ENABLE: int = 0x1
NVC597_SET_RENDER_ENABLE_A: int = 0x1550
NVC597_SET_RENDER_ENABLE_B: int = 0x1554
NVC597_SET_RENDER_ENABLE_C: int = 0x1558
NVC597_SET_RENDER_ENABLE_C_MODE_FALSE: int = 0x0
NVC597_SET_RENDER_ENABLE_C_MODE_TRUE: int = 0x1
NVC597_SET_RENDER_ENABLE_C_MODE_CONDITIONAL: int = 0x2
NVC597_SET_RENDER_ENABLE_C_MODE_RENDER_IF_EQUAL: int = 0x3
NVC597_SET_RENDER_ENABLE_C_MODE_RENDER_IF_NOT_EQUAL: int = 0x4
NVC597_SET_TEX_SAMPLER_POOL_A: int = 0x155C
NVC597_SET_TEX_SAMPLER_POOL_B: int = 0x1560
NVC597_SET_TEX_SAMPLER_POOL_C: int = 0x1564
NVC597_SET_SLOPE_SCALE_DEPTH_BIAS: int = 0x156C
NVC597_SET_ANTI_ALIASED_LINE: int = 0x1570
NVC597_SET_ANTI_ALIASED_LINE_ENABLE_FALSE: int = 0x0
NVC597_SET_ANTI_ALIASED_LINE_ENABLE_TRUE: int = 0x1
NVC597_SET_TEX_HEADER_POOL_A: int = 0x1574
NVC597_SET_TEX_HEADER_POOL_B: int = 0x1578
NVC597_SET_TEX_HEADER_POOL_C: int = 0x157C
NVC597_SET_ACTIVE_ZCULL_REGION: int = 0x1590
NVC597_SET_TWO_SIDED_STENCIL_TEST: int = 0x1594
NVC597_SET_TWO_SIDED_STENCIL_TEST_ENABLE_FALSE: int = 0x0
NVC597_SET_TWO_SIDED_STENCIL_TEST_ENABLE_TRUE: int = 0x1
NVC597_SET_BACK_STENCIL_OP_FAIL: int = 0x1598
NVC597_SET_BACK_STENCIL_OP_FAIL_V_OGL_KEEP: int = 0x1E00
NVC597_SET_BACK_STENCIL_OP_FAIL_V_OGL_ZERO: int = 0x0
NVC597_SET_BACK_STENCIL_OP_FAIL_V_OGL_REPLACE: int = 0x1E01
NVC597_SET_BACK_STENCIL_OP_FAIL_V_OGL_INCRSAT: int = 0x1E02
NVC597_SET_BACK_STENCIL_OP_FAIL_V_OGL_DECRSAT: int = 0x1E03
NVC597_SET_BACK_STENCIL_OP_FAIL_V_OGL_INVERT: int = 0x150A
NVC597_SET_BACK_STENCIL_OP_FAIL_V_OGL_INCR: int = 0x8507
NVC597_SET_BACK_STENCIL_OP_FAIL_V_OGL_DECR: int = 0x8508
NVC597_SET_BACK_STENCIL_OP_FAIL_V_D3D_KEEP: int = 0x1
NVC597_SET_BACK_STENCIL_OP_FAIL_V_D3D_ZERO: int = 0x2
NVC597_SET_BACK_STENCIL_OP_FAIL_V_D3D_REPLACE: int = 0x3
NVC597_SET_BACK_STENCIL_OP_FAIL_V_D3D_INCRSAT: int = 0x4
NVC597_SET_BACK_STENCIL_OP_FAIL_V_D3D_DECRSAT: int = 0x5
NVC597_SET_BACK_STENCIL_OP_FAIL_V_D3D_INVERT: int = 0x6
NVC597_SET_BACK_STENCIL_OP_FAIL_V_D3D_INCR: int = 0x7
NVC597_SET_BACK_STENCIL_OP_FAIL_V_D3D_DECR: int = 0x8
NVC597_SET_BACK_STENCIL_OP_ZFAIL: int = 0x159C
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_OGL_KEEP: int = 0x1E00
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_OGL_ZERO: int = 0x0
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_OGL_REPLACE: int = 0x1E01
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_OGL_INCRSAT: int = 0x1E02
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_OGL_DECRSAT: int = 0x1E03
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_OGL_INVERT: int = 0x150A
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_OGL_INCR: int = 0x8507
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_OGL_DECR: int = 0x8508
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_D3D_KEEP: int = 0x1
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_D3D_ZERO: int = 0x2
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_D3D_REPLACE: int = 0x3
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_D3D_INCRSAT: int = 0x4
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_D3D_DECRSAT: int = 0x5
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_D3D_INVERT: int = 0x6
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_D3D_INCR: int = 0x7
NVC597_SET_BACK_STENCIL_OP_ZFAIL_V_D3D_DECR: int = 0x8
NVC597_SET_BACK_STENCIL_OP_ZPASS: int = 0x15A0
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_OGL_KEEP: int = 0x1E00
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_OGL_ZERO: int = 0x0
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_OGL_REPLACE: int = 0x1E01
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_OGL_INCRSAT: int = 0x1E02
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_OGL_DECRSAT: int = 0x1E03
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_OGL_INVERT: int = 0x150A
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_OGL_INCR: int = 0x8507
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_OGL_DECR: int = 0x8508
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_D3D_KEEP: int = 0x1
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_D3D_ZERO: int = 0x2
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_D3D_REPLACE: int = 0x3
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_D3D_INCRSAT: int = 0x4
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_D3D_DECRSAT: int = 0x5
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_D3D_INVERT: int = 0x6
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_D3D_INCR: int = 0x7
NVC597_SET_BACK_STENCIL_OP_ZPASS_V_D3D_DECR: int = 0x8
NVC597_SET_BACK_STENCIL_FUNC: int = 0x15A4
NVC597_SET_BACK_STENCIL_FUNC_V_OGL_NEVER: int = 0x200
NVC597_SET_BACK_STENCIL_FUNC_V_OGL_LESS: int = 0x201
NVC597_SET_BACK_STENCIL_FUNC_V_OGL_EQUAL: int = 0x202
NVC597_SET_BACK_STENCIL_FUNC_V_OGL_LEQUAL: int = 0x203
NVC597_SET_BACK_STENCIL_FUNC_V_OGL_GREATER: int = 0x204
NVC597_SET_BACK_STENCIL_FUNC_V_OGL_NOTEQUAL: int = 0x205
NVC597_SET_BACK_STENCIL_FUNC_V_OGL_GEQUAL: int = 0x206
NVC597_SET_BACK_STENCIL_FUNC_V_OGL_ALWAYS: int = 0x207
NVC597_SET_BACK_STENCIL_FUNC_V_D3D_NEVER: int = 0x1
NVC597_SET_BACK_STENCIL_FUNC_V_D3D_LESS: int = 0x2
NVC597_SET_BACK_STENCIL_FUNC_V_D3D_EQUAL: int = 0x3
NVC597_SET_BACK_STENCIL_FUNC_V_D3D_LESSEQUAL: int = 0x4
NVC597_SET_BACK_STENCIL_FUNC_V_D3D_GREATER: int = 0x5
NVC597_SET_BACK_STENCIL_FUNC_V_D3D_NOTEQUAL: int = 0x6
NVC597_SET_BACK_STENCIL_FUNC_V_D3D_GREATEREQUAL: int = 0x7
NVC597_SET_BACK_STENCIL_FUNC_V_D3D_ALWAYS: int = 0x8
NVC597_SET_SRGB_WRITE: int = 0x15B8
NVC597_SET_SRGB_WRITE_ENABLE_FALSE: int = 0x0
NVC597_SET_SRGB_WRITE_ENABLE_TRUE: int = 0x1
NVC597_SET_DEPTH_BIAS: int = 0x15BC
NVC597_SET_ZCULL_REGION_FORMAT: int = 0x15C8
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_Z_4X4: int = 0x0
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_ZS_4X4: int = 0x1
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_Z_4X2: int = 0x2
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_Z_2X4: int = 0x3
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_Z_16X8_4X4: int = 0x4
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_Z_8X8_4X2: int = 0x5
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_Z_8X8_2X4: int = 0x6
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_Z_16X16_4X8: int = 0x7
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_Z_4X8_2X2: int = 0x8
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_ZS_16X8_4X2: int = 0x9
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_ZS_16X8_2X4: int = 0xA
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_ZS_8X8_2X2: int = 0xB
NVC597_SET_ZCULL_REGION_FORMAT_TYPE_Z_4X8_1X1: int = 0xC
NVC597_SET_RT_LAYER: int = 0x15CC
NVC597_SET_RT_LAYER_CONTROL_V_SELECTS_LAYER: int = 0x0
NVC597_SET_RT_LAYER_CONTROL_GEOMETRY_SHADER_SELECTS_LAYER: int = 0x1
NVC597_SET_ANTI_ALIAS: int = 0x15D0
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_1X1: int = 0x0
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_2X1: int = 0x1
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_2X2: int = 0x2
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_4X2: int = 0x3
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_4X2_D3D: int = 0x4
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_2X1_D3D: int = 0x5
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_4X4: int = 0x6
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_2X2_VC_4: int = 0x8
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_2X2_VC_12: int = 0x9
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_4X2_VC_8: int = 0xA
NVC597_SET_ANTI_ALIAS_SAMPLES_MODE_4X2_VC_24: int = 0xB
NVC597_SET_EDGE_FLAG: int = 0x15E4
NVC597_SET_EDGE_FLAG_V_FALSE: int = 0x0
NVC597_SET_EDGE_FLAG_V_TRUE: int = 0x1
NVC597_DRAW_INLINE_INDEX: int = 0x15E8
NVC597_SET_INLINE_INDEX2X16_ALIGN: int = 0x15EC
NVC597_SET_INLINE_INDEX2X16_ALIGN_START_ODD_FALSE: int = 0x0
NVC597_SET_INLINE_INDEX2X16_ALIGN_START_ODD_TRUE: int = 0x1
NVC597_DRAW_INLINE_INDEX2X16: int = 0x15F0
NVC597_SET_VERTEX_GLOBAL_BASE_OFFSET_A: int = 0x15F4
NVC597_SET_VERTEX_GLOBAL_BASE_OFFSET_B: int = 0x15F8
NVC597_SET_ZCULL_REGION_PIXEL_OFFSET_A: int = 0x15FC
NVC597_SET_ZCULL_REGION_PIXEL_OFFSET_B: int = 0x1600
NVC597_SET_POINT_SPRITE_SELECT: int = 0x1604
NVC597_SET_POINT_SPRITE_SELECT_RMODE_ZERO: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_RMODE_FROM_R: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_RMODE_FROM_S: int = 0x2
NVC597_SET_POINT_SPRITE_SELECT_ORIGIN_BOTTOM: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_ORIGIN_TOP: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE0_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE0_GENERATE: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE1_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE1_GENERATE: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE2_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE2_GENERATE: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE3_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE3_GENERATE: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE4_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE4_GENERATE: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE5_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE5_GENERATE: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE6_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE6_GENERATE: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE7_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE7_GENERATE: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE8_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE8_GENERATE: int = 0x1
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE9_PASSTHROUGH: int = 0x0
NVC597_SET_POINT_SPRITE_SELECT_TEXTURE9_GENERATE: int = 0x1
NVC597_SET_ATTRIBUTE_DEFAULT: int = 0x1610
NVC597_SET_ATTRIBUTE_DEFAULT_COLOR_FRONT_DIFFUSE_VECTOR_0001: int = 0x0
NVC597_SET_ATTRIBUTE_DEFAULT_COLOR_FRONT_DIFFUSE_VECTOR_1111: int = 0x1
NVC597_SET_ATTRIBUTE_DEFAULT_COLOR_FRONT_SPECULAR_VECTOR_0000: int = 0x0
NVC597_SET_ATTRIBUTE_DEFAULT_COLOR_FRONT_SPECULAR_VECTOR_0001: int = 0x1
NVC597_SET_ATTRIBUTE_DEFAULT_GENERIC_VECTOR_VECTOR_0000: int = 0x0
NVC597_SET_ATTRIBUTE_DEFAULT_GENERIC_VECTOR_VECTOR_0001: int = 0x1
NVC597_SET_ATTRIBUTE_DEFAULT_FIXED_FNC_TEXTURE_VECTOR_0000: int = 0x0
NVC597_SET_ATTRIBUTE_DEFAULT_FIXED_FNC_TEXTURE_VECTOR_0001: int = 0x1
NVC597_SET_ATTRIBUTE_DEFAULT_DX9_COLOR0_VECTOR_0001: int = 0x0
NVC597_SET_ATTRIBUTE_DEFAULT_DX9_COLOR0_VECTOR_1111: int = 0x1
NVC597_SET_ATTRIBUTE_DEFAULT_DX9_COLOR1_TO_COLOR15_VECTOR_0000: int = 0x0
NVC597_SET_ATTRIBUTE_DEFAULT_DX9_COLOR1_TO_COLOR15_VECTOR_0001: int = 0x1
NVC597_END: int = 0x1614
NVC597_BEGIN: int = 0x1618
NVC597_BEGIN_OP_POINTS: int = 0x0
NVC597_BEGIN_OP_LINES: int = 0x1
NVC597_BEGIN_OP_LINE_LOOP: int = 0x2
NVC597_BEGIN_OP_LINE_STRIP: int = 0x3
NVC597_BEGIN_OP_TRIANGLES: int = 0x4
NVC597_BEGIN_OP_TRIANGLE_STRIP: int = 0x5
NVC597_BEGIN_OP_TRIANGLE_FAN: int = 0x6
NVC597_BEGIN_OP_QUADS: int = 0x7
NVC597_BEGIN_OP_QUAD_STRIP: int = 0x8
NVC597_BEGIN_OP_POLYGON: int = 0x9
NVC597_BEGIN_OP_LINELIST_ADJCY: int = 0xA
NVC597_BEGIN_OP_LINESTRIP_ADJCY: int = 0xB
NVC597_BEGIN_OP_TRIANGLELIST_ADJCY: int = 0xC
NVC597_BEGIN_OP_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_BEGIN_OP_PATCH: int = 0xE
NVC597_BEGIN_PRIMITIVE_ID_FIRST: int = 0x0
NVC597_BEGIN_PRIMITIVE_ID_UNCHANGED: int = 0x1
NVC597_BEGIN_INSTANCE_ID_FIRST: int = 0x0
NVC597_BEGIN_INSTANCE_ID_SUBSEQUENT: int = 0x1
NVC597_BEGIN_INSTANCE_ID_UNCHANGED: int = 0x2
NVC597_BEGIN_SPLIT_MODE_NORMAL_BEGIN_NORMAL_END: int = 0x0
NVC597_BEGIN_SPLIT_MODE_NORMAL_BEGIN_OPEN_END: int = 0x1
NVC597_BEGIN_SPLIT_MODE_OPEN_BEGIN_OPEN_END: int = 0x2
NVC597_BEGIN_SPLIT_MODE_OPEN_BEGIN_NORMAL_END: int = 0x3
NVC597_BEGIN_INSTANCE_ITERATE_ENABLE_FALSE: int = 0x0
NVC597_BEGIN_INSTANCE_ITERATE_ENABLE_TRUE: int = 0x1
NVC597_SET_VERTEX_ID_COPY: int = 0x161C
NVC597_SET_VERTEX_ID_COPY_ENABLE_FALSE: int = 0x0
NVC597_SET_VERTEX_ID_COPY_ENABLE_TRUE: int = 0x1
NVC597_ADD_TO_PRIMITIVE_ID: int = 0x1620
NVC597_LOAD_PRIMITIVE_ID: int = 0x1624
NVC597_SET_SHADER_BASED_CULL: int = 0x162C
NVC597_SET_SHADER_BASED_CULL_BATCH_CULL_ENABLE_FALSE: int = 0x0
NVC597_SET_SHADER_BASED_CULL_BATCH_CULL_ENABLE_TRUE: int = 0x1
NVC597_SET_SHADER_BASED_CULL_BEFORE_FETCH_ENABLE_FALSE: int = 0x0
NVC597_SET_SHADER_BASED_CULL_BEFORE_FETCH_ENABLE_TRUE: int = 0x1
NVC597_SET_CLASS_VERSION: int = 0x1638
NVC597_SET_DA_PRIMITIVE_RESTART: int = 0x1644
NVC597_SET_DA_PRIMITIVE_RESTART_ENABLE_FALSE: int = 0x0
NVC597_SET_DA_PRIMITIVE_RESTART_ENABLE_TRUE: int = 0x1
NVC597_SET_DA_PRIMITIVE_RESTART_INDEX: int = 0x1648
NVC597_SET_DA_OUTPUT: int = 0x164C
NVC597_SET_DA_OUTPUT_VERTEX_ID_USES_ARRAY_START_FALSE: int = 0x0
NVC597_SET_DA_OUTPUT_VERTEX_ID_USES_ARRAY_START_TRUE: int = 0x1
NVC597_SET_ANTI_ALIASED_POINT: int = 0x1658
NVC597_SET_ANTI_ALIASED_POINT_ENABLE_FALSE: int = 0x0
NVC597_SET_ANTI_ALIASED_POINT_ENABLE_TRUE: int = 0x1
NVC597_SET_POINT_CENTER_MODE: int = 0x165C
NVC597_SET_POINT_CENTER_MODE_V_OGL: int = 0x0
NVC597_SET_POINT_CENTER_MODE_V_D3D: int = 0x1
NVC597_SET_LINE_SMOOTH_PARAMETERS: int = 0x1668
NVC597_SET_LINE_SMOOTH_PARAMETERS_FALLOFF__1_00: int = 0x0
NVC597_SET_LINE_SMOOTH_PARAMETERS_FALLOFF__1_33: int = 0x1
NVC597_SET_LINE_SMOOTH_PARAMETERS_FALLOFF__1_60: int = 0x2
NVC597_SET_LINE_STIPPLE: int = 0x166C
NVC597_SET_LINE_STIPPLE_ENABLE_FALSE: int = 0x0
NVC597_SET_LINE_STIPPLE_ENABLE_TRUE: int = 0x1
NVC597_SET_LINE_STIPPLE_PARAMETERS: int = 0x1680
NVC597_SET_PROVOKING_VERTEX: int = 0x1684
NVC597_SET_PROVOKING_VERTEX_V_FIRST: int = 0x0
NVC597_SET_PROVOKING_VERTEX_V_LAST: int = 0x1
NVC597_SET_TWO_SIDED_LIGHT: int = 0x1688
NVC597_SET_TWO_SIDED_LIGHT_ENABLE_FALSE: int = 0x0
NVC597_SET_TWO_SIDED_LIGHT_ENABLE_TRUE: int = 0x1
NVC597_SET_POLYGON_STIPPLE: int = 0x168C
NVC597_SET_POLYGON_STIPPLE_ENABLE_FALSE: int = 0x0
NVC597_SET_POLYGON_STIPPLE_ENABLE_TRUE: int = 0x1
NVC597_SET_SHADER_CONTROL: int = 0x1690
NVC597_SET_SHADER_CONTROL_DEFAULT_PARTIAL_ZERO: int = 0x0
NVC597_SET_SHADER_CONTROL_DEFAULT_PARTIAL_INFINITY: int = 0x1
NVC597_SET_SHADER_CONTROL_FP32_NAN_BEHAVIOR_LEGACY: int = 0x0
NVC597_SET_SHADER_CONTROL_FP32_NAN_BEHAVIOR_FP64_COMPATIBLE: int = 0x1
NVC597_SET_SHADER_CONTROL_FP32_F2I_NAN_BEHAVIOR_PASS_ZERO: int = 0x0
NVC597_SET_SHADER_CONTROL_FP32_F2I_NAN_BEHAVIOR_PASS_INDEFINITE: int = 0x1
NVC597_CHECK_CLASS_VERSION: int = 0x16A0
NVC597_SET_SPH_VERSION: int = 0x16A4
NVC597_CHECK_SPH_VERSION: int = 0x16A8
NVC597_SET_ALPHA_TO_COVERAGE_OVERRIDE: int = 0x16B4
NVC597_SET_ALPHA_TO_COVERAGE_OVERRIDE_QUALIFY_BY_ANTI_ALIAS_ENABLE_DISABLE: int = 0x0
NVC597_SET_ALPHA_TO_COVERAGE_OVERRIDE_QUALIFY_BY_ANTI_ALIAS_ENABLE_ENABLE: int = 0x1
NVC597_SET_ALPHA_TO_COVERAGE_OVERRIDE_QUALIFY_BY_PS_SAMPLE_MASK_OUTPUT_DISABLE: int = 0x0
NVC597_SET_ALPHA_TO_COVERAGE_OVERRIDE_QUALIFY_BY_PS_SAMPLE_MASK_OUTPUT_ENABLE: int = 0x1
NVC597_SET_SCG_GRAPHICS_PRIORITY: int = 0x16BC
NVC597_SET_AAM_VERSION: int = 0x1790
NVC597_CHECK_AAM_VERSION: int = 0x1794
NVC597_SET_ZT_LAYER: int = 0x179C
NVC597_SET_INDEX_BUFFER_A: int = 0x17C8
NVC597_SET_INDEX_BUFFER_B: int = 0x17CC
NVC597_SET_INDEX_BUFFER_E: int = 0x17D8
NVC597_SET_INDEX_BUFFER_E_INDEX_SIZE_ONE_BYTE: int = 0x0
NVC597_SET_INDEX_BUFFER_E_INDEX_SIZE_TWO_BYTES: int = 0x1
NVC597_SET_INDEX_BUFFER_E_INDEX_SIZE_FOUR_BYTES: int = 0x2
NVC597_SET_INDEX_BUFFER_F: int = 0x17DC
NVC597_DRAW_INDEX_BUFFER: int = 0x17E0
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST: int = 0x17E4
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_POINTS: int = 0x0
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINES: int = 0x1
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINE_LOOP: int = 0x2
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINE_STRIP: int = 0x3
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLES: int = 0x4
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLE_STRIP: int = 0x5
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLE_FAN: int = 0x6
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_QUADS: int = 0x7
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_QUAD_STRIP: int = 0x8
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_POLYGON: int = 0x9
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINELIST_ADJCY: int = 0xA
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINESTRIP_ADJCY: int = 0xB
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLELIST_ADJCY: int = 0xC
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_PATCH: int = 0xE
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST: int = 0x17E8
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_POINTS: int = 0x0
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINES: int = 0x1
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINE_LOOP: int = 0x2
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINE_STRIP: int = 0x3
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLES: int = 0x4
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLE_STRIP: int = 0x5
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLE_FAN: int = 0x6
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_QUADS: int = 0x7
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_QUAD_STRIP: int = 0x8
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_POLYGON: int = 0x9
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINELIST_ADJCY: int = 0xA
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINESTRIP_ADJCY: int = 0xB
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLELIST_ADJCY: int = 0xC
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_PATCH: int = 0xE
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST: int = 0x17EC
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_POINTS: int = 0x0
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINES: int = 0x1
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINE_LOOP: int = 0x2
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINE_STRIP: int = 0x3
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLES: int = 0x4
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLE_STRIP: int = 0x5
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLE_FAN: int = 0x6
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_QUADS: int = 0x7
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_QUAD_STRIP: int = 0x8
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_POLYGON: int = 0x9
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINELIST_ADJCY: int = 0xA
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_LINESTRIP_ADJCY: int = 0xB
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLELIST_ADJCY: int = 0xC
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY_PATCH: int = 0xE
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT: int = 0x17F0
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_POINTS: int = 0x0
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINES: int = 0x1
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINE_LOOP: int = 0x2
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINE_STRIP: int = 0x3
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLES: int = 0x4
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLE_STRIP: int = 0x5
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLE_FAN: int = 0x6
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_QUADS: int = 0x7
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_QUAD_STRIP: int = 0x8
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_POLYGON: int = 0x9
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINELIST_ADJCY: int = 0xA
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINESTRIP_ADJCY: int = 0xB
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLELIST_ADJCY: int = 0xC
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_PATCH: int = 0xE
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT: int = 0x17F4
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_POINTS: int = 0x0
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINES: int = 0x1
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINE_LOOP: int = 0x2
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINE_STRIP: int = 0x3
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLES: int = 0x4
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLE_STRIP: int = 0x5
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLE_FAN: int = 0x6
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_QUADS: int = 0x7
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_QUAD_STRIP: int = 0x8
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_POLYGON: int = 0x9
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINELIST_ADJCY: int = 0xA
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINESTRIP_ADJCY: int = 0xB
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLELIST_ADJCY: int = 0xC
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_PATCH: int = 0xE
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT: int = 0x17F8
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_POINTS: int = 0x0
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINES: int = 0x1
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINE_LOOP: int = 0x2
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINE_STRIP: int = 0x3
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLES: int = 0x4
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLE_STRIP: int = 0x5
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLE_FAN: int = 0x6
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_QUADS: int = 0x7
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_QUAD_STRIP: int = 0x8
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_POLYGON: int = 0x9
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINELIST_ADJCY: int = 0xA
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_LINESTRIP_ADJCY: int = 0xB
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLELIST_ADJCY: int = 0xC
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY_PATCH: int = 0xE
NVC597_SET_DEPTH_BIAS_CLAMP: int = 0x187C
NVC597_SET_VERTEX_STREAM_INSTANCE_A_IS_INSTANCED_FALSE: int = 0x0
NVC597_SET_VERTEX_STREAM_INSTANCE_A_IS_INSTANCED_TRUE: int = 0x1
NVC597_SET_VERTEX_STREAM_INSTANCE_B_IS_INSTANCED_FALSE: int = 0x0
NVC597_SET_VERTEX_STREAM_INSTANCE_B_IS_INSTANCED_TRUE: int = 0x1
NVC597_SET_ATTRIBUTE_POINT_SIZE: int = 0x1910
NVC597_SET_ATTRIBUTE_POINT_SIZE_ENABLE_FALSE: int = 0x0
NVC597_SET_ATTRIBUTE_POINT_SIZE_ENABLE_TRUE: int = 0x1
NVC597_OGL_SET_CULL: int = 0x1918
NVC597_OGL_SET_CULL_ENABLE_FALSE: int = 0x0
NVC597_OGL_SET_CULL_ENABLE_TRUE: int = 0x1
NVC597_OGL_SET_FRONT_FACE: int = 0x191C
NVC597_OGL_SET_FRONT_FACE_V_CW: int = 0x900
NVC597_OGL_SET_FRONT_FACE_V_CCW: int = 0x901
NVC597_OGL_SET_CULL_FACE: int = 0x1920
NVC597_OGL_SET_CULL_FACE_V_FRONT: int = 0x404
NVC597_OGL_SET_CULL_FACE_V_BACK: int = 0x405
NVC597_OGL_SET_CULL_FACE_V_FRONT_AND_BACK: int = 0x408
NVC597_SET_VIEWPORT_PIXEL: int = 0x1924
NVC597_SET_VIEWPORT_PIXEL_CENTER_AT_HALF_INTEGERS: int = 0x0
NVC597_SET_VIEWPORT_PIXEL_CENTER_AT_INTEGERS: int = 0x1
NVC597_SET_VIEWPORT_SCALE_OFFSET: int = 0x192C
NVC597_SET_VIEWPORT_SCALE_OFFSET_ENABLE_FALSE: int = 0x0
NVC597_SET_VIEWPORT_SCALE_OFFSET_ENABLE_TRUE: int = 0x1
NVC597_SET_VIEWPORT_CLIP_CONTROL: int = 0x193C
NVC597_SET_VIEWPORT_CLIP_CONTROL_MIN_Z_ZERO_MAX_Z_ONE_FALSE: int = 0x0
NVC597_SET_VIEWPORT_CLIP_CONTROL_MIN_Z_ZERO_MAX_Z_ONE_TRUE: int = 0x1
NVC597_SET_VIEWPORT_CLIP_CONTROL_Z_CLIP_RANGE_USE_FIELD_MIN_Z_ZERO_MAX_Z_ONE: int = 0x0
NVC597_SET_VIEWPORT_CLIP_CONTROL_Z_CLIP_RANGE_MIN_Z_MAX_Z: int = 0x1
NVC597_SET_VIEWPORT_CLIP_CONTROL_Z_CLIP_RANGE_ZERO_ONE: int = 0x2
NVC597_SET_VIEWPORT_CLIP_CONTROL_Z_CLIP_RANGE_MINUS_INF_PLUS_INF: int = 0x3
NVC597_SET_VIEWPORT_CLIP_CONTROL_PIXEL_MIN_Z_CLIP: int = 0x0
NVC597_SET_VIEWPORT_CLIP_CONTROL_PIXEL_MIN_Z_CLAMP: int = 0x1
NVC597_SET_VIEWPORT_CLIP_CONTROL_PIXEL_MAX_Z_CLIP: int = 0x0
NVC597_SET_VIEWPORT_CLIP_CONTROL_PIXEL_MAX_Z_CLAMP: int = 0x1
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_GUARDBAND_SCALE_256: int = 0x0
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_GUARDBAND_SCALE_1: int = 0x1
NVC597_SET_VIEWPORT_CLIP_CONTROL_LINE_POINT_CULL_GUARDBAND_SCALE_256: int = 0x0
NVC597_SET_VIEWPORT_CLIP_CONTROL_LINE_POINT_CULL_GUARDBAND_SCALE_1: int = 0x1
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_CLIP_WZERO_CLIP: int = 0x0
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_CLIP_PASSTHRU: int = 0x1
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_CLIP_FRUSTUM_XY_CLIP: int = 0x2
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_CLIP_FRUSTUM_XYZ_CLIP: int = 0x3
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_CLIP_WZERO_CLIP_NO_Z_CULL: int = 0x4
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_CLIP_FRUSTUM_Z_CLIP: int = 0x5
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_CLIP_WZERO_TRI_FILL_OR_CLIP: int = 0x6
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_GUARDBAND_Z_SAME_AS_XY_GUARDBAND: int = 0x0
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_GUARDBAND_Z_SCALE_256: int = 0x1
NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_GUARDBAND_Z_SCALE_1: int = 0x2
NVC597_SET_USER_CLIP_OP: int = 0x1940
NVC597_SET_USER_CLIP_OP_PLANE0_CLIP: int = 0x0
NVC597_SET_USER_CLIP_OP_PLANE0_CULL: int = 0x1
NVC597_SET_USER_CLIP_OP_PLANE1_CLIP: int = 0x0
NVC597_SET_USER_CLIP_OP_PLANE1_CULL: int = 0x1
NVC597_SET_USER_CLIP_OP_PLANE2_CLIP: int = 0x0
NVC597_SET_USER_CLIP_OP_PLANE2_CULL: int = 0x1
NVC597_SET_USER_CLIP_OP_PLANE3_CLIP: int = 0x0
NVC597_SET_USER_CLIP_OP_PLANE3_CULL: int = 0x1
NVC597_SET_USER_CLIP_OP_PLANE4_CLIP: int = 0x0
NVC597_SET_USER_CLIP_OP_PLANE4_CULL: int = 0x1
NVC597_SET_USER_CLIP_OP_PLANE5_CLIP: int = 0x0
NVC597_SET_USER_CLIP_OP_PLANE5_CULL: int = 0x1
NVC597_SET_USER_CLIP_OP_PLANE6_CLIP: int = 0x0
NVC597_SET_USER_CLIP_OP_PLANE6_CULL: int = 0x1
NVC597_SET_USER_CLIP_OP_PLANE7_CLIP: int = 0x0
NVC597_SET_USER_CLIP_OP_PLANE7_CULL: int = 0x1
NVC597_SET_RENDER_ENABLE_OVERRIDE: int = 0x1944
NVC597_SET_RENDER_ENABLE_OVERRIDE_MODE_USE_RENDER_ENABLE: int = 0x0
NVC597_SET_RENDER_ENABLE_OVERRIDE_MODE_ALWAYS_RENDER: int = 0x1
NVC597_SET_RENDER_ENABLE_OVERRIDE_MODE_NEVER_RENDER: int = 0x2
NVC597_SET_PRIMITIVE_TOPOLOGY_CONTROL: int = 0x1948
NVC597_SET_PRIMITIVE_TOPOLOGY_CONTROL_OVERRIDE_USE_TOPOLOGY_IN_BEGIN_METHODS: int = 0x0
NVC597_SET_PRIMITIVE_TOPOLOGY_CONTROL_OVERRIDE_USE_SEPARATE_TOPOLOGY_STATE: int = 0x1
NVC597_SET_WINDOW_CLIP_ENABLE: int = 0x194C
NVC597_SET_WINDOW_CLIP_ENABLE_V_FALSE: int = 0x0
NVC597_SET_WINDOW_CLIP_ENABLE_V_TRUE: int = 0x1
NVC597_SET_WINDOW_CLIP_TYPE: int = 0x1950
NVC597_SET_WINDOW_CLIP_TYPE_V_INCLUSIVE: int = 0x0
NVC597_SET_WINDOW_CLIP_TYPE_V_EXCLUSIVE: int = 0x1
NVC597_SET_WINDOW_CLIP_TYPE_V_CLIPALL: int = 0x2
NVC597_INVALIDATE_ZCULL: int = 0x1958
NVC597_INVALIDATE_ZCULL_V_INVALIDATE: int = 0x0
NVC597_SET_ZCULL: int = 0x1968
NVC597_SET_ZCULL_Z_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_Z_ENABLE_TRUE: int = 0x1
NVC597_SET_ZCULL_STENCIL_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_STENCIL_ENABLE_TRUE: int = 0x1
NVC597_SET_ZCULL_BOUNDS: int = 0x196C
NVC597_SET_ZCULL_BOUNDS_Z_MIN_UNBOUNDED_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_BOUNDS_Z_MIN_UNBOUNDED_ENABLE_TRUE: int = 0x1
NVC597_SET_ZCULL_BOUNDS_Z_MAX_UNBOUNDED_ENABLE_FALSE: int = 0x0
NVC597_SET_ZCULL_BOUNDS_Z_MAX_UNBOUNDED_ENABLE_TRUE: int = 0x1
NVC597_SET_PRIMITIVE_TOPOLOGY: int = 0x1970
NVC597_SET_PRIMITIVE_TOPOLOGY_V_POINTLIST: int = 0x1
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LINELIST: int = 0x2
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LINESTRIP: int = 0x3
NVC597_SET_PRIMITIVE_TOPOLOGY_V_TRIANGLELIST: int = 0x4
NVC597_SET_PRIMITIVE_TOPOLOGY_V_TRIANGLESTRIP: int = 0x5
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LINELIST_ADJCY: int = 0xA
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LINESTRIP_ADJCY: int = 0xB
NVC597_SET_PRIMITIVE_TOPOLOGY_V_TRIANGLELIST_ADJCY: int = 0xC
NVC597_SET_PRIMITIVE_TOPOLOGY_V_TRIANGLESTRIP_ADJCY: int = 0xD
NVC597_SET_PRIMITIVE_TOPOLOGY_V_PATCHLIST: int = 0xE
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_POINTS: int = 0x1001
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_INDEXEDLINELIST: int = 0x1002
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_INDEXEDTRIANGLELIST: int = 0x1003
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_LINELIST: int = 0x100F
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_LINESTRIP: int = 0x1010
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_INDEXEDLINESTRIP: int = 0x1011
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_TRIANGLELIST: int = 0x1012
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_TRIANGLESTRIP: int = 0x1013
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_INDEXEDTRIANGLESTRIP: int = 0x1014
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_TRIANGLEFAN: int = 0x1015
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_INDEXEDTRIANGLEFAN: int = 0x1016
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_TRIANGLEFAN_IMM: int = 0x1017
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_LINELIST_IMM: int = 0x1018
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_INDEXEDTRIANGLELIST2: int = 0x101A
NVC597_SET_PRIMITIVE_TOPOLOGY_V_LEGACY_INDEXEDLINELIST2: int = 0x101B
NVC597_ZCULL_SYNC: int = 0x1978
NVC597_SET_CLIP_ID_TEST: int = 0x197C
NVC597_SET_CLIP_ID_TEST_ENABLE_FALSE: int = 0x0
NVC597_SET_CLIP_ID_TEST_ENABLE_TRUE: int = 0x1
NVC597_SET_SURFACE_CLIP_ID_WIDTH: int = 0x1980
NVC597_SET_CLIP_ID: int = 0x1984
NVC597_SET_DEPTH_BOUNDS_TEST: int = 0x19BC
NVC597_SET_DEPTH_BOUNDS_TEST_ENABLE_FALSE: int = 0x0
NVC597_SET_DEPTH_BOUNDS_TEST_ENABLE_TRUE: int = 0x1
NVC597_SET_BLEND_FLOAT_OPTION: int = 0x19C0
NVC597_SET_BLEND_FLOAT_OPTION_ZERO_TIMES_ANYTHING_IS_ZERO_FALSE: int = 0x0
NVC597_SET_BLEND_FLOAT_OPTION_ZERO_TIMES_ANYTHING_IS_ZERO_TRUE: int = 0x1
NVC597_SET_LOGIC_OP: int = 0x19C4
NVC597_SET_LOGIC_OP_ENABLE_FALSE: int = 0x0
NVC597_SET_LOGIC_OP_ENABLE_TRUE: int = 0x1
NVC597_SET_LOGIC_OP_FUNC: int = 0x19C8
NVC597_SET_LOGIC_OP_FUNC_V_CLEAR: int = 0x1500
NVC597_SET_LOGIC_OP_FUNC_V_AND: int = 0x1501
NVC597_SET_LOGIC_OP_FUNC_V_AND_REVERSE: int = 0x1502
NVC597_SET_LOGIC_OP_FUNC_V_COPY: int = 0x1503
NVC597_SET_LOGIC_OP_FUNC_V_AND_INVERTED: int = 0x1504
NVC597_SET_LOGIC_OP_FUNC_V_NOOP: int = 0x1505
NVC597_SET_LOGIC_OP_FUNC_V_XOR: int = 0x1506
NVC597_SET_LOGIC_OP_FUNC_V_OR: int = 0x1507
NVC597_SET_LOGIC_OP_FUNC_V_NOR: int = 0x1508
NVC597_SET_LOGIC_OP_FUNC_V_EQUIV: int = 0x1509
NVC597_SET_LOGIC_OP_FUNC_V_INVERT: int = 0x150A
NVC597_SET_LOGIC_OP_FUNC_V_OR_REVERSE: int = 0x150B
NVC597_SET_LOGIC_OP_FUNC_V_COPY_INVERTED: int = 0x150C
NVC597_SET_LOGIC_OP_FUNC_V_OR_INVERTED: int = 0x150D
NVC597_SET_LOGIC_OP_FUNC_V_NAND: int = 0x150E
NVC597_SET_LOGIC_OP_FUNC_V_SET: int = 0x150F
NVC597_SET_Z_COMPRESSION: int = 0x19CC
NVC597_SET_Z_COMPRESSION_ENABLE_FALSE: int = 0x0
NVC597_SET_Z_COMPRESSION_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_SURFACE: int = 0x19D0
NVC597_CLEAR_SURFACE_Z_ENABLE_FALSE: int = 0x0
NVC597_CLEAR_SURFACE_Z_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_SURFACE_STENCIL_ENABLE_FALSE: int = 0x0
NVC597_CLEAR_SURFACE_STENCIL_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_SURFACE_R_ENABLE_FALSE: int = 0x0
NVC597_CLEAR_SURFACE_R_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_SURFACE_G_ENABLE_FALSE: int = 0x0
NVC597_CLEAR_SURFACE_G_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_SURFACE_B_ENABLE_FALSE: int = 0x0
NVC597_CLEAR_SURFACE_B_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_SURFACE_A_ENABLE_FALSE: int = 0x0
NVC597_CLEAR_SURFACE_A_ENABLE_TRUE: int = 0x1
NVC597_CLEAR_CLIP_ID_SURFACE: int = 0x19D4
NVC597_SET_COLOR_COMPRESSION_ENABLE_FALSE: int = 0x0
NVC597_SET_COLOR_COMPRESSION_ENABLE_TRUE: int = 0x1
NVC597_SET_CT_WRITE_R_ENABLE_FALSE: int = 0x0
NVC597_SET_CT_WRITE_R_ENABLE_TRUE: int = 0x1
NVC597_SET_CT_WRITE_G_ENABLE_FALSE: int = 0x0
NVC597_SET_CT_WRITE_G_ENABLE_TRUE: int = 0x1
NVC597_SET_CT_WRITE_B_ENABLE_FALSE: int = 0x0
NVC597_SET_CT_WRITE_B_ENABLE_TRUE: int = 0x1
NVC597_SET_CT_WRITE_A_ENABLE_FALSE: int = 0x0
NVC597_SET_CT_WRITE_A_ENABLE_TRUE: int = 0x1
NVC597_PIPE_NOP: int = 0x1A2C
NVC597_SET_SPARE00: int = 0x1A30
NVC597_SET_SPARE01: int = 0x1A34
NVC597_SET_SPARE02: int = 0x1A38
NVC597_SET_SPARE03: int = 0x1A3C
NVC597_SET_REPORT_SEMAPHORE_A: int = 0x1B00
NVC597_SET_REPORT_SEMAPHORE_B: int = 0x1B04
NVC597_SET_REPORT_SEMAPHORE_C: int = 0x1B08
NVC597_SET_REPORT_SEMAPHORE_D: int = 0x1B0C
NVC597_SET_REPORT_SEMAPHORE_D_OPERATION_RELEASE: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_OPERATION_ACQUIRE: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_OPERATION_REPORT_ONLY: int = 0x2
NVC597_SET_REPORT_SEMAPHORE_D_OPERATION_TRAP: int = 0x3
NVC597_SET_REPORT_SEMAPHORE_D_RELEASE_AFTER_ALL_PRECEEDING_READS_COMPLETE: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_RELEASE_AFTER_ALL_PRECEEDING_WRITES_COMPLETE: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_ACQUIRE_BEFORE_ANY_FOLLOWING_WRITES_START: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_ACQUIRE_BEFORE_ANY_FOLLOWING_READS_START: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_NONE: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_DATA_ASSEMBLER: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_VERTEX_SHADER: int = 0x2
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_TESSELATION_INIT_SHADER: int = 0x8
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_TESSELATION_SHADER: int = 0x9
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_GEOMETRY_SHADER: int = 0x6
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_STREAMING_OUTPUT: int = 0x5
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_VPC: int = 0x4
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_ZCULL: int = 0x7
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_PIXEL_SHADER: int = 0xA
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_DEPTH_TEST: int = 0xC
NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION_ALL: int = 0xF
NVC597_SET_REPORT_SEMAPHORE_D_COMPARISON_EQ: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_COMPARISON_GE: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_AWAKEN_ENABLE_FALSE: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_AWAKEN_ENABLE_TRUE: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_NONE: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_DA_VERTICES_GENERATED: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_DA_PRIMITIVES_GENERATED: int = 0x3
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_VS_INVOCATIONS: int = 0x5
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_TI_INVOCATIONS: int = 0x1B
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_TS_INVOCATIONS: int = 0x1D
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_TS_PRIMITIVES_GENERATED: int = 0x1F
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_GS_INVOCATIONS: int = 0x7
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_GS_PRIMITIVES_GENERATED: int = 0x9
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_ALPHA_BETA_CLOCKS: int = 0x4
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_SCG_CLOCKS: int = 0x8
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_VTG_PRIMITIVES_OUT: int = 0x12
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_TOTAL_STREAMING_PRIMITIVES_NEEDED_MINUS_SUCCEEDED: int = 0x1E
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_STREAMING_PRIMITIVES_SUCCEEDED: int = 0xB
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_STREAMING_PRIMITIVES_NEEDED: int = 0xD
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_STREAMING_PRIMITIVES_NEEDED_MINUS_SUCCEEDED: int = 0x6
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_STREAMING_BYTE_COUNT: int = 0x1A
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_CLIPPER_INVOCATIONS: int = 0xF
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_CLIPPER_PRIMITIVES_GENERATED: int = 0x11
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_ZCULL_STATS0: int = 0xA
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_ZCULL_STATS1: int = 0xC
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_ZCULL_STATS2: int = 0xE
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_ZCULL_STATS3: int = 0x10
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_PS_INVOCATIONS: int = 0x13
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_ZPASS_PIXEL_CNT: int = 0x2
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_ZPASS_PIXEL_CNT64: int = 0x15
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_TILED_ZPASS_PIXEL_CNT64: int = 0x17
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_IEEE_CLEAN_COLOR_TARGET: int = 0x18
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_IEEE_CLEAN_ZETA_TARGET: int = 0x19
NVC597_SET_REPORT_SEMAPHORE_D_REPORT_BOUNDING_RECTANGLE: int = 0x1C
NVC597_SET_REPORT_SEMAPHORE_D_STRUCTURE_SIZE_FOUR_WORDS: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_STRUCTURE_SIZE_ONE_WORD: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_FLUSH_DISABLE_FALSE: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_FLUSH_DISABLE_TRUE: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_ENABLE_FALSE: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_ENABLE_TRUE: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_ADD: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_MIN: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_MAX: int = 0x2
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_INC: int = 0x3
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_DEC: int = 0x4
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_AND: int = 0x5
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_OR: int = 0x6
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_OP_RED_XOR: int = 0x7
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_FORMAT_UNSIGNED_32: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_FORMAT_SIGNED_32: int = 0x1
NVC597_SET_REPORT_SEMAPHORE_D_CONDITIONAL_TRAP_FALSE: int = 0x0
NVC597_SET_REPORT_SEMAPHORE_D_CONDITIONAL_TRAP_TRUE: int = 0x1
NVC597_SET_VERTEX_STREAM_A_FORMAT_ENABLE_FALSE: int = 0x0
NVC597_SET_VERTEX_STREAM_A_FORMAT_ENABLE_TRUE: int = 0x1
NVC597_SET_VERTEX_STREAM_B_FORMAT_ENABLE_FALSE: int = 0x0
NVC597_SET_VERTEX_STREAM_B_FORMAT_ENABLE_TRUE: int = 0x1
NVC597_SET_BLEND_PER_TARGET_SEPARATE_FOR_ALPHA_ENABLE_FALSE: int = 0x0
NVC597_SET_BLEND_PER_TARGET_SEPARATE_FOR_ALPHA_ENABLE_TRUE: int = 0x1
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_OGL_FUNC_SUBTRACT: int = 0x800A
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_OGL_FUNC_REVERSE_SUBTRACT: int = 0x800B
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_OGL_FUNC_ADD: int = 0x8006
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_OGL_MIN: int = 0x8007
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_OGL_MAX: int = 0x8008
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_D3D_ADD: int = 0x1
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_D3D_SUBTRACT: int = 0x2
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_D3D_REVSUBTRACT: int = 0x3
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_D3D_MIN: int = 0x4
NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V_D3D_MAX: int = 0x5
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_ZERO: int = 0x4000
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_ONE: int = 0x4001
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_SRC_COLOR: int = 0x4300
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_SRC_COLOR: int = 0x4301
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_SRC_ALPHA: int = 0x4302
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_SRC_ALPHA: int = 0x4303
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_DST_ALPHA: int = 0x4304
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_DST_ALPHA: int = 0x4305
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_DST_COLOR: int = 0x4306
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_DST_COLOR: int = 0x4307
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_SRC_ALPHA_SATURATE: int = 0x4308
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_CONSTANT_COLOR: int = 0xC001
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_CONSTANT_COLOR: int = 0xC002
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_CONSTANT_ALPHA: int = 0xC003
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_ONE_MINUS_CONSTANT_ALPHA: int = 0xC004
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_SRC1COLOR: int = 0xC900
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_INVSRC1COLOR: int = 0xC901
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_SRC1ALPHA: int = 0xC902
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_OGL_INVSRC1ALPHA: int = 0xC903
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_ZERO: int = 0x1
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_ONE: int = 0x2
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_SRCCOLOR: int = 0x3
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_INVSRCCOLOR: int = 0x4
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_SRCALPHA: int = 0x5
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_INVSRCALPHA: int = 0x6
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_DESTALPHA: int = 0x7
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_INVDESTALPHA: int = 0x8
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_DESTCOLOR: int = 0x9
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_INVDESTCOLOR: int = 0xA
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_SRCALPHASAT: int = 0xB
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_BOTHSRCALPHA: int = 0xC
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_BOTHINVSRCALPHA: int = 0xD
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_BLENDFACTOR: int = 0xE
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_INVBLENDFACTOR: int = 0xF
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_SRC1COLOR: int = 0x10
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_INVSRC1COLOR: int = 0x11
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_SRC1ALPHA: int = 0x12
NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V_D3D_INVSRC1ALPHA: int = 0x13
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_ZERO: int = 0x4000
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_ONE: int = 0x4001
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_SRC_COLOR: int = 0x4300
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_SRC_COLOR: int = 0x4301
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_SRC_ALPHA: int = 0x4302
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_SRC_ALPHA: int = 0x4303
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_DST_ALPHA: int = 0x4304
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_DST_ALPHA: int = 0x4305
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_DST_COLOR: int = 0x4306
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_DST_COLOR: int = 0x4307
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_SRC_ALPHA_SATURATE: int = 0x4308
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_CONSTANT_COLOR: int = 0xC001
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_CONSTANT_COLOR: int = 0xC002
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_CONSTANT_ALPHA: int = 0xC003
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_ONE_MINUS_CONSTANT_ALPHA: int = 0xC004
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_SRC1COLOR: int = 0xC900
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_INVSRC1COLOR: int = 0xC901
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_SRC1ALPHA: int = 0xC902
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_OGL_INVSRC1ALPHA: int = 0xC903
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_ZERO: int = 0x1
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_ONE: int = 0x2
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_SRCCOLOR: int = 0x3
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_INVSRCCOLOR: int = 0x4
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_SRCALPHA: int = 0x5
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_INVSRCALPHA: int = 0x6
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_DESTALPHA: int = 0x7
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_INVDESTALPHA: int = 0x8
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_DESTCOLOR: int = 0x9
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_INVDESTCOLOR: int = 0xA
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_SRCALPHASAT: int = 0xB
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_BLENDFACTOR: int = 0xE
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_INVBLENDFACTOR: int = 0xF
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_SRC1COLOR: int = 0x10
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_INVSRC1COLOR: int = 0x11
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_SRC1ALPHA: int = 0x12
NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V_D3D_INVSRC1ALPHA: int = 0x13
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_OGL_FUNC_SUBTRACT: int = 0x800A
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_OGL_FUNC_REVERSE_SUBTRACT: int = 0x800B
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_OGL_FUNC_ADD: int = 0x8006
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_OGL_MIN: int = 0x8007
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_OGL_MAX: int = 0x8008
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_D3D_ADD: int = 0x1
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_D3D_SUBTRACT: int = 0x2
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_D3D_REVSUBTRACT: int = 0x3
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_D3D_MIN: int = 0x4
NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V_D3D_MAX: int = 0x5
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_ZERO: int = 0x4000
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_ONE: int = 0x4001
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_SRC_COLOR: int = 0x4300
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_SRC_COLOR: int = 0x4301
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_SRC_ALPHA: int = 0x4302
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_SRC_ALPHA: int = 0x4303
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_DST_ALPHA: int = 0x4304
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_DST_ALPHA: int = 0x4305
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_DST_COLOR: int = 0x4306
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_DST_COLOR: int = 0x4307
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_SRC_ALPHA_SATURATE: int = 0x4308
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_CONSTANT_COLOR: int = 0xC001
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_CONSTANT_COLOR: int = 0xC002
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_CONSTANT_ALPHA: int = 0xC003
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_ONE_MINUS_CONSTANT_ALPHA: int = 0xC004
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_SRC1COLOR: int = 0xC900
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_INVSRC1COLOR: int = 0xC901
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_SRC1ALPHA: int = 0xC902
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_OGL_INVSRC1ALPHA: int = 0xC903
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_ZERO: int = 0x1
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_ONE: int = 0x2
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_SRCCOLOR: int = 0x3
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_INVSRCCOLOR: int = 0x4
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_SRCALPHA: int = 0x5
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_INVSRCALPHA: int = 0x6
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_DESTALPHA: int = 0x7
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_INVDESTALPHA: int = 0x8
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_DESTCOLOR: int = 0x9
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_INVDESTCOLOR: int = 0xA
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_SRCALPHASAT: int = 0xB
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_BOTHSRCALPHA: int = 0xC
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_BOTHINVSRCALPHA: int = 0xD
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_BLENDFACTOR: int = 0xE
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_INVBLENDFACTOR: int = 0xF
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_SRC1COLOR: int = 0x10
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_INVSRC1COLOR: int = 0x11
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_SRC1ALPHA: int = 0x12
NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V_D3D_INVSRC1ALPHA: int = 0x13
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_ZERO: int = 0x4000
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_ONE: int = 0x4001
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_SRC_COLOR: int = 0x4300
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_SRC_COLOR: int = 0x4301
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_SRC_ALPHA: int = 0x4302
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_SRC_ALPHA: int = 0x4303
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_DST_ALPHA: int = 0x4304
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_DST_ALPHA: int = 0x4305
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_DST_COLOR: int = 0x4306
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_DST_COLOR: int = 0x4307
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_SRC_ALPHA_SATURATE: int = 0x4308
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_CONSTANT_COLOR: int = 0xC001
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_CONSTANT_COLOR: int = 0xC002
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_CONSTANT_ALPHA: int = 0xC003
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_ONE_MINUS_CONSTANT_ALPHA: int = 0xC004
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_SRC1COLOR: int = 0xC900
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_INVSRC1COLOR: int = 0xC901
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_SRC1ALPHA: int = 0xC902
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_OGL_INVSRC1ALPHA: int = 0xC903
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_ZERO: int = 0x1
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_ONE: int = 0x2
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_SRCCOLOR: int = 0x3
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_INVSRCCOLOR: int = 0x4
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_SRCALPHA: int = 0x5
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_INVSRCALPHA: int = 0x6
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_DESTALPHA: int = 0x7
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_INVDESTALPHA: int = 0x8
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_DESTCOLOR: int = 0x9
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_INVDESTCOLOR: int = 0xA
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_SRCALPHASAT: int = 0xB
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_BLENDFACTOR: int = 0xE
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_INVBLENDFACTOR: int = 0xF
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_SRC1COLOR: int = 0x10
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_INVSRC1COLOR: int = 0x11
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_SRC1ALPHA: int = 0x12
NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V_D3D_INVSRC1ALPHA: int = 0x13
NVC597_SET_PIPELINE_SHADER_ENABLE_FALSE: int = 0x0
NVC597_SET_PIPELINE_SHADER_ENABLE_TRUE: int = 0x1
NVC597_SET_PIPELINE_SHADER_TYPE_VERTEX_CULL_BEFORE_FETCH: int = 0x0
NVC597_SET_PIPELINE_SHADER_TYPE_VERTEX: int = 0x1
NVC597_SET_PIPELINE_SHADER_TYPE_TESSELLATION_INIT: int = 0x2
NVC597_SET_PIPELINE_SHADER_TYPE_TESSELLATION: int = 0x3
NVC597_SET_PIPELINE_SHADER_TYPE_GEOMETRY: int = 0x4
NVC597_SET_PIPELINE_SHADER_TYPE_PIXEL: int = 0x5
NVC597_SET_FALCON00: int = 0x2300
NVC597_SET_FALCON01: int = 0x2304
NVC597_SET_FALCON02: int = 0x2308
NVC597_SET_FALCON03: int = 0x230C
NVC597_SET_FALCON04: int = 0x2310
NVC597_SET_FALCON05: int = 0x2314
NVC597_SET_FALCON06: int = 0x2318
NVC597_SET_FALCON07: int = 0x231C
NVC597_SET_FALCON08: int = 0x2320
NVC597_SET_FALCON09: int = 0x2324
NVC597_SET_FALCON10: int = 0x2328
NVC597_SET_FALCON11: int = 0x232C
NVC597_SET_FALCON12: int = 0x2330
NVC597_SET_FALCON13: int = 0x2334
NVC597_SET_FALCON14: int = 0x2338
NVC597_SET_FALCON15: int = 0x233C
NVC597_SET_FALCON16: int = 0x2340
NVC597_SET_FALCON17: int = 0x2344
NVC597_SET_FALCON18: int = 0x2348
NVC597_SET_FALCON19: int = 0x234C
NVC597_SET_FALCON20: int = 0x2350
NVC597_SET_FALCON21: int = 0x2354
NVC597_SET_FALCON22: int = 0x2358
NVC597_SET_FALCON23: int = 0x235C
NVC597_SET_FALCON24: int = 0x2360
NVC597_SET_FALCON25: int = 0x2364
NVC597_SET_FALCON26: int = 0x2368
NVC597_SET_FALCON27: int = 0x236C
NVC597_SET_FALCON28: int = 0x2370
NVC597_SET_FALCON29: int = 0x2374
NVC597_SET_FALCON30: int = 0x2378
NVC597_SET_FALCON31: int = 0x237C
NVC597_SET_CONSTANT_BUFFER_SELECTOR_A: int = 0x2380
NVC597_SET_CONSTANT_BUFFER_SELECTOR_B: int = 0x2384
NVC597_SET_CONSTANT_BUFFER_SELECTOR_C: int = 0x2388
NVC597_LOAD_CONSTANT_BUFFER_OFFSET: int = 0x238C
NVC597_BIND_GROUP_CONSTANT_BUFFER_VALID_FALSE: int = 0x0
NVC597_BIND_GROUP_CONSTANT_BUFFER_VALID_TRUE: int = 0x1
NVC597_SET_TRAP_HANDLER_A: int = 0x25F8
NVC597_SET_TRAP_HANDLER_B: int = 0x25FC
NVC597_SET_COLOR_CLAMP: int = 0x2600
NVC597_SET_COLOR_CLAMP_ENABLE_FALSE: int = 0x0
NVC597_SET_COLOR_CLAMP_ENABLE_TRUE: int = 0x1
NVC597_SET_BINDLESS_TEXTURE: int = 0x2608
NVC597_ENABLE_SHADER_PERFORMANCE_SNAPSHOT_COUNTER: int = 0x3334
NVC597_DISABLE_SHADER_PERFORMANCE_SNAPSHOT_COUNTER: int = 0x3338
NVC597_SET_SHADER_PERFORMANCE_COUNTER_TRAP_CONTROL: int = 0x33DC
NVC597_START_SHADER_PERFORMANCE_COUNTER: int = 0x33E0
NVC597_STOP_SHADER_PERFORMANCE_COUNTER: int = 0x33E4
NVC597_SET_SHADER_PERFORMANCE_COUNTER_SCTL_FILTER: int = 0x33E8
NVC597_SET_SHADER_PERFORMANCE_COUNTER_CORE_MIO_FILTER: int = 0x33EC


def NVC597_SET_OBJECT_CLASS_ID(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_OBJECT_ENGINE_ID(value: int) -> int:
    return set_bits(16, 4, value)


def NVC597_NO_OPERATION_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_NOTIFY_A_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_NOTIFY_B_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_NOTIFY_TYPE(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_WAIT_FOR_IDLE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_LOAD_MME_INSTRUCTION_RAM_POINTER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_LOAD_MME_INSTRUCTION_RAM_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_LOAD_MME_START_ADDRESS_RAM_POINTER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_LOAD_MME_START_ADDRESS_RAM_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_MME_SHADOW_RAM_CONTROL_MODE(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_PEER_SEMAPHORE_RELEASE_OFFSET_UPPER_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_PEER_SEMAPHORE_RELEASE_OFFSET_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_GLOBAL_RENDER_ENABLE_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_GLOBAL_RENDER_ENABLE_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_GLOBAL_RENDER_ENABLE_C_MODE(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_SEND_GO_IDLE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_PM_TRIGGER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_PM_TRIGGER_WFI_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_FE_ATOMIC_SEQUENCE_BEGIN_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_FE_ATOMIC_SEQUENCE_END_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_INSTRUMENTATION_METHOD_HEADER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_INSTRUMENTATION_METHOD_DATA_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_LINE_LENGTH_IN_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_LINE_COUNT_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_OFFSET_OUT_UPPER_VALUE(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_OFFSET_OUT_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_PITCH_OUT_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DST_BLOCK_SIZE_WIDTH(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_DST_BLOCK_SIZE_HEIGHT(value: int) -> int:
    return set_bits(4, 3, value)


def NVC597_SET_DST_BLOCK_SIZE_DEPTH(value: int) -> int:
    return set_bits(8, 3, value)


def NVC597_SET_DST_WIDTH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DST_HEIGHT_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DST_DEPTH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DST_LAYER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DST_ORIGIN_BYTES_X_V(value: int) -> int:
    return set_bits(0, 20, value)


def NVC597_SET_DST_ORIGIN_SAMPLES_Y_V(value: int) -> int:
    return set_bits(0, 16, value)


def NVC597_LAUNCH_DMA_DST_MEMORY_LAYOUT(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_LAUNCH_DMA_COMPLETION_TYPE(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_LAUNCH_DMA_INTERRUPT_TYPE(value: int) -> int:
    return set_bits(8, 1, value)


def NVC597_LAUNCH_DMA_SEMAPHORE_STRUCT_SIZE(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_LAUNCH_DMA_REDUCTION_ENABLE(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_LAUNCH_DMA_REDUCTION_OP(value: int) -> int:
    return set_bits(13, 2, value)


def NVC597_LAUNCH_DMA_REDUCTION_FORMAT(value: int) -> int:
    return set_bits(2, 1, value)


def NVC597_LAUNCH_DMA_SYSMEMBAR_DISABLE(value: int) -> int:
    return set_bits(6, 0, value)


def NVC597_LOAD_INLINE_DATA_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_I2M_SEMAPHORE_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_I2M_SEMAPHORE_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_I2M_SEMAPHORE_C_PAYLOAD(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_I2M_SPARE_NOOP00_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_I2M_SPARE_NOOP01_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_I2M_SPARE_NOOP02_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_I2M_SPARE_NOOP03_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_RUN_DS_NOW_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_OPPORTUNISTIC_EARLY_Z_HYSTERESIS_ACCUMULATED_PRIM_AREA_THRESHOLD(value: int) -> int:
    return set_bits(0, 4, value)


def NVC597_SET_GS_MODE_TYPE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ALIASED_LINE_WIDTH_ENABLE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_API_MANDATED_EARLY_Z_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_GS_DM_FIFO_SIZE_RASTER_ON(value: int) -> int:
    return set_bits(0, 12, value)


def NVC597_SET_GS_DM_FIFO_SIZE_RASTER_OFF(value: int) -> int:
    return set_bits(16, 12, value)


def NVC597_SET_GS_DM_FIFO_SPILL_ENABLED(value: int) -> int:
    return set_bits(31, 0, value)


def NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_PREFETCH_READ_REQUESTS_POLICY(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_INVALIDATE_SHADER_CACHES_INSTRUCTION(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INVALIDATE_SHADER_CACHES_DATA(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_INVALIDATE_SHADER_CACHES_CONSTANT(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_INVALIDATE_SHADER_CACHES_LOCKS(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_INVALIDATE_SHADER_CACHES_FLUSH_DATA(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_SET_INSTANCE_COUNT_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_POSITION_W_SCALED_OFFSET_ENABLE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_GO_IDLE_TIMEOUT_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_MME_VERSION_MAJOR(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_INDEX_BUFFER_SIZE_A_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_INDEX_BUFFER_SIZE_B_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ROOT_TABLE_VISIBILITY_BINDING_GROUP0_ENABLE(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_ROOT_TABLE_VISIBILITY_BINDING_GROUP1_ENABLE(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_SET_ROOT_TABLE_VISIBILITY_BINDING_GROUP2_ENABLE(value: int) -> int:
    return set_bits(8, 1, value)


def NVC597_SET_ROOT_TABLE_VISIBILITY_BINDING_GROUP3_ENABLE(value: int) -> int:
    return set_bits(12, 1, value)


def NVC597_SET_ROOT_TABLE_VISIBILITY_BINDING_GROUP4_ENABLE(value: int) -> int:
    return set_bits(16, 1, value)


def NVC597_SET_DRAW_CONTROL_A_TOPOLOGY(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_DRAW_CONTROL_A_PRIMITIVE_ID(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_DRAW_CONTROL_A_INSTANCE_ID(value: int) -> int:
    return set_bits(5, 1, value)


def NVC597_SET_DRAW_CONTROL_A_SPLIT_MODE(value: int) -> int:
    return set_bits(7, 1, value)


def NVC597_SET_DRAW_CONTROL_A_INSTANCE_ITERATE_ENABLE(value: int) -> int:
    return set_bits(9, 0, value)


def NVC597_SET_DRAW_CONTROL_A_IGNORE_GLOBAL_BASE_VERTEX_INDEX(value: int) -> int:
    return set_bits(10, 0, value)


def NVC597_SET_DRAW_CONTROL_A_IGNORE_GLOBAL_BASE_INSTANCE_INDEX(value: int) -> int:
    return set_bits(11, 0, value)


def NVC597_SET_DRAW_CONTROL_B_INSTANCE_COUNT(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_DRAW_INDEX_BUFFER_BEGIN_END_A_FIRST(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_DRAW_INDEX_BUFFER_BEGIN_END_B_COUNT(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_A_START(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_B_COUNT(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_INVALIDATE_RASTER_CACHE_NO_WFI_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_COLOR_RENDER_TO_ZETA_SURFACE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_VISIBLE_PRIM_OPTIMIZATION_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INCREMENT_SYNC_POINT_INDEX(value: int) -> int:
    return set_bits(0, 11, value)


def NVC597_INCREMENT_SYNC_POINT_CLEAN_L2(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_INCREMENT_SYNC_POINT_CONDITION(value: int) -> int:
    return set_bits(20, 0, value)


def NVC597_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_WIDTH(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_HEIGHT(value: int) -> int:
    return set_bits(4, 3, value)


def NVC597_SET_SURFACE_CLIP_ID_BLOCK_SIZE_DEPTH(value: int) -> int:
    return set_bits(8, 3, value)


def NVC597_SET_ALPHA_CIRCULAR_BUFFER_SIZE_CACHE_LINES_PER_SM(value: int) -> int:
    return set_bits(0, 13, value)


def NVC597_DECOMPRESS_SURFACE_MRT_SELECT(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_DECOMPRESS_SURFACE_RT_ARRAY_INDEX(value: int) -> int:
    return set_bits(4, 15, value)


def NVC597_SET_ZCULL_ROP_BYPASS_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_ROP_BYPASS_NO_STALL(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_ZCULL_ROP_BYPASS_CULL_EVERYTHING(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_ZCULL_ROP_BYPASS_THRESHOLD(value: int) -> int:
    return set_bits(12, 3, value)


def NVC597_SET_ZCULL_SUBREGION_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_SUBREGION_NORMALIZED_ALIQUOTS(value: int) -> int:
    return set_bits(4, 23, value)


def NVC597_SET_RASTER_BOUNDING_BOX_MODE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_RASTER_BOUNDING_BOX_PAD(value: int) -> int:
    return set_bits(4, 7, value)


def NVC597_PEER_SEMAPHORE_RELEASE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ITERATED_BLEND_OPTIMIZATION_NOOP(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_ZCULL_SUBREGION_ALLOCATION_SUBREGION_ID(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_ZCULL_SUBREGION_ALLOCATION_ALIQUOTS(value: int) -> int:
    return set_bits(8, 15, value)


def NVC597_SET_ZCULL_SUBREGION_ALLOCATION_FORMAT(value: int) -> int:
    return set_bits(24, 3, value)


def NVC597_ASSIGN_ZCULL_SUBREGIONS_ALGORITHM(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_PS_OUTPUT_SAMPLE_MASK_USAGE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_PS_OUTPUT_SAMPLE_MASK_USAGE_QUALIFY_BY_ANTI_ALIAS_ENABLE(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_DRAW_ZERO_INDEX_COUNT(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_L1_CONFIGURATION_DIRECTLY_ADDRESSABLE_MEMORY(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_SET_RENDER_ENABLE_CONTROL_CONDITIONAL_LOAD_CONSTANT_BUFFER(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SPA_VERSION_MINOR(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_SPA_VERSION_MAJOR(value: int) -> int:
    return set_bits(8, 7, value)


def NVC597_SET_TIMESLICE_BATCH_LIMIT_BATCH_LIMIT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SNAP_GRID_LINE_LOCATIONS_PER_PIXEL(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_SNAP_GRID_LINE_ROUNDING_MODE(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_SNAP_GRID_NON_LINE_LOCATIONS_PER_PIXEL(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_SNAP_GRID_NON_LINE_ROUNDING_MODE(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_TESSELLATION_PARAMETERS_DOMAIN_TYPE(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_TESSELLATION_PARAMETERS_SPACING(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_SET_TESSELLATION_PARAMETERS_OUTPUT_PRIMITIVES(value: int) -> int:
    return set_bits(8, 1, value)


def NVC597_SET_TESSELLATION_LOD_U0_OR_DENSITY_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_TESSELLATION_LOD_V0_OR_DETAIL_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_TESSELLATION_LOD_U1_OR_W0_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_TESSELLATION_LOD_V1_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_TG_LOD_INTERIOR_U_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_TG_LOD_INTERIOR_V_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_RESERVED_TG07_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_RESERVED_TG08_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_RESERVED_TG09_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_RESERVED_TG10_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_RESERVED_TG11_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_RESERVED_TG12_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_RESERVED_TG13_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_RESERVED_TG14_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_RESERVED_TG15_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SUBTILING_PERF_KNOB_A_FRACTION_OF_SPM_REGISTER_FILE_PER_SUBTILE(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_SUBTILING_PERF_KNOB_A_FRACTION_OF_SPM_PIXEL_OUTPUT_BUFFER_PER_SUBTILE(value: int) -> int:
    return set_bits(8, 7, value)


def NVC597_SET_SUBTILING_PERF_KNOB_A_FRACTION_OF_SPM_TRIANGLE_RAM_PER_SUBTILE(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_SUBTILING_PERF_KNOB_A_FRACTION_OF_MAX_QUADS_PER_SUBTILE(value: int) -> int:
    return set_bits(24, 7, value)


def NVC597_SET_SUBTILING_PERF_KNOB_B_FRACTION_OF_MAX_PRIMITIVES_PER_SUBTILE(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_SUBTILING_PERF_KNOB_C_RESERVED(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_SUBREGION_TO_REPORT_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_SUBREGION_TO_REPORT_SUBREGION_ID(value: int) -> int:
    return set_bits(4, 7, value)


def NVC597_SET_ZCULL_SUBREGION_REPORT_TYPE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_SUBREGION_REPORT_TYPE_TYPE(value: int) -> int:
    return set_bits(4, 2, value)


def NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_IN_UNPARTITIONED_MODE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_IN_TIMESLICED_MODE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_BY_PES_IN_UNPARTITIONED_MODE(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_BALANCED_PRIMITIVE_WORKLOAD_BY_PES_IN_TIMESLICED_MODE(value: int) -> int:
    return set_bits(9, 0, value)


def NVC597_SET_MAX_PATCHES_PER_BATCH_V(value: int) -> int:
    return set_bits(0, 5, value)


def NVC597_SET_RASTER_ENABLE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_STREAM_OUT_BUFFER_ENABLE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_STREAM_OUT_BUFFER_ADDRESS_A_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_STREAM_OUT_BUFFER_ADDRESS_B_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_STREAM_OUT_BUFFER_SIZE_BYTES(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_STREAM_OUT_BUFFER_LOAD_WRITE_POINTER_START_OFFSET(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_POSITION_W_SCALED_OFFSET_SCALE_A_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_POSITION_W_SCALED_OFFSET_SCALE_B_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_POSITION_W_SCALED_OFFSET_RESERVED_A_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_POSITION_W_SCALED_OFFSET_RESERVED_B_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ROOT_TABLE_SELECTOR_ROOT_TABLE(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_SET_ROOT_TABLE_SELECTOR_OFFSET(value: int) -> int:
    return set_bits(8, 7, value)


def NVC597_LOAD_ROOT_TABLE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_MME_MEM_ADDRESS_A_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_MME_MEM_ADDRESS_B_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_MME_DATA_RAM_ADDRESS_WORD(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_MME_DMA_READ_LENGTH(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_MME_DMA_READ_FIFOED_LENGTH(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_MME_DMA_WRITE_LENGTH(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_MME_DMA_REDUCTION_REDUCTION_OP(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_MME_DMA_REDUCTION_REDUCTION_FORMAT(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_MME_DMA_REDUCTION_REDUCTION_SIZE(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_MME_DMA_SYSMEMBAR_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_MME_DMA_SYNC_VALUE(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_MME_DATA_FIFO_CONFIG_FIFO_SIZE(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_SET_VERTEX_STREAM_SIZE_A_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_VERTEX_STREAM_SIZE_B_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_STREAM_OUT_CONTROL_STREAM_SELECT(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_STREAM_OUT_CONTROL_COMPONENT_COUNT_MAX(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_STREAM_OUT_CONTROL_STRIDE_BYTES(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RASTER_INPUT_STREAM_SELECT(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_STREAM_OUTPUT_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_DA_PRIMITIVE_RESTART_TOPOLOGY_CHANGE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_HYBRID_ANTI_ALIAS_CONTROL_PASSES(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_HYBRID_ANTI_ALIAS_CONTROL_CENTROID(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_HYBRID_ANTI_ALIAS_CONTROL_PASSES_EXTENDED(value: int) -> int:
    return set_bits(5, 0, value)


def NVC597_SET_SHADER_LOCAL_MEMORY_WINDOW_BASE_ADDRESS(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADER_LOCAL_MEMORY_A_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_SHADER_LOCAL_MEMORY_B_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADER_LOCAL_MEMORY_C_SIZE_UPPER(value: int) -> int:
    return set_bits(0, 5, value)


def NVC597_SET_SHADER_LOCAL_MEMORY_D_SIZE_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADER_LOCAL_MEMORY_E_DEFAULT_SIZE_PER_WARP(value: int) -> int:
    return set_bits(0, 25, value)


def NVC597_SET_COLOR_ZERO_BANDWIDTH_CLEAR_SLOT_DISABLE_MASK(value: int) -> int:
    return set_bits(0, 14, value)


def NVC597_SET_Z_ZERO_BANDWIDTH_CLEAR_SLOT_DISABLE_MASK(value: int) -> int:
    return set_bits(0, 14, value)


def NVC597_SET_STENCIL_ZERO_BANDWIDTH_CLEAR_SLOT_DISABLE_MASK(value: int) -> int:
    return set_bits(0, 14, value)


def NVC597_SET_ZCULL_REGION_SIZE_A_WIDTH(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ZCULL_REGION_SIZE_B_HEIGHT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ZCULL_REGION_SIZE_C_DEPTH(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ZCULL_REGION_PIXEL_OFFSET_C_DEPTH(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_CULL_BEFORE_FETCH_FETCH_STREAMS_ONCE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_REGION_LOCATION_START_ALIQUOT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ZCULL_REGION_LOCATION_ALIQUOT_COUNT(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_ZCULL_REGION_ALIQUOTS_PER_LAYER(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ZCULL_STORAGE_A_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_ZCULL_STORAGE_B_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ZCULL_STORAGE_C_LIMIT_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_ZCULL_STORAGE_D_LIMIT_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ZT_READ_ONLY_ENABLE_Z(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZT_READ_ONLY_ENABLE_STENCIL(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_COLOR_TARGET_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_COLOR_TARGET_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_COLOR_TARGET_WIDTH_V(value: int) -> int:
    return set_bits(0, 27, value)


def NVC597_SET_COLOR_TARGET_HEIGHT_V(value: int) -> int:
    return set_bits(0, 16, value)


def NVC597_SET_COLOR_TARGET_FORMAT_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_WIDTH(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_HEIGHT(value: int) -> int:
    return set_bits(4, 3, value)


def NVC597_SET_COLOR_TARGET_MEMORY_BLOCK_DEPTH(value: int) -> int:
    return set_bits(8, 3, value)


def NVC597_SET_COLOR_TARGET_MEMORY_LAYOUT(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_COLOR_TARGET_MEMORY_THIRD_DIMENSION_CONTROL(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_SET_COLOR_TARGET_THIRD_DIMENSION_V(value: int) -> int:
    return set_bits(0, 27, value)


def NVC597_SET_COLOR_TARGET_ARRAY_PITCH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_COLOR_TARGET_LAYER_OFFSET(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_COLOR_TARGET_RESERVED_A_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_VIEWPORT_SCALE_X_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VIEWPORT_SCALE_Y_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VIEWPORT_SCALE_Z_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VIEWPORT_OFFSET_X_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VIEWPORT_OFFSET_Y_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VIEWPORT_OFFSET_Z_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_X(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Y(value: int) -> int:
    return set_bits(4, 2, value)


def NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_Z(value: int) -> int:
    return set_bits(8, 2, value)


def NVC597_SET_VIEWPORT_COORDINATE_SWIZZLE_W(value: int) -> int:
    return set_bits(12, 2, value)


def NVC597_SET_VIEWPORT_INCREASE_SNAP_GRID_PRECISION_X_BITS(value: int) -> int:
    return set_bits(0, 4, value)


def NVC597_SET_VIEWPORT_INCREASE_SNAP_GRID_PRECISION_Y_BITS(value: int) -> int:
    return set_bits(8, 4, value)


def NVC597_SET_VIEWPORT_CLIP_HORIZONTAL_X0(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_VIEWPORT_CLIP_HORIZONTAL_WIDTH(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_VIEWPORT_CLIP_VERTICAL_Y0(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_VIEWPORT_CLIP_VERTICAL_HEIGHT(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_VIEWPORT_CLIP_MIN_Z_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VIEWPORT_CLIP_MAX_Z_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_WINDOW_CLIP_HORIZONTAL_XMIN(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_WINDOW_CLIP_HORIZONTAL_XMAX(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_WINDOW_CLIP_VERTICAL_YMIN(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_WINDOW_CLIP_VERTICAL_YMAX(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_CLIP_ID_EXTENT_X_MINX(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_CLIP_ID_EXTENT_X_WIDTH(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_CLIP_ID_EXTENT_Y_MINY(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_CLIP_ID_EXTENT_Y_HEIGHT(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_MAX_STREAM_OUTPUT_GS_INSTANCES_PER_TASK_V(value: int) -> int:
    return set_bits(0, 10, value)


def NVC597_SET_API_VISIBLE_CALL_LIMIT_V(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_STATISTICS_COUNTER_DA_VERTICES_GENERATED_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_STATISTICS_COUNTER_DA_PRIMITIVES_GENERATED_ENABLE(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_STATISTICS_COUNTER_VS_INVOCATIONS_ENABLE(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_SET_STATISTICS_COUNTER_GS_INVOCATIONS_ENABLE(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_STATISTICS_COUNTER_GS_PRIMITIVES_GENERATED_ENABLE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_STATISTICS_COUNTER_STREAMING_PRIMITIVES_SUCCEEDED_ENABLE(value: int) -> int:
    return set_bits(5, 0, value)


def NVC597_SET_STATISTICS_COUNTER_STREAMING_PRIMITIVES_NEEDED_ENABLE(value: int) -> int:
    return set_bits(6, 0, value)


def NVC597_SET_STATISTICS_COUNTER_CLIPPER_INVOCATIONS_ENABLE(value: int) -> int:
    return set_bits(7, 0, value)


def NVC597_SET_STATISTICS_COUNTER_CLIPPER_PRIMITIVES_GENERATED_ENABLE(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_STATISTICS_COUNTER_PS_INVOCATIONS_ENABLE(value: int) -> int:
    return set_bits(9, 0, value)


def NVC597_SET_STATISTICS_COUNTER_TI_INVOCATIONS_ENABLE(value: int) -> int:
    return set_bits(11, 0, value)


def NVC597_SET_STATISTICS_COUNTER_TS_INVOCATIONS_ENABLE(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_STATISTICS_COUNTER_TS_PRIMITIVES_GENERATED_ENABLE(value: int) -> int:
    return set_bits(13, 0, value)


def NVC597_SET_STATISTICS_COUNTER_TOTAL_STREAMING_PRIMITIVES_NEEDED_SUCCEEDED_ENABLE(value: int) -> int:
    return set_bits(14, 0, value)


def NVC597_SET_STATISTICS_COUNTER_VTG_PRIMITIVES_OUT_ENABLE(value: int) -> int:
    return set_bits(10, 0, value)


def NVC597_SET_STATISTICS_COUNTER_ALPHA_BETA_CLOCKS_ENABLE(value: int) -> int:
    return set_bits(15, 0, value)


def NVC597_SET_STATISTICS_COUNTER_SCG_CLOCKS_ENABLE(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_SET_CLEAR_RECT_HORIZONTAL_XMIN(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_CLEAR_RECT_HORIZONTAL_XMAX(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_CLEAR_RECT_VERTICAL_YMIN(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_CLEAR_RECT_VERTICAL_YMAX(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_VERTEX_ARRAY_START_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_DRAW_VERTEX_ARRAY_COUNT(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VIEWPORT_Z_CLIP_RANGE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_COLOR_CLEAR_VALUE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_Z_CLEAR_VALUE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADER_CACHE_CONTROL_ICACHE_PREFETCH_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_FORCE_TRANSITION_TO_BETA_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_ENABLE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_STENCIL_CLEAR_VALUE_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_INVALIDATE_SHADER_CACHES_NO_WFI_INSTRUCTION(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INVALIDATE_SHADER_CACHES_NO_WFI_GLOBAL_DATA(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_INVALIDATE_SHADER_CACHES_NO_WFI_CONSTANT(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_ZCULL_SERIALIZATION_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_SERIALIZATION_APPLIED(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_SET_FRONT_POLYGON_MODE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BACK_POLYGON_MODE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_POLY_SMOOTH_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_DIR_FORMAT_ZDIR(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ZCULL_DIR_FORMAT_ZFORMAT(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_POLY_OFFSET_POINT_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_POLY_OFFSET_LINE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_POLY_OFFSET_FILL_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_PATCH_SIZE(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_ITERATED_BLEND_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ITERATED_BLEND_ALPHA_ENABLE(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_ITERATED_BLEND_PASS_COUNT(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_ZCULL_CRITERION_SFUNC(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_ZCULL_CRITERION_NO_INVALIDATE(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_ZCULL_CRITERION_FORCE_MATCH(value: int) -> int:
    return set_bits(9, 0, value)


def NVC597_SET_ZCULL_CRITERION_SREF(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_ZCULL_CRITERION_SMASK(value: int) -> int:
    return set_bits(24, 7, value)


def NVC597_PIXEL_SHADER_BARRIER_SYSMEMBAR_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SM_TIMEOUT_INTERVAL_COUNTER_BIT(value: int) -> int:
    return set_bits(0, 5, value)


def NVC597_SET_DA_PRIMITIVE_RESTART_VERTEX_ARRAY_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_POINTER_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_TEST_CC(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERATION(value: int) -> int:
    return set_bits(3, 2, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_CONSTANT_INPUT_SELECT(value: int) -> int:
    return set_bits(6, 2, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_A_SELECT(value: int) -> int:
    return set_bits(9, 2, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_B_SELECT(value: int) -> int:
    return set_bits(12, 3, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_C_SELECT(value: int) -> int:
    return set_bits(16, 2, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OPERAND_D_SELECT(value: int) -> int:
    return set_bits(19, 3, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_SWIZZLE(value: int) -> int:
    return set_bits(23, 2, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_OUTPUT_WRITE_MASK(value: int) -> int:
    return set_bits(26, 1, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_PASS_OUTPUT(value: int) -> int:
    return set_bits(28, 1, value)


def NVC597_LOAD_ITERATED_BLEND_INSTRUCTION_SET_CC(value: int) -> int:
    return set_bits(31, 0, value)


def NVC597_SET_WINDOW_OFFSET_X_V(value: int) -> int:
    return set_bits(0, 16, value)


def NVC597_SET_WINDOW_OFFSET_Y_V(value: int) -> int:
    return set_bits(0, 17, value)


def NVC597_SET_SCISSOR_ENABLE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SCISSOR_HORIZONTAL_XMIN(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SCISSOR_HORIZONTAL_XMAX(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_SCISSOR_VERTICAL_YMIN(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SCISSOR_VERTICAL_YMAX(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_VPC_PERF_KNOB_CULLED_SMALL_LINES(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_VPC_PERF_KNOB_CULLED_SMALL_TRIANGLES(value: int) -> int:
    return set_bits(8, 7, value)


def NVC597_SET_VPC_PERF_KNOB_NONCULLED_LINES_AND_POINTS(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_VPC_PERF_KNOB_NONCULLED_TRIANGLES(value: int) -> int:
    return set_bits(24, 7, value)


def NVC597_PM_LOCAL_TRIGGER_BOOKMARK(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_POST_Z_PS_IMASK_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_CONSTANT_COLOR_RENDERING_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_CONSTANT_COLOR_RENDERING_RED_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_CONSTANT_COLOR_RENDERING_GREEN_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_CONSTANT_COLOR_RENDERING_BLUE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_CONSTANT_COLOR_RENDERING_ALPHA_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BACK_STENCIL_FUNC_REF_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_BACK_STENCIL_MASK_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_BACK_STENCIL_FUNC_MASK_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_VERTEX_STREAM_SUBSTITUTE_A_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_VERTEX_STREAM_SUBSTITUTE_B_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_LINE_MODE_POLYGON_CLIP_GENERATED_EDGE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SINGLE_CT_WRITE_CONTROL_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_VTG_WARP_WATERMARKS_LOW(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_VTG_WARP_WATERMARKS_HIGH(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_DEPTH_BOUNDS_MIN_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DEPTH_BOUNDS_MAX_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SAMPLE_MASK_RASTER_OUT_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SAMPLE_MASK_COLOR_TARGET_ENABLE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_COLOR_TARGET_SAMPLE_MASK_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_CT_MRT_ENABLE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_NONMULTISAMPLED_Z_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_TIR_MODE(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_ANTI_ALIAS_RASTER_SAMPLES(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_SET_SAMPLE_MASK_X0_Y0_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SAMPLE_MASK_X1_Y0_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SAMPLE_MASK_X0_Y1_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SAMPLE_MASK_X1_Y1_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SURFACE_CLIP_ID_MEMORY_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_SURFACE_CLIP_ID_MEMORY_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_TIR_MODULATION_COMPONENT_SELECT(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_TIR_MODULATION_FUNCTION_SELECT(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_BLEND_OPT_CONTROL_ALLOW_FLOAT_PIXEL_KILLS(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZT_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_ZT_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ZT_FORMAT_V(value: int) -> int:
    return set_bits(0, 4, value)


def NVC597_SET_ZT_BLOCK_SIZE_WIDTH(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_ZT_BLOCK_SIZE_HEIGHT(value: int) -> int:
    return set_bits(4, 3, value)


def NVC597_SET_ZT_BLOCK_SIZE_DEPTH(value: int) -> int:
    return set_bits(8, 3, value)


def NVC597_SET_ZT_ARRAY_PITCH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SURFACE_CLIP_HORIZONTAL_X(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SURFACE_CLIP_HORIZONTAL_WIDTH(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_SURFACE_CLIP_VERTICAL_Y(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SURFACE_CLIP_VERTICAL_HEIGHT(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_L2_CACHE_CONTROL_FOR_VAF_REQUESTS_SYSTEM_MEMORY_VOLATILE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_L2_CACHE_CONTROL_FOR_VAF_REQUESTS_POLICY(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_SET_VIEWPORT_MULTICAST_ORDER(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_TESSELLATION_CUT_HEIGHT_V(value: int) -> int:
    return set_bits(0, 4, value)


def NVC597_SET_MAX_GS_INSTANCES_PER_TASK_V(value: int) -> int:
    return set_bits(0, 10, value)


def NVC597_SET_MAX_GS_OUTPUT_VERTICES_PER_TASK_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_RESERVED_SW_METHOD00_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_GS_OUTPUT_CB_STORAGE_MULTIPLIER_V(value: int) -> int:
    return set_bits(0, 9, value)


def NVC597_SET_BETA_CB_STORAGE_CONSTRAINT_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_TI_OUTPUT_CB_STORAGE_MULTIPLIER_V(value: int) -> int:
    return set_bits(0, 9, value)


def NVC597_SET_ALPHA_CB_STORAGE_CONSTRAINT_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_RESERVED_SW_METHOD01_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD02_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_TIR_MODULATION_COEFFICIENT_TABLE_V0(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_TIR_MODULATION_COEFFICIENT_TABLE_V1(value: int) -> int:
    return set_bits(8, 7, value)


def NVC597_SET_TIR_MODULATION_COEFFICIENT_TABLE_V2(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_TIR_MODULATION_COEFFICIENT_TABLE_V3(value: int) -> int:
    return set_bits(24, 7, value)


def NVC597_SET_SPARE_NOOP01_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP02_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP03_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP04_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP05_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP06_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP07_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP08_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP09_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP10_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP11_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP12_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP13_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP14_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE_NOOP15_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD03_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD04_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD05_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD06_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD07_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD08_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD09_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_UNORM8_ALL_COVERED_ALL_HIT_ONCE(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_UNORM8_ALL_COVERED(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_RESERVED_SW_METHOD10_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD11_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD12_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD13_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_UNORM10_ALL_COVERED_ALL_HIT_ONCE(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_UNORM10_ALL_COVERED(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_UNORM16_ALL_COVERED_ALL_HIT_ONCE(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_UNORM16_ALL_COVERED(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_FP11_ALL_COVERED_ALL_HIT_ONCE(value: int) -> int:
    return set_bits(0, 5, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_FP11_ALL_COVERED(value: int) -> int:
    return set_bits(16, 5, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_FP16_ALL_COVERED_ALL_HIT_ONCE(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_FP16_ALL_COVERED(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_SRGB8_ALL_COVERED_ALL_HIT_ONCE(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_REDUCE_COLOR_THRESHOLDS_SRGB8_ALL_COVERED(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_UNBIND_ALL_CONSTANT_BUFFERS(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_CLEAR_SURFACE_CONTROL_RESPECT_STENCIL_MASK(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_CLEAR_SURFACE_CONTROL_USE_CLEAR_RECT(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_CLEAR_SURFACE_CONTROL_USE_SCISSOR0(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_CLEAR_SURFACE_CONTROL_USE_VIEWPORT_CLIP0(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_READ_REQUESTS_POLICY(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_SET_RESERVED_SW_METHOD14_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RESERVED_SW_METHOD15_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_NO_OPERATION_DATA_HI_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DEPTH_BIAS_CONTROL_DEPTH_FORMAT_DEPENDENT(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_PM_TRIGGER_END_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VERTEX_ID_BASE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_STENCIL_COMPRESSION_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP0(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP1(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP2(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE0_COMP3(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP0(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP1(value: int) -> int:
    return set_bits(5, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP2(value: int) -> int:
    return set_bits(6, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE1_COMP3(value: int) -> int:
    return set_bits(7, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP0(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP1(value: int) -> int:
    return set_bits(9, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP2(value: int) -> int:
    return set_bits(10, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE2_COMP3(value: int) -> int:
    return set_bits(11, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP0(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP1(value: int) -> int:
    return set_bits(13, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP2(value: int) -> int:
    return set_bits(14, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE3_COMP3(value: int) -> int:
    return set_bits(15, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP0(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP1(value: int) -> int:
    return set_bits(17, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP2(value: int) -> int:
    return set_bits(18, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE4_COMP3(value: int) -> int:
    return set_bits(19, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP0(value: int) -> int:
    return set_bits(20, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP1(value: int) -> int:
    return set_bits(21, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP2(value: int) -> int:
    return set_bits(22, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE5_COMP3(value: int) -> int:
    return set_bits(23, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP0(value: int) -> int:
    return set_bits(24, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP1(value: int) -> int:
    return set_bits(25, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP2(value: int) -> int:
    return set_bits(26, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE6_COMP3(value: int) -> int:
    return set_bits(27, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP0(value: int) -> int:
    return set_bits(28, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP1(value: int) -> int:
    return set_bits(29, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP2(value: int) -> int:
    return set_bits(30, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_A_ATTRIBUTE7_COMP3(value: int) -> int:
    return set_bits(31, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP0(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP1(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP2(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE0_COMP3(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP0(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP1(value: int) -> int:
    return set_bits(5, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP2(value: int) -> int:
    return set_bits(6, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE1_COMP3(value: int) -> int:
    return set_bits(7, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP0(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP1(value: int) -> int:
    return set_bits(9, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP2(value: int) -> int:
    return set_bits(10, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE2_COMP3(value: int) -> int:
    return set_bits(11, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP0(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP1(value: int) -> int:
    return set_bits(13, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP2(value: int) -> int:
    return set_bits(14, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE3_COMP3(value: int) -> int:
    return set_bits(15, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP0(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP1(value: int) -> int:
    return set_bits(17, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP2(value: int) -> int:
    return set_bits(18, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE4_COMP3(value: int) -> int:
    return set_bits(19, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP0(value: int) -> int:
    return set_bits(20, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP1(value: int) -> int:
    return set_bits(21, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP2(value: int) -> int:
    return set_bits(22, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE5_COMP3(value: int) -> int:
    return set_bits(23, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP0(value: int) -> int:
    return set_bits(24, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP1(value: int) -> int:
    return set_bits(25, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP2(value: int) -> int:
    return set_bits(26, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE6_COMP3(value: int) -> int:
    return set_bits(27, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP0(value: int) -> int:
    return set_bits(28, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP1(value: int) -> int:
    return set_bits(29, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP2(value: int) -> int:
    return set_bits(30, 0, value)


def NVC597_SET_DA_OUTPUT_ATTRIBUTE_SKIP_MASK_B_ATTRIBUTE7_COMP3(value: int) -> int:
    return set_bits(31, 0, value)


def NVC597_SET_TIR_CONTROL_Z_PASS_PIXEL_COUNT_USE_RASTER_SAMPLES(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_TIR_CONTROL_ALPHA_TO_COVERAGE_USE_RASTER_SAMPLES(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_TIR_CONTROL_REDUCE_COVERAGE(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_MUTABLE_METHOD_CONTROL_TREAT_MUTABLE_AS_HEAVYWEIGHT(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_POST_PS_INITIAL_COVERAGE_USE_PRE_PS_COVERAGE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_FILL_VIA_TRIANGLE_MODE(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_BLEND_PER_FORMAT_ENABLE_SNORM8_UNORM16_SNORM16(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_FLUSH_PENDING_WRITES_SM_DOES_GLOBAL_STORE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_VERTEX_ATTRIBUTE_A_STREAM(value: int) -> int:
    return set_bits(0, 4, value)


def NVC597_SET_VERTEX_ATTRIBUTE_A_SOURCE(value: int) -> int:
    return set_bits(6, 0, value)


def NVC597_SET_VERTEX_ATTRIBUTE_A_OFFSET(value: int) -> int:
    return set_bits(7, 13, value)


def NVC597_SET_VERTEX_ATTRIBUTE_A_COMPONENT_BIT_WIDTHS(value: int) -> int:
    return set_bits(21, 5, value)


def NVC597_SET_VERTEX_ATTRIBUTE_A_NUMERICAL_TYPE(value: int) -> int:
    return set_bits(27, 2, value)


def NVC597_SET_VERTEX_ATTRIBUTE_A_SWAP_R_AND_B(value: int) -> int:
    return set_bits(31, 0, value)


def NVC597_SET_VERTEX_ATTRIBUTE_B_STREAM(value: int) -> int:
    return set_bits(0, 4, value)


def NVC597_SET_VERTEX_ATTRIBUTE_B_SOURCE(value: int) -> int:
    return set_bits(6, 0, value)


def NVC597_SET_VERTEX_ATTRIBUTE_B_OFFSET(value: int) -> int:
    return set_bits(7, 13, value)


def NVC597_SET_VERTEX_ATTRIBUTE_B_COMPONENT_BIT_WIDTHS(value: int) -> int:
    return set_bits(21, 5, value)


def NVC597_SET_VERTEX_ATTRIBUTE_B_NUMERICAL_TYPE(value: int) -> int:
    return set_bits(27, 2, value)


def NVC597_SET_VERTEX_ATTRIBUTE_B_SWAP_R_AND_B(value: int) -> int:
    return set_bits(31, 0, value)


def NVC597_SET_ANTI_ALIAS_SAMPLE_POSITIONS_X0(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_ANTI_ALIAS_SAMPLE_POSITIONS_Y0(value: int) -> int:
    return set_bits(4, 3, value)


def NVC597_SET_ANTI_ALIAS_SAMPLE_POSITIONS_X1(value: int) -> int:
    return set_bits(8, 3, value)


def NVC597_SET_ANTI_ALIAS_SAMPLE_POSITIONS_Y1(value: int) -> int:
    return set_bits(12, 3, value)


def NVC597_SET_ANTI_ALIAS_SAMPLE_POSITIONS_X2(value: int) -> int:
    return set_bits(16, 3, value)


def NVC597_SET_ANTI_ALIAS_SAMPLE_POSITIONS_Y2(value: int) -> int:
    return set_bits(20, 3, value)


def NVC597_SET_ANTI_ALIAS_SAMPLE_POSITIONS_X3(value: int) -> int:
    return set_bits(24, 3, value)


def NVC597_SET_ANTI_ALIAS_SAMPLE_POSITIONS_Y3(value: int) -> int:
    return set_bits(28, 3, value)


def NVC597_SET_OFFSET_RENDER_TARGET_INDEX_BY_VIEWPORT_INDEX(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_FORCE_HEAVYWEIGHT_METHOD_SYNC_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_COVERAGE_TO_COLOR_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_COVERAGE_TO_COLOR_CT_SELECT(value: int) -> int:
    return set_bits(4, 2, value)


def NVC597_DECOMPRESS_ZETA_SURFACE_Z_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_DECOMPRESS_ZETA_SURFACE_STENCIL_ENABLE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_SCREEN_STATE_MASK_MASK(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_ZT_SPARSE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZT_SPARSE_UNMAPPED_COMPARE(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_START_INDEX(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_COUNT(value: int) -> int:
    return set_bits(16, 11, value)


def NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_FIRST_TOPOLOGY(value: int) -> int:
    return set_bits(28, 3, value)


def NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_START_INDEX(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_COUNT(value: int) -> int:
    return set_bits(16, 11, value)


def NVC597_DRAW_VERTEX_ARRAY_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY(value: int) -> int:
    return set_bits(28, 3, value)


def NVC597_SET_CT_SELECT_TARGET_COUNT(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_CT_SELECT_TARGET0(value: int) -> int:
    return set_bits(4, 2, value)


def NVC597_SET_CT_SELECT_TARGET1(value: int) -> int:
    return set_bits(7, 2, value)


def NVC597_SET_CT_SELECT_TARGET2(value: int) -> int:
    return set_bits(10, 2, value)


def NVC597_SET_CT_SELECT_TARGET3(value: int) -> int:
    return set_bits(13, 2, value)


def NVC597_SET_CT_SELECT_TARGET4(value: int) -> int:
    return set_bits(16, 2, value)


def NVC597_SET_CT_SELECT_TARGET5(value: int) -> int:
    return set_bits(19, 2, value)


def NVC597_SET_CT_SELECT_TARGET6(value: int) -> int:
    return set_bits(22, 2, value)


def NVC597_SET_CT_SELECT_TARGET7(value: int) -> int:
    return set_bits(25, 2, value)


def NVC597_SET_COMPRESSION_THRESHOLD_SAMPLES(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_MODE(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_TILE_SIZE(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_SET_PIXEL_SHADER_INTERLOCK_CONTROL_TILE_COALESCER_FRAGMENT_ORDER(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_ZT_SIZE_A_WIDTH(value: int) -> int:
    return set_bits(0, 27, value)


def NVC597_SET_ZT_SIZE_B_HEIGHT(value: int) -> int:
    return set_bits(0, 17, value)


def NVC597_SET_ZT_SIZE_C_THIRD_DIMENSION(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ZT_SIZE_C_CONTROL(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_SET_SAMPLER_BINDING_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_DRAW_AUTO_BYTE_COUNT(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_POST_VTG_SHADER_ATTRIBUTE_SKIP_MASK_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_PIXEL_SHADER_TICKET_DISPENSER_VALUE_TICKET_DISPENSER_INDEX(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_PIXEL_SHADER_TICKET_DISPENSER_VALUE_TICKET_DISPENSER_VALUE(value: int) -> int:
    return set_bits(8, 15, value)


def NVC597_SET_BACK_END_COPY_A_DWORDS(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_BACK_END_COPY_A_SATURATE32_ENABLE(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_BACK_END_COPY_A_TIMESTAMP_ENABLE(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_BACK_END_COPY_B_SRC_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_BACK_END_COPY_C_SRC_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BACK_END_COPY_D_DEST_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_BACK_END_COPY_E_DEST_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_CIRCULAR_BUFFER_SIZE_CACHE_LINES_PER_SM(value: int) -> int:
    return set_bits(0, 19, value)


def NVC597_SET_VTG_REGISTER_WATERMARKS_LOW(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_VTG_REGISTER_WATERMARKS_HIGH(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI_LINES(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INVALIDATE_TEXTURE_DATA_CACHE_NO_WFI_TAG(value: int) -> int:
    return set_bits(4, 21, value)


def NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_READ_REQUESTS_POLICY(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_SET_DA_PRIMITIVE_RESTART_INDEX_TOPOLOGY_CHANGE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_CLEAR_ZCULL_REGION_Z_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_CLEAR_ZCULL_REGION_STENCIL_ENABLE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_CLEAR_ZCULL_REGION_USE_CLEAR_RECT(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_CLEAR_ZCULL_REGION_USE_RT_ARRAY_INDEX(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_CLEAR_ZCULL_REGION_RT_ARRAY_INDEX(value: int) -> int:
    return set_bits(5, 15, value)


def NVC597_CLEAR_ZCULL_REGION_MAKE_CONSERVATIVE(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_DEPTH_TEST_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_FILL_MODE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADE_MODE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_NONINTERLOCKED_WRITE_REQUESTS_POLICY(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_SET_L2_CACHE_CONTROL_FOR_ROP_INTERLOCKED_WRITE_REQUESTS_POLICY(value: int) -> int:
    return set_bits(4, 1, value)


def NVC597_SET_ALPHA_TO_COVERAGE_DITHER_CONTROL_DITHER_FOOTPRINT(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_BLEND_STATE_PER_TARGET_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_DEPTH_WRITE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ALPHA_TEST_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_INLINE_INDEX4X8_ALIGN_COUNT(value: int) -> int:
    return set_bits(0, 29, value)


def NVC597_SET_INLINE_INDEX4X8_ALIGN_START(value: int) -> int:
    return set_bits(30, 1, value)


def NVC597_DRAW_INLINE_INDEX4X8_INDEX0(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_DRAW_INLINE_INDEX4X8_INDEX1(value: int) -> int:
    return set_bits(8, 7, value)


def NVC597_DRAW_INLINE_INDEX4X8_INDEX2(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_DRAW_INLINE_INDEX4X8_INDEX3(value: int) -> int:
    return set_bits(24, 7, value)


def NVC597_D3D_SET_CULL_MODE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DEPTH_FUNC_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ALPHA_REF_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ALPHA_FUNC_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DRAW_AUTO_STRIDE_V(value: int) -> int:
    return set_bits(0, 11, value)


def NVC597_SET_BLEND_CONST_RED_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_CONST_GREEN_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_CONST_BLUE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_CONST_ALPHA_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_INVALIDATE_SAMPLER_CACHE_LINES(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INVALIDATE_SAMPLER_CACHE_TAG(value: int) -> int:
    return set_bits(4, 21, value)


def NVC597_INVALIDATE_TEXTURE_HEADER_CACHE_LINES(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INVALIDATE_TEXTURE_HEADER_CACHE_TAG(value: int) -> int:
    return set_bits(4, 21, value)


def NVC597_INVALIDATE_TEXTURE_DATA_CACHE_LINES(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INVALIDATE_TEXTURE_DATA_CACHE_TAG(value: int) -> int:
    return set_bits(4, 21, value)


def NVC597_SET_BLEND_SEPARATE_FOR_ALPHA_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_BLEND_COLOR_OP_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_COLOR_SOURCE_COEFF_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_COLOR_DEST_COEFF_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_ALPHA_OP_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_ALPHA_SOURCE_COEFF_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_GLOBAL_COLOR_KEY_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_BLEND_ALPHA_DEST_COEFF_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SINGLE_ROP_CONTROL_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_BLEND_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_STENCIL_TEST_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_STENCIL_OP_FAIL_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_STENCIL_OP_ZFAIL_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_STENCIL_OP_ZPASS_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_STENCIL_FUNC_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_STENCIL_FUNC_REF_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_STENCIL_FUNC_MASK_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_STENCIL_MASK_V(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_DRAW_AUTO_START_BYTE_COUNT(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_PS_SATURATE_OUTPUT0(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_PS_SATURATE_CLAMP_RANGE0(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_PS_SATURATE_OUTPUT1(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_PS_SATURATE_CLAMP_RANGE1(value: int) -> int:
    return set_bits(5, 0, value)


def NVC597_SET_PS_SATURATE_OUTPUT2(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_PS_SATURATE_CLAMP_RANGE2(value: int) -> int:
    return set_bits(9, 0, value)


def NVC597_SET_PS_SATURATE_OUTPUT3(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_PS_SATURATE_CLAMP_RANGE3(value: int) -> int:
    return set_bits(13, 0, value)


def NVC597_SET_PS_SATURATE_OUTPUT4(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_SET_PS_SATURATE_CLAMP_RANGE4(value: int) -> int:
    return set_bits(17, 0, value)


def NVC597_SET_PS_SATURATE_OUTPUT5(value: int) -> int:
    return set_bits(20, 0, value)


def NVC597_SET_PS_SATURATE_CLAMP_RANGE5(value: int) -> int:
    return set_bits(21, 0, value)


def NVC597_SET_PS_SATURATE_OUTPUT6(value: int) -> int:
    return set_bits(24, 0, value)


def NVC597_SET_PS_SATURATE_CLAMP_RANGE6(value: int) -> int:
    return set_bits(25, 0, value)


def NVC597_SET_PS_SATURATE_OUTPUT7(value: int) -> int:
    return set_bits(28, 0, value)


def NVC597_SET_PS_SATURATE_CLAMP_RANGE7(value: int) -> int:
    return set_bits(29, 0, value)


def NVC597_SET_WINDOW_ORIGIN_MODE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_WINDOW_ORIGIN_FLIP_Y(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_LINE_WIDTH_FLOAT_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ALIASED_LINE_WIDTH_FLOAT_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_LINE_MULTISAMPLE_OVERRIDE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INVALIDATE_SAMPLER_CACHE_NO_WFI_LINES(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INVALIDATE_SAMPLER_CACHE_NO_WFI_TAG(value: int) -> int:
    return set_bits(4, 21, value)


def NVC597_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI_LINES(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI_TAG(value: int) -> int:
    return set_bits(4, 21, value)


def NVC597_SET_GLOBAL_BASE_VERTEX_INDEX_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_GLOBAL_BASE_INSTANCE_INDEX_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_PS_WARP_WATERMARKS_LOW(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_PS_WARP_WATERMARKS_HIGH(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_PS_REGISTER_WATERMARKS_LOW(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_PS_REGISTER_WATERMARKS_HIGH(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_STORE_ZCULL_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ITERATED_BLEND_CONSTANT_RED_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ITERATED_BLEND_CONSTANT_GREEN_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ITERATED_BLEND_CONSTANT_BLUE_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_LOAD_ZCULL_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SURFACE_CLIP_ID_HEIGHT_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_CLIP_ID_CLEAR_RECT_HORIZONTAL_XMIN(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_CLIP_ID_CLEAR_RECT_HORIZONTAL_XMAX(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_CLIP_ID_CLEAR_RECT_VERTICAL_YMIN(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_CLIP_ID_CLEAR_RECT_VERTICAL_YMAX(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_USER_CLIP_ENABLE_PLANE0(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_USER_CLIP_ENABLE_PLANE1(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_USER_CLIP_ENABLE_PLANE2(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_SET_USER_CLIP_ENABLE_PLANE3(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_USER_CLIP_ENABLE_PLANE4(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_USER_CLIP_ENABLE_PLANE5(value: int) -> int:
    return set_bits(5, 0, value)


def NVC597_SET_USER_CLIP_ENABLE_PLANE6(value: int) -> int:
    return set_bits(6, 0, value)


def NVC597_SET_USER_CLIP_ENABLE_PLANE7(value: int) -> int:
    return set_bits(7, 0, value)


def NVC597_SET_ZPASS_PIXEL_COUNT_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_POINT_SIZE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ZCULL_STATS_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_POINT_SPRITE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SHADER_EXCEPTIONS_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_CLEAR_REPORT_VALUE_TYPE(value: int) -> int:
    return set_bits(0, 4, value)


def NVC597_SET_ANTI_ALIAS_ENABLE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZT_SELECT_TARGET_COUNT(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ANTI_ALIAS_ALPHA_CONTROL_ALPHA_TO_COVERAGE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ANTI_ALIAS_ALPHA_CONTROL_ALPHA_TO_ONE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_RENDER_ENABLE_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_RENDER_ENABLE_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_RENDER_ENABLE_C_MODE(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_SET_TEX_SAMPLER_POOL_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_TEX_SAMPLER_POOL_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_TEX_SAMPLER_POOL_C_MAXIMUM_INDEX(value: int) -> int:
    return set_bits(0, 19, value)


def NVC597_SET_SLOPE_SCALE_DEPTH_BIAS_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ANTI_ALIASED_LINE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_TEX_HEADER_POOL_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_TEX_HEADER_POOL_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_TEX_HEADER_POOL_C_MAXIMUM_INDEX(value: int) -> int:
    return set_bits(0, 21, value)


def NVC597_SET_ACTIVE_ZCULL_REGION_ID(value: int) -> int:
    return set_bits(0, 5, value)


def NVC597_SET_TWO_SIDED_STENCIL_TEST_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_BACK_STENCIL_OP_FAIL_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BACK_STENCIL_OP_ZFAIL_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BACK_STENCIL_OP_ZPASS_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BACK_STENCIL_FUNC_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SRGB_WRITE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_DEPTH_BIAS_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ZCULL_REGION_FORMAT_TYPE(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_RT_LAYER_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_RT_LAYER_CONTROL(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_SET_ANTI_ALIAS_SAMPLES(value: int) -> int:
    return set_bits(0, 3, value)


def NVC597_SET_EDGE_FLAG_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_DRAW_INLINE_INDEX_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_INLINE_INDEX2X16_ALIGN_COUNT(value: int) -> int:
    return set_bits(0, 30, value)


def NVC597_SET_INLINE_INDEX2X16_ALIGN_START_ODD(value: int) -> int:
    return set_bits(31, 0, value)


def NVC597_DRAW_INLINE_INDEX2X16_EVEN(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_DRAW_INLINE_INDEX2X16_ODD(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_VERTEX_GLOBAL_BASE_OFFSET_A_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_VERTEX_GLOBAL_BASE_OFFSET_B_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ZCULL_REGION_PIXEL_OFFSET_A_WIDTH(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_ZCULL_REGION_PIXEL_OFFSET_B_HEIGHT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_POINT_SPRITE_SELECT_RMODE(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_POINT_SPRITE_SELECT_ORIGIN(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE0(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE1(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE2(value: int) -> int:
    return set_bits(5, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE3(value: int) -> int:
    return set_bits(6, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE4(value: int) -> int:
    return set_bits(7, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE5(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE6(value: int) -> int:
    return set_bits(9, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE7(value: int) -> int:
    return set_bits(10, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE8(value: int) -> int:
    return set_bits(11, 0, value)


def NVC597_SET_POINT_SPRITE_SELECT_TEXTURE9(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_ATTRIBUTE_DEFAULT_COLOR_FRONT_DIFFUSE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ATTRIBUTE_DEFAULT_COLOR_FRONT_SPECULAR(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_ATTRIBUTE_DEFAULT_GENERIC_VECTOR(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_SET_ATTRIBUTE_DEFAULT_FIXED_FNC_TEXTURE(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_ATTRIBUTE_DEFAULT_DX9_COLOR0(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_ATTRIBUTE_DEFAULT_DX9_COLOR1_TO_COLOR15(value: int) -> int:
    return set_bits(5, 0, value)


def NVC597_END_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_BEGIN_OP(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_BEGIN_PRIMITIVE_ID(value: int) -> int:
    return set_bits(24, 0, value)


def NVC597_BEGIN_INSTANCE_ID(value: int) -> int:
    return set_bits(26, 1, value)


def NVC597_BEGIN_SPLIT_MODE(value: int) -> int:
    return set_bits(29, 1, value)


def NVC597_BEGIN_INSTANCE_ITERATE_ENABLE(value: int) -> int:
    return set_bits(31, 0, value)


def NVC597_SET_VERTEX_ID_COPY_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_VERTEX_ID_COPY_ATTRIBUTE_SLOT(value: int) -> int:
    return set_bits(4, 7, value)


def NVC597_ADD_TO_PRIMITIVE_ID_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_LOAD_PRIMITIVE_ID_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADER_BASED_CULL_BATCH_CULL_ENABLE(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_SHADER_BASED_CULL_BEFORE_FETCH_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_CLASS_VERSION_CURRENT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_CLASS_VERSION_OLDEST_SUPPORTED(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_DA_PRIMITIVE_RESTART_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_DA_PRIMITIVE_RESTART_INDEX_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DA_OUTPUT_VERTEX_ID_USES_ARRAY_START(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_ANTI_ALIASED_POINT_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_POINT_CENTER_MODE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_LINE_SMOOTH_PARAMETERS_FALLOFF(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_LINE_STIPPLE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_LINE_SMOOTH_EDGE_TABLE_V0(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_LINE_SMOOTH_EDGE_TABLE_V1(value: int) -> int:
    return set_bits(8, 7, value)


def NVC597_SET_LINE_SMOOTH_EDGE_TABLE_V2(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_LINE_SMOOTH_EDGE_TABLE_V3(value: int) -> int:
    return set_bits(24, 7, value)


def NVC597_SET_LINE_STIPPLE_PARAMETERS_FACTOR(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_LINE_STIPPLE_PARAMETERS_PATTERN(value: int) -> int:
    return set_bits(8, 15, value)


def NVC597_SET_PROVOKING_VERTEX_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_TWO_SIDED_LIGHT_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_POLYGON_STIPPLE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SHADER_CONTROL_DEFAULT_PARTIAL(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SHADER_CONTROL_FP32_NAN_BEHAVIOR(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_SHADER_CONTROL_FP32_F2I_NAN_BEHAVIOR(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_CHECK_CLASS_VERSION_CURRENT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_CHECK_CLASS_VERSION_OLDEST_SUPPORTED(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_SPH_VERSION_CURRENT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_SPH_VERSION_OLDEST_SUPPORTED(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_CHECK_SPH_VERSION_CURRENT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_CHECK_SPH_VERSION_OLDEST_SUPPORTED(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_ALPHA_TO_COVERAGE_OVERRIDE_QUALIFY_BY_ANTI_ALIAS_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ALPHA_TO_COVERAGE_OVERRIDE_QUALIFY_BY_PS_SAMPLE_MASK_OUTPUT(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_SET_SCG_GRAPHICS_PRIORITY_PRIORITY(value: int) -> int:
    return set_bits(0, 5, value)


def NVC597_SET_SCG_GRAPHICS_SCHEDULING_PARAMETERS_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_POLYGON_STIPPLE_PATTERN_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_AAM_VERSION_CURRENT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_AAM_VERSION_OLDEST_SUPPORTED(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_CHECK_AAM_VERSION_CURRENT(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_CHECK_AAM_VERSION_OLDEST_SUPPORTED(value: int) -> int:
    return set_bits(16, 15, value)


def NVC597_SET_ZT_LAYER_OFFSET(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_SET_INDEX_BUFFER_A_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_INDEX_BUFFER_B_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_INDEX_BUFFER_E_INDEX_SIZE(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_INDEX_BUFFER_F_FIRST(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_DRAW_INDEX_BUFFER_COUNT(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_FIRST(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_COUNT(value: int) -> int:
    return set_bits(16, 11, value)


def NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_FIRST_TOPOLOGY(value: int) -> int:
    return set_bits(28, 3, value)


def NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_FIRST(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_COUNT(value: int) -> int:
    return set_bits(16, 11, value)


def NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_FIRST_TOPOLOGY(value: int) -> int:
    return set_bits(28, 3, value)


def NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_FIRST(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_COUNT(value: int) -> int:
    return set_bits(16, 11, value)


def NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_FIRST_TOPOLOGY(value: int) -> int:
    return set_bits(28, 3, value)


def NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_FIRST(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_COUNT(value: int) -> int:
    return set_bits(16, 11, value)


def NVC597_DRAW_INDEX_BUFFER32_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY(value: int) -> int:
    return set_bits(28, 3, value)


def NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_FIRST(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_COUNT(value: int) -> int:
    return set_bits(16, 11, value)


def NVC597_DRAW_INDEX_BUFFER16_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY(value: int) -> int:
    return set_bits(28, 3, value)


def NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_FIRST(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_COUNT(value: int) -> int:
    return set_bits(16, 11, value)


def NVC597_DRAW_INDEX_BUFFER8_BEGIN_END_INSTANCE_SUBSEQUENT_TOPOLOGY(value: int) -> int:
    return set_bits(28, 3, value)


def NVC597_SET_DEPTH_BIAS_CLAMP_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VERTEX_STREAM_INSTANCE_A_IS_INSTANCED(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_VERTEX_STREAM_INSTANCE_B_IS_INSTANCED(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ATTRIBUTE_POINT_SIZE_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ATTRIBUTE_POINT_SIZE_SLOT(value: int) -> int:
    return set_bits(4, 7, value)


def NVC597_OGL_SET_CULL_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_OGL_SET_FRONT_FACE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_OGL_SET_CULL_FACE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VIEWPORT_PIXEL_CENTER(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_VIEWPORT_SCALE_OFFSET_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_VIEWPORT_CLIP_CONTROL_MIN_Z_ZERO_MAX_Z_ONE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_VIEWPORT_CLIP_CONTROL_Z_CLIP_RANGE(value: int) -> int:
    return set_bits(16, 1, value)


def NVC597_SET_VIEWPORT_CLIP_CONTROL_PIXEL_MIN_Z(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_VIEWPORT_CLIP_CONTROL_PIXEL_MAX_Z(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_GUARDBAND(value: int) -> int:
    return set_bits(7, 0, value)


def NVC597_SET_VIEWPORT_CLIP_CONTROL_LINE_POINT_CULL_GUARDBAND(value: int) -> int:
    return set_bits(10, 0, value)


def NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_CLIP(value: int) -> int:
    return set_bits(11, 2, value)


def NVC597_SET_VIEWPORT_CLIP_CONTROL_GEOMETRY_GUARDBAND_Z(value: int) -> int:
    return set_bits(1, 1, value)


def NVC597_SET_USER_CLIP_OP_PLANE0(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_USER_CLIP_OP_PLANE1(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_USER_CLIP_OP_PLANE2(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_USER_CLIP_OP_PLANE3(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_USER_CLIP_OP_PLANE4(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_SET_USER_CLIP_OP_PLANE5(value: int) -> int:
    return set_bits(20, 0, value)


def NVC597_SET_USER_CLIP_OP_PLANE6(value: int) -> int:
    return set_bits(24, 0, value)


def NVC597_SET_USER_CLIP_OP_PLANE7(value: int) -> int:
    return set_bits(28, 0, value)


def NVC597_SET_RENDER_ENABLE_OVERRIDE_MODE(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_PRIMITIVE_TOPOLOGY_CONTROL_OVERRIDE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_WINDOW_CLIP_ENABLE_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_WINDOW_CLIP_TYPE_V(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_INVALIDATE_ZCULL_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_ZCULL_Z_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_STENCIL_ENABLE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_ZCULL_BOUNDS_Z_MIN_UNBOUNDED_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_ZCULL_BOUNDS_Z_MAX_UNBOUNDED_ENABLE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_PRIMITIVE_TOPOLOGY_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_ZCULL_SYNC_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_CLIP_ID_TEST_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SURFACE_CLIP_ID_WIDTH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_CLIP_ID_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_DEPTH_BOUNDS_TEST_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_BLEND_FLOAT_OPTION_ZERO_TIMES_ANYTHING_IS_ZERO(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_LOGIC_OP_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_LOGIC_OP_FUNC_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_Z_COMPRESSION_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_CLEAR_SURFACE_Z_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_CLEAR_SURFACE_STENCIL_ENABLE(value: int) -> int:
    return set_bits(1, 0, value)


def NVC597_CLEAR_SURFACE_R_ENABLE(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_CLEAR_SURFACE_G_ENABLE(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_CLEAR_SURFACE_B_ENABLE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_CLEAR_SURFACE_A_ENABLE(value: int) -> int:
    return set_bits(5, 0, value)


def NVC597_CLEAR_SURFACE_MRT_SELECT(value: int) -> int:
    return set_bits(6, 3, value)


def NVC597_CLEAR_SURFACE_RT_ARRAY_INDEX(value: int) -> int:
    return set_bits(10, 15, value)


def NVC597_CLEAR_CLIP_ID_SURFACE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_COLOR_COMPRESSION_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_CT_WRITE_R_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_CT_WRITE_G_ENABLE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_CT_WRITE_B_ENABLE(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_CT_WRITE_A_ENABLE(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_PIPE_NOP_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE00_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE01_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE02_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SPARE03_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_REPORT_SEMAPHORE_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_REPORT_SEMAPHORE_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_REPORT_SEMAPHORE_C_PAYLOAD(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_REPORT_SEMAPHORE_D_OPERATION(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_REPORT_SEMAPHORE_D_RELEASE(value: int) -> int:
    return set_bits(4, 0, value)


def NVC597_SET_REPORT_SEMAPHORE_D_ACQUIRE(value: int) -> int:
    return set_bits(8, 0, value)


def NVC597_SET_REPORT_SEMAPHORE_D_PIPELINE_LOCATION(value: int) -> int:
    return set_bits(12, 3, value)


def NVC597_SET_REPORT_SEMAPHORE_D_COMPARISON(value: int) -> int:
    return set_bits(16, 0, value)


def NVC597_SET_REPORT_SEMAPHORE_D_AWAKEN_ENABLE(value: int) -> int:
    return set_bits(20, 0, value)


def NVC597_SET_REPORT_SEMAPHORE_D_REPORT(value: int) -> int:
    return set_bits(23, 4, value)


def NVC597_SET_REPORT_SEMAPHORE_D_STRUCTURE_SIZE(value: int) -> int:
    return set_bits(28, 0, value)


def NVC597_SET_REPORT_SEMAPHORE_D_SUB_REPORT(value: int) -> int:
    return set_bits(5, 2, value)


def NVC597_SET_REPORT_SEMAPHORE_D_REPORT_DWORD_NUMBER(value: int) -> int:
    return set_bits(21, 0, value)


def NVC597_SET_REPORT_SEMAPHORE_D_FLUSH_DISABLE(value: int) -> int:
    return set_bits(2, 0, value)


def NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_ENABLE(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_OP(value: int) -> int:
    return set_bits(9, 2, value)


def NVC597_SET_REPORT_SEMAPHORE_D_REDUCTION_FORMAT(value: int) -> int:
    return set_bits(17, 1, value)


def NVC597_SET_REPORT_SEMAPHORE_D_CONDITIONAL_TRAP(value: int) -> int:
    return set_bits(19, 0, value)


def NVC597_SET_VERTEX_STREAM_A_FORMAT_STRIDE(value: int) -> int:
    return set_bits(0, 11, value)


def NVC597_SET_VERTEX_STREAM_A_FORMAT_ENABLE(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_VERTEX_STREAM_A_LOCATION_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_VERTEX_STREAM_A_LOCATION_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VERTEX_STREAM_A_FREQUENCY_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VERTEX_STREAM_B_FORMAT_STRIDE(value: int) -> int:
    return set_bits(0, 11, value)


def NVC597_SET_VERTEX_STREAM_B_FORMAT_ENABLE(value: int) -> int:
    return set_bits(12, 0, value)


def NVC597_SET_VERTEX_STREAM_B_LOCATION_A_OFFSET_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_VERTEX_STREAM_B_LOCATION_B_OFFSET_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_VERTEX_STREAM_B_FREQUENCY_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_PER_TARGET_SEPARATE_FOR_ALPHA_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_BLEND_PER_TARGET_COLOR_OP_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_PER_TARGET_COLOR_SOURCE_COEFF_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_PER_TARGET_COLOR_DEST_COEFF_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_PER_TARGET_ALPHA_OP_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_PER_TARGET_ALPHA_SOURCE_COEFF_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_BLEND_PER_TARGET_ALPHA_DEST_COEFF_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_PIPELINE_SHADER_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_PIPELINE_SHADER_TYPE(value: int) -> int:
    return set_bits(4, 3, value)


def NVC597_SET_PIPELINE_RESERVED_A_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_PIPELINE_REGISTER_COUNT_V(value: int) -> int:
    return set_bits(0, 8, value)


def NVC597_SET_PIPELINE_BINDING_GROUP(value: int) -> int:
    return set_bits(0, 2, value)


def NVC597_SET_PIPELINE_PROGRAM_ADDRESS_A_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_PIPELINE_PROGRAM_ADDRESS_B_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_PIPELINE_RESERVED_D_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_PIPELINE_RESERVED_E_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_FALCON00_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON01_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON02_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON03_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON04_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON05_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON06_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON07_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON08_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON09_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON10_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON11_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON12_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON13_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON14_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON15_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON16_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON17_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON18_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON19_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON20_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON21_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON22_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON23_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON24_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON25_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON26_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON27_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON28_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON29_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON30_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_FALCON31_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_CONSTANT_BUFFER_SELECTOR_A_SIZE(value: int) -> int:
    return set_bits(0, 16, value)


def NVC597_SET_CONSTANT_BUFFER_SELECTOR_B_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_CONSTANT_BUFFER_SELECTOR_C_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_LOAD_CONSTANT_BUFFER_OFFSET_V(value: int) -> int:
    return set_bits(0, 15, value)


def NVC597_LOAD_CONSTANT_BUFFER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_BIND_GROUP_RESERVED_A_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_BIND_GROUP_RESERVED_B_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_BIND_GROUP_RESERVED_C_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_BIND_GROUP_RESERVED_D_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_BIND_GROUP_CONSTANT_BUFFER_VALID(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_BIND_GROUP_CONSTANT_BUFFER_SHADER_SLOT(value: int) -> int:
    return set_bits(4, 4, value)


def NVC597_SET_TRAP_HANDLER_A_ADDRESS_UPPER(value: int) -> int:
    return set_bits(0, 16, value)


def NVC597_SET_TRAP_HANDLER_B_ADDRESS_LOWER(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_COLOR_CLAMP_ENABLE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_BINDLESS_TEXTURE_CONSTANT_BUFFER_SLOT_SELECT(value: int) -> int:
    return set_bits(0, 4, value)


def NVC597_SET_STREAM_OUT_LAYOUT_SELECT_ATTRIBUTE_NUMBER00(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_STREAM_OUT_LAYOUT_SELECT_ATTRIBUTE_NUMBER01(value: int) -> int:
    return set_bits(8, 7, value)


def NVC597_SET_STREAM_OUT_LAYOUT_SELECT_ATTRIBUTE_NUMBER02(value: int) -> int:
    return set_bits(16, 7, value)


def NVC597_SET_STREAM_OUT_LAYOUT_SELECT_ATTRIBUTE_NUMBER03(value: int) -> int:
    return set_bits(24, 7, value)


def NVC597_SET_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_VALUE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_VALUE_UPPER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_ENABLE_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_DISABLE_SHADER_PERFORMANCE_SNAPSHOT_COUNTER_V(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_VALUE_UPPER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_VALUE_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_EVENT_EVENT(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT0(value: int) -> int:
    return set_bits(0, 1, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT0(value: int) -> int:
    return set_bits(2, 2, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT1(value: int) -> int:
    return set_bits(5, 1, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT1(value: int) -> int:
    return set_bits(7, 2, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT2(value: int) -> int:
    return set_bits(10, 1, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT2(value: int) -> int:
    return set_bits(12, 2, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT3(value: int) -> int:
    return set_bits(15, 1, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT3(value: int) -> int:
    return set_bits(17, 2, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT4(value: int) -> int:
    return set_bits(20, 1, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT4(value: int) -> int:
    return set_bits(22, 2, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_EVENT5(value: int) -> int:
    return set_bits(25, 1, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_BIT_SELECT5(value: int) -> int:
    return set_bits(27, 2, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_A_SPARE(value: int) -> int:
    return set_bits(30, 1, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_B_EDGE(value: int) -> int:
    return set_bits(0, 0, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_B_MODE(value: int) -> int:
    return set_bits(1, 1, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_B_WINDOWED(value: int) -> int:
    return set_bits(3, 0, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CONTROL_B_FUNC(value: int) -> int:
    return set_bits(4, 15, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_TRAP_CONTROL_MASK(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_START_SHADER_PERFORMANCE_COUNTER_COUNTER_MASK(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_STOP_SHADER_PERFORMANCE_COUNTER_COUNTER_MASK(value: int) -> int:
    return set_bits(0, 7, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_SCTL_FILTER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_SHADER_PERFORMANCE_COUNTER_CORE_MIO_FILTER_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_SET_MME_SHADOW_SCRATCH_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_CALL_MME_MACRO_V(value: int) -> int:
    return set_bits(0, 31, value)


def NVC597_CALL_MME_DATA_V(value: int) -> int:
    return set_bits(0, 31, value)








