{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728859975177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728859975177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 15:52:55 2024 " "Processing started: Sun Oct 13 15:52:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728859975177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859975177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab03 -c lab03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab03 -c lab03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859975177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728859975454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728859975454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.bdf" "" { Schematic "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728859981056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part2-behavorial " "Found design unit 1: Part2-behavorial" {  } { { "Part2.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728859981334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Found entity 1: Part2" {  } { { "Part2.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728859981334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part3-behavorial " "Found design unit 1: Part3-behavorial" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728859981336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728859981336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981336 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(15) " "VHDL syntax error at SegDecoder.vhd(15) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(16) " "VHDL syntax error at SegDecoder.vhd(16) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(17) " "VHDL syntax error at SegDecoder.vhd(17) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(18) " "VHDL syntax error at SegDecoder.vhd(18) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(19) " "VHDL syntax error at SegDecoder.vhd(19) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(20) " "VHDL syntax error at SegDecoder.vhd(20) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(21) " "VHDL syntax error at SegDecoder.vhd(21) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(22) " "VHDL syntax error at SegDecoder.vhd(22) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(23) " "VHDL syntax error at SegDecoder.vhd(23) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(24) " "VHDL syntax error at SegDecoder.vhd(24) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(25) " "VHDL syntax error at SegDecoder.vhd(25) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(26) " "VHDL syntax error at SegDecoder.vhd(26) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(27) " "VHDL syntax error at SegDecoder.vhd(27) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(28) " "VHDL syntax error at SegDecoder.vhd(28) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(29) " "VHDL syntax error at SegDecoder.vhd(29) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" SegDecoder.vhd(30) " "VHDL syntax error at SegDecoder.vhd(30) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file segdecoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981338 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728859981417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 13 15:53:01 2024 " "Processing ended: Sun Oct 13 15:53:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728859981417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728859981417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728859981417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728859981417 ""}
