============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 14 2025  12:23:35 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7852/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7299/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7072/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[19][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7852/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7293/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7075/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[19][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7852/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7287/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7078/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[19][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[3][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[3][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7868/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7683/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6880/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[3][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7789/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7226/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7110/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[2][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7789/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7229/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7109/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[2][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7789/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7232/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7107/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[2][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7789/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7677/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6883/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7790/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7235/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7106/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[1][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7790/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7238/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7104/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[1][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7790/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7241/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7103/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[1][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7790/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7671/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6886/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7791/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7244/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7101/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[0][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7791/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7247/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7100/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[0][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7791/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7250/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7098/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[0][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (34776 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7791/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7665/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6889/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram3_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (34776 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[19][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7793/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7253/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7097/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram2_ram_array_reg[19][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (34776 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[19][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7793/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7256/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7095/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram2_ram_array_reg[19][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (34776 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[19][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7793/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7259/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7094/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram2_ram_array_reg[19][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5061/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7553/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6947/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[6][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5061/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7556/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6945/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[6][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5061/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7461/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6991/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[6][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7829/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7559/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6944/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[5][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7829/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7562/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6942/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[5][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7829/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7565/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6941/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[5][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7829/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7455/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6994/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[5][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7568/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6939/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[4][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7571/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6938/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[4][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7574/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6936/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[4][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7449/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6997/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[4][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7827/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7577/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6935/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[3][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7827/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7580/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6933/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[3][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7827/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7583/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6932/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[3][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7827/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7443/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7000/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[3][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7826/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7586/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6930/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[2][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7826/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7589/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6929/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[2][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7826/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7592/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6927/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[2][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7826/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7437/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7003/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7825/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7595/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6926/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[1][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7825/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7598/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6924/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[1][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7825/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7601/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6923/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[1][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7825/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7431/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7006/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7824/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7604/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6921/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[0][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7824/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7607/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6920/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[0][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7824/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7610/z                    (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6918/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[0][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (34776 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7824/z                    (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7425/z                    (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7009/z                    (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram1_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (34776 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][3]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7613/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6917/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram0_ram_array_reg[19][3]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (34776 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][2]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7616/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6915/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram0_ram_array_reg[19][2]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (34776 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][1]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7619/z                     (u)     in_1->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g6914/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram0_ram_array_reg[19][1]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (34776 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][0]/clk->d
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           47     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10047     
                                              
             Setup:-      14                  
       Uncertainty:-    5000                  
     Required Time:=   54986                  
      Launch Clock:-   10047                  
       Input Delay:-   10000                  
         Data Path:-     164                  
             Slack:=   34776                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       R     (arrival)             39 48.0     6     0   20047    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z R     unmapped_or2           3  3.6     0    22   20069    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z R     unmapped_complex2      1  1.2     0    16   20085    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z F     unmapped_nand2        10 11.0     0    32   20118    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20148    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z F     unmapped_or2           8  8.8     0    30   20178    (-,-) 
  ram_0_g7419/z                     (u)     in_0->z F     unmapped_or2           1  1.1     0    16   20194    (-,-) 
  ram_0_g7012/z                     (u)     in_0->z R     unmapped_nand2         1  1.2     0    16   20210    (-,-) 
  ram_0_ram0_ram_array_reg[19][0]/d -       -       R     unmapped_d_flop        1    -     -     0   20210    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.


