######################################################################
##
## Filename: vmodcam_tb.fdo
## Created on: Tue Feb 18 12:35:35 PM Eastern Standard Time 2014
##
##  Auto generated by Project Navigator for Behavioral Simulation
##
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##  You may want to add additional commands to control the simulation
##  in the user specific do file (<module>.udo) which is automatically
##  generated in the project directory and will not be removed on
##  subsequent simulation flows run from Project Navigator.
##  ---------------------DO NOT EDIT THIS FILE-------------------------
##
######################################################################
#
# Create work library
#
vlib work
#
# Compile sources
#
vcom -explicit  -93 "ipcore_dir/fifo_synth.vhd"
vcom -explicit  -93 "ipcore_dir/fifo.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_demux.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_strb_gen.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rdmux.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_fifo.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_stbs_set.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid_buf.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_pcc.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd"
vlib axi_lite_ipif_v1_01_a
vcom -explicit  -93 -work axi_lite_ipif_v1_01_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_wr_llink.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_reset.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_rd_llink.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst_cmd_status.vhd"
vlib axi_lite_ipif_v1_01_a
vcom -explicit  -93 -work axi_lite_ipif_v1_01_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd"
vlib proc_common_v3_00_a
vcom -explicit  -93 -work proc_common_v3_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd"
vlib axi_master_burst_v1_00_a
vcom -explicit  -93 -work axi_master_burst_v1_00_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00_a/hdl/vhdl/axi_master_burst.vhd"
vlib axi_lite_ipif_v1_01_a
vcom -explicit  -93 -work axi_lite_ipif_v1_01_a "../../../../../Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd"
vcom -explicit  -93 "user_logic.vhd"
vcom -explicit  -93 "vmodcam.vhd"
vlog  "vmodcam_tb.v"
vlog  "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v"
#
# Call vsim to invoke simulator
#
vsim -voptargs="+acc" -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.vmodcam_tb glbl
#
# Source the wave do file
#
do {vmodcam_tb_wave.fdo}
#
# Set the window types
#
view wave
view structure
view signals
#
# Source the user do file
#
do {vmodcam_tb.udo}
#
# Run simulation for this time
#
run 1000ns
#
# End
#
