INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:59:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.625ns period=7.250ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.625ns period=7.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.250ns  (clk rise@7.250ns - clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.375ns (36.058%)  route 4.212ns (63.942%))
  Logic Levels:           24  (CARRY4=11 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.733 - 7.250 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3408, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X40Y55         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[15]/Q
                         net (fo=1, routed)           0.500     1.240    mulf1/operator/sigProdExt_c2[15]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.119     1.359 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.326     1.686    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I2_O)        0.043     1.729 r  mulf1/operator/level5_c1[6]_i_7__0/O
                         net (fo=1, routed)           0.000     1.729    mulf1/operator/RoundingAdder/S[0]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.967 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.967    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_5__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.017 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.017    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_8__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.067 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_9__0_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.117 r  mulf1/operator/RoundingAdder/level4_c1_reg[1]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    mulf1/operator/RoundingAdder/level4_c1_reg[1]_i_6__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.167 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.167    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.217 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.217    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     2.364 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_16__0/O[3]
                         net (fo=6, routed)           0.362     2.726    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.120     2.846 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_14__0/O
                         net (fo=1, routed)           0.210     3.056    mulf1/operator/RoundingAdder/level4_c1[9]_i_14__0_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.043     3.099 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_11__0/O
                         net (fo=34, routed)          0.357     3.456    mulf1/operator/RoundingAdder/level4_c1[9]_i_11__0_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I2_O)        0.043     3.499 f  mulf1/operator/RoundingAdder/level4_c1[25]_i_27__0/O
                         net (fo=1, routed)           0.509     4.008    mulf1/operator/RoundingAdder/level4_c1[25]_i_27__0_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.043     4.051 r  mulf1/operator/RoundingAdder/level4_c1[25]_i_24__0/O
                         net (fo=1, routed)           0.163     4.214    mulf1/operator/RoundingAdder/level4_c1[25]_i_24__0_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.043     4.257 f  mulf1/operator/RoundingAdder/level4_c1[25]_i_17__0/O
                         net (fo=1, routed)           0.172     4.429    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.043     4.472 r  mulf1/operator/RoundingAdder/level4_c1[25]_i_8__0/O
                         net (fo=8, routed)           0.097     4.569    lsq2/handshake_lsq_lsq2_core/excExpFracY_c0[23]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.043     4.612 r  lsq2/handshake_lsq_lsq2_core/ltOp_carry__2_i_21__0/O
                         net (fo=1, routed)           0.195     4.807    mulf1/operator/RoundingAdder/ltOp_carry__2
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.043     4.850 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.850    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X40Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.023 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.023    addf1/operator/ltOp_carry__2_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.145 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.213     5.358    lsq2/handshake_lsq_lsq2_core/CO[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.127     5.485 r  lsq2/handshake_lsq_lsq2_core/i__carry_i_1__0/O
                         net (fo=1, routed)           0.270     5.755    addf1/operator/p_1_in[3]
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.942 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.942    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.094 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.429     6.523    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.121     6.644 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_3__0/O
                         net (fo=6, routed)           0.101     6.746    mulf1/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X36Y63         LUT4 (Prop_lut4_I0_O)        0.043     6.789 r  mulf1/operator/RoundingAdder/level4_c1[25]_i_1__0/O
                         net (fo=16, routed)          0.306     7.095    addf1/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X34Y63         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.250     7.250 r  
                                                      0.000     7.250 r  clk (IN)
                         net (fo=3408, unset)         0.483     7.733    addf1/operator/RightShifterComponent/clk
    SLICE_X34Y63         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     7.733    
                         clock uncertainty           -0.035     7.697    
    SLICE_X34Y63         FDRE (Setup_fdre_C_R)       -0.295     7.402    addf1/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  0.308    




