;redcode
;assert 1
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB 121, 130
	JMP -117, 2
	SUB #170, @20
	JMP -1, @-0
	MOV 20, @10
	SLT 270, 60
	MOV #121, @130
	SUB <-41, <-92
	CMP -207, <-120
	SUB @40, @-50
	SUB @121, 103
	SLT 20, @12
	SPL <40, <-50
	SPL <40, <-50
	ADD #121, @130
	SUB 12, @10
	CMP @-127, 100
	SUB @-427, 100
	SUB 20, @12
	SUB @-427, 100
	SUB 20, @12
	SLT #270, <6
	SUB 20, @12
	SLT @127, 106
	DAT <270, #6
	SLT <-130, 9
	CMP -207, <-120
	MOV 20, @12
	SPL <40, <-50
	SUB #170, @80
	SUB #170, @80
	ADD #270, <1
	CMP -207, <-120
	ADD #270, <0
	ADD #270, <31
	CMP 40, @-50
	SUB #170, @80
	SUB -207, <-120
	SUB 20, @12
	SUB 20, @12
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, <1
	ADD 270, 60
	ADD 270, 60
