Simulator report for SUM_CIRCUIT
Fri May 23 12:46:59 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 20.0 us      ;
; Simulation Netlist Size     ; 383 nodes    ;
; Simulation Coverage         ;      22.98 % ;
; Total Number of Transitions ; 1334         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                 ; Timing        ;
; Start time                                                                                 ; 0 ns                                                       ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                        ;               ;
; Vector input source                                                                        ; E:/THIET KE LUAN LI SO/THUC HANH/LAB4_5/Waveform_TEST2.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                         ; On            ;
; Check outputs                                                                              ; Off                                                        ; Off           ;
; Report simulation coverage                                                                 ; On                                                         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                         ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                         ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                         ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                        ; Off           ;
; Detect glitches                                                                            ; Off                                                        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                        ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                        ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                 ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      22.98 % ;
; Total nodes checked                                 ; 383          ;
; Total output ports checked                          ; 383          ;
; Total output ports with complete 1/0-value coverage ; 88           ;
; Total output ports with no 1/0-value coverage       ; 106          ;
; Total output ports with no 1-value coverage         ; 287          ;
; Total output ports with no 0-value coverage         ; 114          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                    ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                            ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |TEST2|CHECK_DATA                                                    ; |TEST2|CHECK_DATA                                                    ; pin_out          ;
; |TEST2|inst7                                                         ; |TEST2|inst7                                                         ; out0             ;
; |TEST2|inst51                                                        ; |TEST2|inst51                                                        ; out0             ;
; |TEST2|inst9                                                         ; |TEST2|inst9                                                         ; regout           ;
; |TEST2|CLOCK                                                         ; |TEST2|CLOCK                                                         ; out              ;
; |TEST2|inst20                                                        ; |TEST2|inst20                                                        ; out0             ;
; |TEST2|inst10                                                        ; |TEST2|inst10                                                        ; regout           ;
; |TEST2|inst25                                                        ; |TEST2|inst25                                                        ; out0             ;
; |TEST2|inst11                                                        ; |TEST2|inst11                                                        ; regout           ;
; |TEST2|inst36                                                        ; |TEST2|inst36                                                        ; out0             ;
; |TEST2|inst32                                                        ; |TEST2|inst32                                                        ; out0             ;
; |TEST2|inst33                                                        ; |TEST2|inst33                                                        ; out0             ;
; |TEST2|inst27                                                        ; |TEST2|inst27                                                        ; out0             ;
; |TEST2|inst26                                                        ; |TEST2|inst26                                                        ; out0             ;
; |TEST2|inst28                                                        ; |TEST2|inst28                                                        ; out0             ;
; |TEST2|inst21                                                        ; |TEST2|inst21                                                        ; out0             ;
; |TEST2|inst22                                                        ; |TEST2|inst22                                                        ; out0             ;
; |TEST2|inst50                                                        ; |TEST2|inst50                                                        ; out0             ;
; |TEST2|inst48                                                        ; |TEST2|inst48                                                        ; out0             ;
; |TEST2|inst38                                                        ; |TEST2|inst38                                                        ; out0             ;
; |TEST2|inst40                                                        ; |TEST2|inst40                                                        ; out0             ;
; |TEST2|inst39                                                        ; |TEST2|inst39                                                        ; out0             ;
; |TEST2|inst49                                                        ; |TEST2|inst49                                                        ; out0             ;
; |TEST2|inst42                                                        ; |TEST2|inst42                                                        ; out0             ;
; |TEST2|inst41                                                        ; |TEST2|inst41                                                        ; out0             ;
; |TEST2|inst44                                                        ; |TEST2|inst44                                                        ; out0             ;
; |TEST2|inst37                                                        ; |TEST2|inst37                                                        ; out0             ;
; |TEST2|IN[1]                                                         ; |TEST2|IN[1]                                                         ; out              ;
; |TEST2|IN[0]                                                         ; |TEST2|IN[0]                                                         ; out              ;
; |TEST2|NEXT[2]                                                       ; |TEST2|NEXT[2]                                                       ; pin_out          ;
; |TEST2|NEXT[1]                                                       ; |TEST2|NEXT[1]                                                       ; pin_out          ;
; |TEST2|NEXT[0]                                                       ; |TEST2|NEXT[0]                                                       ; pin_out          ;
; |TEST2|inst24                                                        ; |TEST2|inst24                                                        ; out0             ;
; |TEST2|inst31                                                        ; |TEST2|inst31                                                        ; out0             ;
; |TEST2|inst34                                                        ; |TEST2|inst34                                                        ; out0             ;
; |TEST2|inst16                                                        ; |TEST2|inst16                                                        ; out0             ;
; |TEST2|inst5                                                         ; |TEST2|inst5                                                         ; out0             ;
; |TEST2|inst23                                                        ; |TEST2|inst23                                                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst2                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst2                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst4|instX                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst4|instX                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst3|inst2                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst3|inst2                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst3|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst3|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst3|instX                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst3|instX                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst|inst2                         ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst|inst2                         ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst|inst1                         ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst|inst1                         ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst|instX                         ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst|instX                         ; out0             ;
; |TEST2|REGISTER_FILE:inst|A[1]                                       ; |TEST2|REGISTER_FILE:inst|A[1]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|A[0]                                       ; |TEST2|REGISTER_FILE:inst|A[0]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst17|inst1                    ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst17|inst1                    ; out0             ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst17|inst2                    ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst17|inst2                    ; out0             ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst17|inst4                    ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst17|inst4                    ; out0             ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst20|inst4                    ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst20|inst4                    ; out0             ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst18|inst                     ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst18|inst                     ; out0             ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst18|inst1                    ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst18|inst1                    ; out0             ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst18|inst2                    ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst18|inst2                    ; out0             ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst18|inst4                    ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst18|inst4                    ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst4|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst4|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst3|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst3|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst3|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst3|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst|inst1  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst|inst1  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst3|inst2  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst3|inst2  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst3|inst1  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst3|inst1  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst|inst2   ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst|inst2   ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst|inst1   ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst|inst1   ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst4|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst4|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst4|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst4|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst3|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst3|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst3|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst3|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst|inst2  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst|inst2  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst|inst1  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst|inst1  ; out0             ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                       ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                            ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |TEST2|START                                                         ; |TEST2|START                                                         ; out              ;
; |TEST2|IN[7]                                                         ; |TEST2|IN[7]                                                         ; out              ;
; |TEST2|IN[6]                                                         ; |TEST2|IN[6]                                                         ; out              ;
; |TEST2|IN[5]                                                         ; |TEST2|IN[5]                                                         ; out              ;
; |TEST2|IN[4]                                                         ; |TEST2|IN[4]                                                         ; out              ;
; |TEST2|IN[3]                                                         ; |TEST2|IN[3]                                                         ; out              ;
; |TEST2|IN[2]                                                         ; |TEST2|IN[2]                                                         ; out              ;
; |TEST2|OUPUT[7]                                                      ; |TEST2|OUPUT[7]                                                      ; pin_out          ;
; |TEST2|OUPUT[6]                                                      ; |TEST2|OUPUT[6]                                                      ; pin_out          ;
; |TEST2|OUPUT[5]                                                      ; |TEST2|OUPUT[5]                                                      ; pin_out          ;
; |TEST2|OUPUT[4]                                                      ; |TEST2|OUPUT[4]                                                      ; pin_out          ;
; |TEST2|OUPUT[3]                                                      ; |TEST2|OUPUT[3]                                                      ; pin_out          ;
; |TEST2|OUPUT[2]                                                      ; |TEST2|OUPUT[2]                                                      ; pin_out          ;
; |TEST2|OUPUT[1]                                                      ; |TEST2|OUPUT[1]                                                      ; pin_out          ;
; |TEST2|OUPUT[0]                                                      ; |TEST2|OUPUT[0]                                                      ; pin_out          ;
; |TEST2|inst35                                                        ; |TEST2|inst35                                                        ; out0             ;
; |TEST2|TRI_8BIT:inst3|inst                                           ; |TEST2|TRI_8BIT:inst3|inst                                           ; out              ;
; |TEST2|TRI_8BIT:inst3|inst2                                          ; |TEST2|TRI_8BIT:inst3|inst2                                          ; out              ;
; |TEST2|TRI_8BIT:inst3|inst3                                          ; |TEST2|TRI_8BIT:inst3|inst3                                          ; out              ;
; |TEST2|TRI_8BIT:inst3|inst4                                          ; |TEST2|TRI_8BIT:inst3|inst4                                          ; out              ;
; |TEST2|TRI_8BIT:inst3|inst5                                          ; |TEST2|TRI_8BIT:inst3|inst5                                          ; out              ;
; |TEST2|TRI_8BIT:inst3|inst6                                          ; |TEST2|TRI_8BIT:inst3|inst6                                          ; out              ;
; |TEST2|TRI_8BIT:inst3|inst7                                          ; |TEST2|TRI_8BIT:inst3|inst7                                          ; out              ;
; |TEST2|TRI_8BIT:inst3|inst8                                          ; |TEST2|TRI_8BIT:inst3|inst8                                          ; out              ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst6|inst2                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst6|inst2                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst6|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst6|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst6|instX                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst6|instX                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst2                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst2                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst2|instX                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst2|instX                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst2                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst2                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst1|instX                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst1|instX                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:instK|inst2                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:instK|inst2                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:instK|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:instK|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:instK|instX                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:instK|instX                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst2                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst2                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst5|instX                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst5|instX                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst1                        ; out0             ;
; |TEST2|REGISTER_FILE:inst|A[7]                                       ; |TEST2|REGISTER_FILE:inst|A[7]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|A[6]                                       ; |TEST2|REGISTER_FILE:inst|A[6]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|A[5]                                       ; |TEST2|REGISTER_FILE:inst|A[5]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|A[4]                                       ; |TEST2|REGISTER_FILE:inst|A[4]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|A[3]                                       ; |TEST2|REGISTER_FILE:inst|A[3]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|A[2]                                       ; |TEST2|REGISTER_FILE:inst|A[2]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|B[7]                                       ; |TEST2|REGISTER_FILE:inst|B[7]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|B[6]                                       ; |TEST2|REGISTER_FILE:inst|B[6]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|B[5]                                       ; |TEST2|REGISTER_FILE:inst|B[5]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|B[4]                                       ; |TEST2|REGISTER_FILE:inst|B[4]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|B[3]                                       ; |TEST2|REGISTER_FILE:inst|B[3]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|B[2]                                       ; |TEST2|REGISTER_FILE:inst|B[2]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|B[1]                                       ; |TEST2|REGISTER_FILE:inst|B[1]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|B[0]                                       ; |TEST2|REGISTER_FILE:inst|B[0]                                       ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst10|inst5                         ; |TEST2|REGISTER_FILE:inst|RFC_0:inst10|inst5                         ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst10|inst6                         ; |TEST2|REGISTER_FILE:inst|RFC_0:inst10|inst6                         ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst9|inst5                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst9|inst5                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst9|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst9|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst8|inst5                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst8|inst5                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst8|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst8|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst7|inst5                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst7|inst5                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst7|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst7|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst3|inst5                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst3|inst5                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst3|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst3|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst2|inst5                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst2|inst5                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst2|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst2|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst5                            ; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst5                            ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst                             ; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst                             ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst4                            ; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst4                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst2                            ; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst2                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst1                            ; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst1                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst6                            ; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst6                            ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst1|inst5                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst1|inst5                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst1|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst1|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst5                            ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst5                            ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst                             ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst                             ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst4                            ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst4                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst2                            ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst2                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst1                            ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst1                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst6                            ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst6                            ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC_0:inst|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC_0:inst|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst20|inst                     ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst20|inst                     ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst5                            ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst5                            ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst                             ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst                             ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst4                            ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst4                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst2                            ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst2                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst1                            ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst1                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst6                            ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst6                            ; out              ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst5|inst                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst5|inst                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst5|inst5                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst5|inst5                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst5                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst5                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst4                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst4                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst2                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst2                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst3                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst3                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst1                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst4|inst1                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst5                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst5                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst4                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst4                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst2                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst2                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst3                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst3                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst1                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst3|inst1                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst5                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst5                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst4                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst4                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst2                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst2                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst3                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst3                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst1                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst1                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst5                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst5                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst4                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst4                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst2                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst2                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst3                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst3                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst1                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst1|inst1                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst                           ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst                           ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst5                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst5                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst4                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst4                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst2                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst2                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst3                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst3                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst1                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst|inst1                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst5                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst5                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst4                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst4                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst2                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst2                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst3                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst3                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst1                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst6|inst1                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst7|inst5                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst7|inst5                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst7|inst1                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst7|inst1                         ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst6|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst6|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst2|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst2|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst1|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst1|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:instK|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:instK|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:instK|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:instK|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:instK|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:instK|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst5|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst5|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst3|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst1|MUX2_1:inst3|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst6|inst2  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst6|inst2  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst6|inst1  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst6|inst1  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst6|instX  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst6|instX  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst2|inst2  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst2|inst2  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst2|inst1  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst2|inst1  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst2|instX  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst2|instX  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst1|inst2  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst1|inst2  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst1|inst1  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst1|inst1  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst1|instX  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst1|instX  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:instK|inst2  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:instK|inst2  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:instK|inst1  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:instK|inst1  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:instK|instX  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:instK|instX  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst5|inst2  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst5|inst2  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst5|inst1  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst5|inst1  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst5|instX  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst5|instX  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst4|inst2  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst4|inst2  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst4|inst1  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst4|inst1  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst4|instX  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst4|instX  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst3|instX  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst3|instX  ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst|instX   ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst|MUX2_1:inst|instX   ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst6|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst6|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst6|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst6|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst6|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst6|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst2|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst2|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst2|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst2|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst2|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst2|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst1|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst1|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst1|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst1|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst1|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst1|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:instK|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:instK|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:instK|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:instK|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:instK|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:instK|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst5|inst2 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst5|inst2 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst5|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst5|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst5|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst5|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst4|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst4|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst3|instX ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst3|instX ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst|instX  ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst|instX  ; out0             ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                       ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; Node Name                                                            ; Output Port Name                                                     ; Output Port Type ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+
; |TEST2|inst8                                                         ; |TEST2|inst8                                                         ; regout           ;
; |TEST2|inst18                                                        ; |TEST2|inst18                                                        ; out0             ;
; |TEST2|inst17                                                        ; |TEST2|inst17                                                        ; out0             ;
; |TEST2|IN[7]                                                         ; |TEST2|IN[7]                                                         ; out              ;
; |TEST2|IN[6]                                                         ; |TEST2|IN[6]                                                         ; out              ;
; |TEST2|IN[5]                                                         ; |TEST2|IN[5]                                                         ; out              ;
; |TEST2|IN[4]                                                         ; |TEST2|IN[4]                                                         ; out              ;
; |TEST2|IN[3]                                                         ; |TEST2|IN[3]                                                         ; out              ;
; |TEST2|IN[2]                                                         ; |TEST2|IN[2]                                                         ; out              ;
; |TEST2|NEXT[3]                                                       ; |TEST2|NEXT[3]                                                       ; pin_out          ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst6|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst6|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst2|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst1|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:instK|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:instK|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst5|inst1                        ; out0             ;
; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst1                        ; |TEST2|SELECTOR_8BIT:inst1|MUX2_1:inst4|inst1                        ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst10|inst5                         ; |TEST2|REGISTER_FILE:inst|RFC_0:inst10|inst5                         ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst10|inst6                         ; |TEST2|REGISTER_FILE:inst|RFC_0:inst10|inst6                         ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst38|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst30|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst23|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst9|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst9|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst37|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst29|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst13|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst8|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst8|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst32|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst28|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst12|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst7|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst7|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst31|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst27|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst11|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst3|inst5                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst3|inst5                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst3|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst3|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst36|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst5                           ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst5                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst24|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst16|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst2|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst2|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst35|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst22|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst                             ; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst                             ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst1                            ; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst1                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst6                            ; |TEST2|REGISTER_FILE:inst|RFC:inst6|inst6                            ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst1|inst6                          ; |TEST2|REGISTER_FILE:inst|RFC_0:inst1|inst6                          ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst26|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst21|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst                             ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst                             ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst4                            ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst4                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst2                            ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst2                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst1                            ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst1                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst6                            ; |TEST2|REGISTER_FILE:inst|RFC:inst5|inst6                            ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC_0:inst|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC_0:inst|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst4                           ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst4                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst2                           ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst2                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst25|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst                            ; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst                            ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst1                           ; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst1                           ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst6                           ; |TEST2|REGISTER_FILE:inst|RFC:inst19|inst6                           ; out              ;
; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst20|inst                     ; |TEST2|REGISTER_FILE:inst|DECODER2_4:inst20|inst                     ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst                             ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst                             ; regout           ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst4                            ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst4                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst2                            ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst2                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst1                            ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst1                            ; out0             ;
; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst6                            ; |TEST2|REGISTER_FILE:inst|RFC:inst4|inst6                            ; out              ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst                          ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst                          ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst5                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst2|inst5                         ; out0             ;
; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst7|inst5                         ; |TEST2|ALU:inst2|FA_8BIT:inst|FA:inst7|inst5                         ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst6|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst6|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst2|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst2|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:instK|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:instK|inst1 ; out0             ;
; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst5|inst1 ; |TEST2|ALU:inst2|MUX4_1:inst5|SELECTOR_8BIT:inst2|MUX2_1:inst5|inst1 ; out0             ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 23 12:46:59 2025
Info: Command: quartus_sim --simulation_results_format=VWF SUM_CIR -c SUM_CIRCUIT
Info (324025): Using vector source file "E:/THIET KE LUAN LI SO/THUC HANH/LAB4_5/Waveform_TEST2.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      22.98 %
Info (328052): Number of transitions in simulation is 1334
Info (324045): Vector file SUM_CIRCUIT.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4446 megabytes
    Info: Processing ended: Fri May 23 12:46:59 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


