Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov  2 20:17:24 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Quartus_synth_timing_summary_routed.rpt -pb Quartus_synth_timing_summary_routed.pb -rpx Quartus_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : Quartus_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    168         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (840)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (483)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (840)
--------------------------
 There are 168 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: g_clock_divider_slow/o_CLK_DIV_reg/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: g_debounce_clk_button/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: g_debounce_clk_button/FSM_sequential_state_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (483)
--------------------------------------------------
 There are 483 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.614        0.000                      0                   68        0.198        0.000                      0                   68        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.614        0.000                      0                   68        0.198        0.000                      0                   68        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.247ns (41.696%)  route 3.142ns (58.304%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.633     7.438    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.562 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.370     8.932    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  g_clock_divider_slow/s_ms_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.000     9.056    g_clock_divider_slow/s_ms_reg[0]_i_3__0_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.457    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.571    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.685 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.685    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.799    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.027    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.141    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.475 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.475    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_7
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_clock_divider_slow/CLK
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDCE (Setup_fdce_C_D)        0.062    15.089    g_clock_divider_slow/s_ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 2.226ns (41.468%)  route 3.142ns (58.532%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.633     7.438    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.562 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.370     8.932    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  g_clock_divider_slow/s_ms_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.000     9.056    g_clock_divider_slow/s_ms_reg[0]_i_3__0_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.457    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.571    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.685 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.685    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.799    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.027    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.141    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.454 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.454    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_5
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_clock_divider_slow/CLK
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDCE (Setup_fdce_C_D)        0.062    15.089    g_clock_divider_slow/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 2.152ns (40.650%)  route 3.142ns (59.350%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.633     7.438    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.562 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.370     8.932    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  g_clock_divider_slow/s_ms_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.000     9.056    g_clock_divider_slow/s_ms_reg[0]_i_3__0_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.457    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.571    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.685 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.685    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.799    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.027    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.141    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.380 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.380    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_6
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_clock_divider_slow/CLK
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDCE (Setup_fdce_C_D)        0.062    15.089    g_clock_divider_slow/s_ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 2.136ns (40.470%)  route 3.142ns (59.530%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.633     7.438    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.562 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.370     8.932    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  g_clock_divider_slow/s_ms_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.000     9.056    g_clock_divider_slow/s_ms_reg[0]_i_3__0_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.457    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.571    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.685 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.685    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.799    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.027    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.141    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.364 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.364    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_8
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_clock_divider_slow/CLK
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDCE (Setup_fdce_C_D)        0.062    15.089    g_clock_divider_slow/s_ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.133ns (40.436%)  route 3.142ns (59.564%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.633     7.438    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.562 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.370     8.932    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  g_clock_divider_slow/s_ms_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.000     9.056    g_clock_divider_slow/s_ms_reg[0]_i_3__0_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.457    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.571    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.685 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.685    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.799    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.027    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.361 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.361    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_7
    SLICE_X32Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_clock_divider_slow/CLK
    SLICE_X32Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    g_clock_divider_slow/s_ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.112ns (40.198%)  route 3.142ns (59.802%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.633     7.438    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.562 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.370     8.932    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  g_clock_divider_slow/s_ms_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.000     9.056    g_clock_divider_slow/s_ms_reg[0]_i_3__0_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.457    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.571    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.685 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.685    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.799    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.027    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.340 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.340    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_5
    SLICE_X32Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_clock_divider_slow/CLK
    SLICE_X32Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    g_clock_divider_slow/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 g_debounce_clk_button/divider/s_ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 2.372ns (45.756%)  route 2.812ns (54.244%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_debounce_clk_button/divider/CLK
    SLICE_X36Y43         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_debounce_clk_button/divider/s_ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.966     6.508    g_debounce_clk_button/divider/s_ms_reg_reg[8]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.632 r  g_debounce_clk_button/divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.433     7.065    g_debounce_clk_button/divider/o_CLK_DIV_i_6_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  g_debounce_clk_button/divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.218     8.407    g_debounce_clk_button/divider/o_CLK_DIV_i_2_n_1
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.726    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.252 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.252    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.936 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.270 r  g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.270    g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    g_debounce_clk_button/divider/s_ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 2.038ns (39.344%)  route 3.142ns (60.656%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.633     7.438    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.562 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.370     8.932    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  g_clock_divider_slow/s_ms_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.000     9.056    g_clock_divider_slow/s_ms_reg[0]_i_3__0_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.457    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.571    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.685 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.685    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.799    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.027    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.266 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.266    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_6
    SLICE_X32Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_clock_divider_slow/CLK
    SLICE_X32Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    g_clock_divider_slow/s_ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.022ns (39.156%)  route 3.142ns (60.844%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_clock_divider_slow/s_ms_reg_reg[5]/Q
                         net (fo=2, routed)           1.139     6.681    g_clock_divider_slow/s_ms_reg_reg[5]
    SLICE_X33Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.805 r  g_clock_divider_slow/o_CLK_DIV_i_9__0/O
                         net (fo=1, routed)           0.633     7.438    g_clock_divider_slow/o_CLK_DIV_i_9__0_n_1
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.562 r  g_clock_divider_slow/o_CLK_DIV_i_5__0/O
                         net (fo=34, routed)          1.370     8.932    g_clock_divider_slow/o_CLK_DIV_i_5__0_n_1
    SLICE_X32Y42         LUT6 (Prop_lut6_I3_O)        0.124     9.056 r  g_clock_divider_slow/s_ms_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.000     9.056    g_clock_divider_slow/s_ms_reg[0]_i_3__0_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.457 r  g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.457    g_clock_divider_slow/s_ms_reg_reg[0]_i_1__0_n_1
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.571 r  g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.571    g_clock_divider_slow/s_ms_reg_reg[4]_i_1__0_n_1
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.685 r  g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.685    g_clock_divider_slow/s_ms_reg_reg[8]_i_1__0_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.799    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_1
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_1
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.027    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_1
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.250 r  g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.250    g_clock_divider_slow/s_ms_reg_reg[24]_i_1__0_n_8
    SLICE_X32Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_clock_divider_slow/CLK
    SLICE_X32Y48         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    g_clock_divider_slow/s_ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 g_debounce_clk_button/divider/s_ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.351ns (45.536%)  route 2.812ns (54.464%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.565     5.086    g_debounce_clk_button/divider/CLK
    SLICE_X36Y43         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  g_debounce_clk_button/divider/s_ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.966     6.508    g_debounce_clk_button/divider/s_ms_reg_reg[8]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.632 r  g_debounce_clk_button/divider/o_CLK_DIV_i_6/O
                         net (fo=1, routed)           0.433     7.065    g_debounce_clk_button/divider/o_CLK_DIV_i_6_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.189 r  g_debounce_clk_button/divider/o_CLK_DIV_i_2/O
                         net (fo=34, routed)          1.218     8.407    g_debounce_clk_button/divider/o_CLK_DIV_i_2_n_1
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.726    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.252 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.252    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.936 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.249 r  g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.249    g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446    14.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDCE (Setup_fdce_C_D)        0.062    15.089    g_debounce_clk_button/divider/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 g_debounce_clk_button/divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_debounce_clk_button/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.185ns (32.598%)  route 0.383ns (67.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    g_debounce_clk_button/divider/CLK
    SLICE_X37Y46         FDCE                                         r  g_debounce_clk_button/divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  g_debounce_clk_button/divider/o_CLK_DIV_reg/Q
                         net (fo=3, routed)           0.383     1.970    g_debounce_clk_button/ms_tick
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.044     2.014 r  g_debounce_clk_button/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    g_debounce_clk_button/state_next[1]
    SLICE_X35Y46         FDCE                                         r  g_debounce_clk_button/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_debounce_clk_button/CLK
    SLICE_X35Y46         FDCE                                         r  g_debounce_clk_button/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.107     1.816    g_debounce_clk_button/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 g_debounce_clk_button/divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_debounce_clk_button/divider/o_CLK_DIV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    g_debounce_clk_button/divider/CLK
    SLICE_X37Y46         FDCE                                         r  g_debounce_clk_button/divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  g_debounce_clk_button/divider/o_CLK_DIV_reg/Q
                         net (fo=3, routed)           0.115     1.702    g_debounce_clk_button/divider/ms_tick
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.747 r  g_debounce_clk_button/divider/o_CLK_DIV_i_1/O
                         net (fo=1, routed)           0.000     1.747    g_debounce_clk_button/divider/o_CLK_DIV_i_1_n_1
    SLICE_X37Y46         FDCE                                         r  g_debounce_clk_button/divider/o_CLK_DIV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    g_debounce_clk_button/divider/CLK
    SLICE_X37Y46         FDCE                                         r  g_debounce_clk_button/divider/o_CLK_DIV_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    g_debounce_clk_button/divider/o_CLK_DIV_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 g_debounce_clk_button/divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_debounce_clk_button/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.716%)  route 0.383ns (67.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    g_debounce_clk_button/divider/CLK
    SLICE_X37Y46         FDCE                                         r  g_debounce_clk_button/divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  g_debounce_clk_button/divider/o_CLK_DIV_reg/Q
                         net (fo=3, routed)           0.383     1.970    g_debounce_clk_button/ms_tick
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.045     2.015 r  g_debounce_clk_button/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.015    g_debounce_clk_button/state_next[0]
    SLICE_X35Y46         FDCE                                         r  g_debounce_clk_button/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_debounce_clk_button/CLK
    SLICE_X35Y46         FDCE                                         r  g_debounce_clk_button/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.091     1.800    g_debounce_clk_button/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/o_CLK_DIV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    g_clock_divider_slow/CLK
    SLICE_X33Y46         FDCE                                         r  g_clock_divider_slow/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  g_clock_divider_slow/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.168     1.755    g_clock_divider_slow/s_clk_div_slow
    SLICE_X33Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  g_clock_divider_slow/o_CLK_DIV_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    g_clock_divider_slow/o_CLK_DIV_i_1__0_n_1
    SLICE_X33Y46         FDCE                                         r  g_clock_divider_slow/o_CLK_DIV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    g_clock_divider_slow/CLK
    SLICE_X33Y46         FDCE                                         r  g_clock_divider_slow/o_CLK_DIV_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    g_clock_divider_slow/o_CLK_DIV_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    g_clock_divider_slow/CLK
    SLICE_X32Y46         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  g_clock_divider_slow/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.759    g_clock_divider_slow/s_ms_reg_reg[19]
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  g_clock_divider_slow/s_ms_reg[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.804    g_clock_divider_slow/s_ms_reg[16]_i_2__0_n_1
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.867 r  g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.867    g_clock_divider_slow/s_ms_reg_reg[16]_i_1__0_n_5
    SLICE_X32Y46         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    g_clock_divider_slow/CLK
    SLICE_X32Y46         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.105     1.551    g_clock_divider_slow/s_ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_clock_divider_slow/CLK
    SLICE_X32Y47         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_clock_divider_slow/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.172     1.760    g_clock_divider_slow/s_ms_reg_reg[23]
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  g_clock_divider_slow/s_ms_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    g_clock_divider_slow/s_ms_reg[20]_i_2__0_n_1
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.868 r  g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.868    g_clock_divider_slow/s_ms_reg_reg[20]_i_1__0_n_5
    SLICE_X32Y47         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.833     1.960    g_clock_divider_slow/CLK
    SLICE_X32Y47         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y47         FDCE (Hold_fdce_C_D)         0.105     1.552    g_clock_divider_slow/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 g_debounce_clk_button/divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    g_debounce_clk_button/divider/CLK
    SLICE_X36Y45         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  g_debounce_clk_button/divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.759    g_debounce_clk_button/divider/s_ms_reg_reg[19]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  g_debounce_clk_button/divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.804    g_debounce_clk_button/divider/s_ms_reg[16]_i_2_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.867 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_5
    SLICE_X36Y45         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    g_debounce_clk_button/divider/CLK
    SLICE_X36Y45         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    g_debounce_clk_button/divider/s_ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 g_debounce_clk_button/divider/s_ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    g_debounce_clk_button/divider/CLK
    SLICE_X36Y42         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_debounce_clk_button/divider/s_ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.172     1.758    g_debounce_clk_button/divider/s_ms_reg_reg[7]
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  g_debounce_clk_button/divider/s_ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.803    g_debounce_clk_button/divider/s_ms_reg[4]_i_2_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.866 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_5
    SLICE_X36Y42         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_debounce_clk_button/divider/CLK
    SLICE_X36Y42         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    g_debounce_clk_button/divider/s_ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    g_clock_divider_slow/CLK
    SLICE_X32Y45         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  g_clock_divider_slow/s_ms_reg_reg[15]/Q
                         net (fo=2, routed)           0.173     1.760    g_clock_divider_slow/s_ms_reg_reg[15]
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  g_clock_divider_slow/s_ms_reg[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.805    g_clock_divider_slow/s_ms_reg[12]_i_2__0_n_1
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.868 r  g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.868    g_clock_divider_slow/s_ms_reg_reg[12]_i_1__0_n_5
    SLICE_X32Y45         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    g_clock_divider_slow/CLK
    SLICE_X32Y45         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    g_clock_divider_slow/s_ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 g_clock_divider_slow/s_ms_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_clock_divider_slow/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    g_clock_divider_slow/CLK
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  g_clock_divider_slow/s_ms_reg_reg[31]/Q
                         net (fo=2, routed)           0.173     1.761    g_clock_divider_slow/s_ms_reg_reg[31]
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  g_clock_divider_slow/s_ms_reg[28]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    g_clock_divider_slow/s_ms_reg[28]_i_2__0_n_1
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.869 r  g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.869    g_clock_divider_slow/s_ms_reg_reg[28]_i_1__0_n_5
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.833     1.960    g_clock_divider_slow/CLK
    SLICE_X32Y49         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y49         FDCE (Hold_fdce_C_D)         0.105     1.552    g_clock_divider_slow/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   g_clock_divider_slow/o_CLK_DIV_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   g_clock_divider_slow/s_ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   g_clock_divider_slow/s_ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   g_clock_divider_slow/s_ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   g_clock_divider_slow/s_ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   g_clock_divider_slow/s_ms_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   g_clock_divider_slow/s_ms_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   g_clock_divider_slow/o_CLK_DIV_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   g_clock_divider_slow/o_CLK_DIV_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   g_clock_divider_slow/s_ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   g_clock_divider_slow/s_ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   g_clock_divider_slow/s_ms_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   g_clock_divider_slow/s_ms_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   g_clock_divider_slow/o_CLK_DIV_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   g_clock_divider_slow/o_CLK_DIV_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   g_clock_divider_slow/s_ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   g_clock_divider_slow/s_ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   g_clock_divider_slow/s_ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   g_clock_divider_slow/s_ms_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   g_clock_divider_slow/s_ms_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           494 Endpoints
Min Delay           494 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.080ns  (logic 3.981ns (39.498%)  route 6.099ns (60.502%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         6.099     6.555    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    10.080 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.080    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_task4_TaskStateReg/s_current_PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.026ns (49.837%)  route 4.053ns (50.163%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE                         0.000     0.000 r  g_RMS/g_task4_TaskStateReg/s_current_PC_reg[3]/C
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  g_RMS/g_task4_TaskStateReg/s_current_PC_reg[3]/Q
                         net (fo=3, routed)           4.053     4.571    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.079 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.079    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 1.908ns (26.393%)  route 5.321ns (73.607%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         2.845     3.301    g_RMS/g_TaskControl/s_Task4_Deadline_reg[3]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124     3.425 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.425    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.958 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.075 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.192 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.192    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.421 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2/CO[2]
                         net (fo=1, routed)           1.091     5.513    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2_n_2
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.332     5.845 r  g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1/O
                         net (fo=32, routed)          1.385     7.229    g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1_n_1
    SLICE_X13Y15         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 1.908ns (26.393%)  route 5.321ns (73.607%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         2.845     3.301    g_RMS/g_TaskControl/s_Task4_Deadline_reg[3]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124     3.425 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.425    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.958 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.075 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.192 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.192    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.421 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2/CO[2]
                         net (fo=1, routed)           1.091     5.513    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2_n_2
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.332     5.845 r  g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1/O
                         net (fo=32, routed)          1.385     7.229    g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1_n_1
    SLICE_X13Y15         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 1.908ns (26.393%)  route 5.321ns (73.607%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         2.845     3.301    g_RMS/g_TaskControl/s_Task4_Deadline_reg[3]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124     3.425 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.425    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.958 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.075 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.192 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.192    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.421 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2/CO[2]
                         net (fo=1, routed)           1.091     5.513    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2_n_2
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.332     5.845 r  g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1/O
                         net (fo=32, routed)          1.385     7.229    g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1_n_1
    SLICE_X13Y15         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.097ns  (logic 1.908ns (26.884%)  route 5.189ns (73.116%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         2.845     3.301    g_RMS/g_TaskControl/s_Task4_Deadline_reg[3]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124     3.425 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.425    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.958 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.075 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.192 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.192    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.421 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2/CO[2]
                         net (fo=1, routed)           1.091     5.513    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2_n_2
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.332     5.845 r  g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1/O
                         net (fo=32, routed)          1.253     7.097    g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1_n_1
    SLICE_X14Y15         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.097ns  (logic 1.908ns (26.884%)  route 5.189ns (73.116%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         2.845     3.301    g_RMS/g_TaskControl/s_Task4_Deadline_reg[3]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124     3.425 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.425    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.958 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.075 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.192 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.192    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.421 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2/CO[2]
                         net (fo=1, routed)           1.091     5.513    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2_n_2
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.332     5.845 r  g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1/O
                         net (fo=32, routed)          1.253     7.097    g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1_n_1
    SLICE_X14Y15         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 1.908ns (27.463%)  route 5.040ns (72.537%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         2.845     3.301    g_RMS/g_TaskControl/s_Task4_Deadline_reg[3]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124     3.425 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.425    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.958 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.075 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.192 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.192    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.421 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2/CO[2]
                         net (fo=1, routed)           1.091     5.513    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2_n_2
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.332     5.845 r  g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1/O
                         net (fo=32, routed)          1.103     6.948    g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1_n_1
    SLICE_X14Y16         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 1.908ns (27.463%)  route 5.040ns (72.537%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         2.845     3.301    g_RMS/g_TaskControl/s_Task4_Deadline_reg[3]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124     3.425 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.425    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.958 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.075 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.192 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.192    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.421 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2/CO[2]
                         net (fo=1, routed)           1.091     5.513    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2_n_2
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.332     5.845 r  g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1/O
                         net (fo=32, routed)          1.103     6.948    g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1_n_1
    SLICE_X14Y16         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 1.908ns (27.463%)  route 5.040ns (72.537%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         2.845     3.301    g_RMS/g_TaskControl/s_Task4_Deadline_reg[3]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124     3.425 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.425    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_i_6_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.958 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    g_RMS/g_TaskControl/s_Task0_Deadline0_carry_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.075 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.075    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__0_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.192 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.192    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__1_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.421 r  g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2/CO[2]
                         net (fo=1, routed)           1.091     5.513    g_RMS/g_TaskControl/s_Task0_Deadline0_carry__2_n_2
    SLICE_X6Y18          LUT2 (Prop_lut2_I0_O)        0.332     5.845 r  g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1/O
                         net (fo=32, routed)          1.103     6.948    g_RMS/g_TaskControl/s_Task0_Deadline[31]_i_1_n_1
    SLICE_X14Y16         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_timerCounter/s_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         0.110     0.251    g_RMS/g_timerCounter/s_count_reg[4]_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.296 r  g_RMS/g_timerCounter/s_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    g_RMS/g_timerCounter/s_count[0]_i_1_n_1
    SLICE_X6Y14          FDCE                                         r  g_RMS/g_timerCounter/s_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_timerCounter/s_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_timerCounter/s_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  g_RMS/g_timerCounter/s_count_reg[4]/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  g_RMS/g_timerCounter/s_count_reg[4]/Q
                         net (fo=169, routed)         0.110     0.251    g_RMS/g_timerCounter/s_count_reg[4]_0
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.048     0.299 r  g_RMS/g_timerCounter/s_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    g_RMS/g_timerCounter/p_0_in[1]
    SLICE_X6Y14          FDCE                                         r  g_RMS/g_timerCounter/s_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_TaskControl/o_Task2_Period_Clear_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            g_RMS/g_task2_TaskStateReg/s_current_PC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDPE                         0.000     0.000 r  g_RMS/g_TaskControl/o_Task2_Period_Clear_reg/C
    SLICE_X2Y10          FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  g_RMS/g_TaskControl/o_Task2_Period_Clear_reg/Q
                         net (fo=1, routed)           0.057     0.205    g_RMS/g_timerCounter/s_current_PC_reg[2]_3[1]
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.098     0.303 r  g_RMS/g_timerCounter/s_current_PC[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    g_RMS/g_task2_TaskStateReg/s_current_PC_reg[2]_0
    SLICE_X2Y10          FDCE                                         r  g_RMS/g_task2_TaskStateReg/s_current_PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_TaskControl/s_Task1_Deadline_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task1_Deadline_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE                         0.000     0.000 r  g_RMS/g_TaskControl/s_Task1_Deadline_reg[25]/C
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_RMS/g_TaskControl/s_Task1_Deadline_reg[25]/Q
                         net (fo=5, routed)           0.092     0.220    g_RMS/g_TaskControl/s_Task1_Deadline[25]
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.099     0.319 r  g_RMS/g_TaskControl/s_Task1_Deadline[26]_i_1/O
                         net (fo=1, routed)           0.000     0.319    g_RMS/g_TaskControl/s_Task1_Deadline[26]_i_1_n_1
    SLICE_X4Y20          FDCE                                         r  g_RMS/g_TaskControl/s_Task1_Deadline_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_TaskControl/s_Task2_Deadline_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task2_Deadline_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  g_RMS/g_TaskControl/s_Task2_Deadline_reg[26]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_RMS/g_TaskControl/s_Task2_Deadline_reg[26]/Q
                         net (fo=5, routed)           0.092     0.220    g_RMS/g_TaskControl/s_Task2_Deadline[26]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.099     0.319 r  g_RMS/g_TaskControl/s_Task2_Deadline[27]_i_1/O
                         net (fo=1, routed)           0.000     0.319    g_RMS/g_TaskControl/s_Task2_Deadline[27]_i_1_n_1
    SLICE_X0Y15          FDCE                                         r  g_RMS/g_TaskControl/s_Task2_Deadline_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_TaskControl/s_Task3_Deadline_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task3_Deadline_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE                         0.000     0.000 r  g_RMS/g_TaskControl/s_Task3_Deadline_reg[21]/C
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_RMS/g_TaskControl/s_Task3_Deadline_reg[21]/Q
                         net (fo=5, routed)           0.092     0.220    g_RMS/g_TaskControl/s_Task3_Deadline[21]
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.099     0.319 r  g_RMS/g_TaskControl/s_Task3_Deadline[22]_i_1/O
                         net (fo=1, routed)           0.000     0.319    g_RMS/g_TaskControl/s_Task3_Deadline[22]_i_1_n_1
    SLICE_X4Y15          FDCE                                         r  g_RMS/g_TaskControl/s_Task3_Deadline_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_TaskControl/s_Task1_Deadline_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task1_Deadline_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.078%)  route 0.092ns (28.922%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE                         0.000     0.000 r  g_RMS/g_TaskControl/s_Task1_Deadline_reg[15]/C
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_RMS/g_TaskControl/s_Task1_Deadline_reg[15]/Q
                         net (fo=5, routed)           0.092     0.220    g_RMS/g_TaskControl/s_Task1_Deadline[15]
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.099     0.319 r  g_RMS/g_TaskControl/s_Task1_Deadline[16]_i_1/O
                         net (fo=1, routed)           0.000     0.319    g_RMS/g_TaskControl/s_Task1_Deadline[16]_i_1_n_1
    SLICE_X4Y17          FDCE                                         r  g_RMS/g_TaskControl/s_Task1_Deadline_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_TaskControl/s_Task0_Deadline_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDCE                         0.000     0.000 r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[5]/C
    SLICE_X13Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[5]/Q
                         net (fo=6, routed)           0.096     0.224    g_RMS/g_TaskControl/s_Task0_Deadline[5]
    SLICE_X13Y15         LUT6 (Prop_lut6_I4_O)        0.099     0.323 r  g_RMS/g_TaskControl/s_Task0_Deadline[6]_i_1/O
                         net (fo=1, routed)           0.000     0.323    g_RMS/g_TaskControl/p_1_in[6]
    SLICE_X13Y15         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_TaskControl/s_Task3_Deadline_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task3_Deadline_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  g_RMS/g_TaskControl/s_Task3_Deadline_reg[26]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  g_RMS/g_TaskControl/s_Task3_Deadline_reg[26]/Q
                         net (fo=5, routed)           0.088     0.236    g_RMS/g_TaskControl/s_Task3_Deadline[26]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.098     0.334 r  g_RMS/g_TaskControl/s_Task3_Deadline[27]_i_1/O
                         net (fo=1, routed)           0.000     0.334    g_RMS/g_TaskControl/s_Task3_Deadline[27]_i_1_n_1
    SLICE_X2Y17          FDCE                                         r  g_RMS/g_TaskControl/s_Task3_Deadline_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_RMS/g_TaskControl/s_Task0_Deadline_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_RMS/g_TaskControl/s_Task0_Deadline_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.227ns (67.204%)  route 0.111ns (32.796%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE                         0.000     0.000 r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[15]/C
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[15]/Q
                         net (fo=5, routed)           0.111     0.239    g_RMS/g_TaskControl/s_Task0_Deadline[15]
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.099     0.338 r  g_RMS/g_TaskControl/s_Task0_Deadline[16]_i_1/O
                         net (fo=1, routed)           0.000     0.338    g_RMS/g_TaskControl/p_1_in[16]
    SLICE_X13Y16         FDCE                                         r  g_RMS/g_TaskControl/s_Task0_Deadline_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.666ns  (logic 3.109ns (29.150%)  route 7.557ns (70.850%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.666 r  g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.666    g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.645ns  (logic 3.088ns (29.010%)  route 7.557ns (70.990%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.645 r  g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.645    g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.571ns  (logic 3.014ns (28.514%)  route 7.557ns (71.486%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.571 r  g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.571    g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.555ns  (logic 2.998ns (28.405%)  route 7.557ns (71.595%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.332 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.555 r  g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.555    g_debounce_clk_button/divider/s_ms_reg_reg[28]_i_1_n_8
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y48         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.552ns  (logic 2.995ns (28.385%)  route 7.557ns (71.615%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.552 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.552    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X36Y47         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y47         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.531ns  (logic 2.974ns (28.242%)  route 7.557ns (71.758%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.531 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.531    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X36Y47         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y47         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.457ns  (logic 2.900ns (27.734%)  route 7.557ns (72.266%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.457 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.457    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X36Y47         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y47         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.441ns  (logic 2.884ns (27.624%)  route 7.557ns (72.376%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.218 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.218    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.441 r  g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.441    g_debounce_clk_button/divider/s_ms_reg_reg[24]_i_1_n_8
    SLICE_X36Y47         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.446     4.787    g_debounce_clk_button/divider/CLK
    SLICE_X36Y47         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.438ns  (logic 2.881ns (27.603%)  route 7.557ns (72.397%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.438 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.438    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_7
    SLICE_X36Y46         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445     4.786    g_debounce_clk_button/divider/CLK
    SLICE_X36Y46         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.417ns  (logic 2.860ns (27.457%)  route 7.557ns (72.543%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         7.362     8.803    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.927 r  g_debounce_clk_button/divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     9.122    g_debounce_clk_button/divider/s_ms_reg[0]_i_2_n_1
    SLICE_X36Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.648 r  g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    g_debounce_clk_button/divider/s_ms_reg_reg[0]_i_1_n_1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.762 r  g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.762    g_debounce_clk_button/divider/s_ms_reg_reg[4]_i_1_n_1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.876 r  g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.876    g_debounce_clk_button/divider/s_ms_reg_reg[8]_i_1_n_1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.990 r  g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    g_debounce_clk_button/divider/s_ms_reg_reg[12]_i_1_n_1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.104 r  g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.104    g_debounce_clk_button/divider/s_ms_reg_reg[16]_i_1_n_1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.417 r  g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.417    g_debounce_clk_button/divider/s_ms_reg_reg[20]_i_1_n_5
    SLICE_X36Y46         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.445     4.786    g_debounce_clk_button/divider/CLK
    SLICE_X36Y46         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            g_debounce_clk_button/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.264ns (18.195%)  route 1.189ns (81.805%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.189     1.408    g_debounce_clk_button/btnL_IBUF
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.453 r  g_debounce_clk_button/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.453    g_debounce_clk_button/state_next[0]
    SLICE_X35Y46         FDCE                                         r  g_debounce_clk_button/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_debounce_clk_button/CLK
    SLICE_X35Y46         FDCE                                         r  g_debounce_clk_button/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.210ns (8.782%)  route 2.176ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         2.176     2.386    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X36Y41         FDCE                                         f  g_debounce_clk_button/divider/s_ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_debounce_clk_button/divider/CLK
    SLICE_X36Y41         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.210ns (8.782%)  route 2.176ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         2.176     2.386    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X36Y41         FDCE                                         f  g_debounce_clk_button/divider/s_ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_debounce_clk_button/divider/CLK
    SLICE_X36Y41         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.210ns (8.782%)  route 2.176ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         2.176     2.386    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X36Y41         FDCE                                         f  g_debounce_clk_button/divider/s_ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_debounce_clk_button/divider/CLK
    SLICE_X36Y41         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_debounce_clk_button/divider/s_ms_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.210ns (8.782%)  route 2.176ns (91.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         2.176     2.386    g_debounce_clk_button/divider/btnC_IBUF
    SLICE_X36Y41         FDCE                                         f  g_debounce_clk_button/divider/s_ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_debounce_clk_button/divider/CLK
    SLICE_X36Y41         FDCE                                         r  g_debounce_clk_button/divider/s_ms_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_clock_divider_slow/s_ms_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.489ns  (logic 0.210ns (8.419%)  route 2.279ns (91.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         2.279     2.489    g_clock_divider_slow/btnC_IBUF
    SLICE_X32Y43         FDCE                                         f  g_clock_divider_slow/s_ms_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_clock_divider_slow/s_ms_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.489ns  (logic 0.210ns (8.419%)  route 2.279ns (91.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         2.279     2.489    g_clock_divider_slow/btnC_IBUF
    SLICE_X32Y43         FDCE                                         f  g_clock_divider_slow/s_ms_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_clock_divider_slow/s_ms_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.489ns  (logic 0.210ns (8.419%)  route 2.279ns (91.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         2.279     2.489    g_clock_divider_slow/btnC_IBUF
    SLICE_X32Y43         FDCE                                         f  g_clock_divider_slow/s_ms_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_clock_divider_slow/s_ms_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.489ns  (logic 0.210ns (8.419%)  route 2.279ns (91.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         2.279     2.489    g_clock_divider_slow/btnC_IBUF
    SLICE_X32Y43         FDCE                                         f  g_clock_divider_slow/s_ms_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    g_clock_divider_slow/CLK
    SLICE_X32Y43         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_clock_divider_slow/s_ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.563ns  (logic 0.210ns (8.175%)  route 2.353ns (91.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=302, routed)         2.353     2.563    g_clock_divider_slow/btnC_IBUF
    SLICE_X32Y42         FDCE                                         f  g_clock_divider_slow/s_ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    g_clock_divider_slow/CLK
    SLICE_X32Y42         FDCE                                         r  g_clock_divider_slow/s_ms_reg_reg[0]/C





