ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Jun 09, 2017 at 02:15:20 CST
ncverilog
	Final_tb.v
	CHIP.v
	slow_memory.v
	../Top.v
	../L1cache.v
	../Control.v
	../submodule.v
	../HazardDetection.v
	../forward_jump.v
	../forwardingUnit.v
	+define+hasHazard
	+access+r
Recompiling... reason: file '../Top.v' is newer than expected.
	expected: Fri Jun  9 01:52:41 2017
	actual:   Fri Jun  9 02:15:17 2017
file: ../Top.v
	module worklib.MIPS_Pipeline:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		$readmemb (`DMEM_INIT, slow_memD.mem ); // initialize data in DMEM
		                                   |
ncelab: *W,MEMODR (./Final_tb.v,131|37): $readmem default memory order incompatible with IEEE1364.
		$readmemb (`IMEM_INIT, slow_memI.mem ); // initialize data in IMEM
		                                   |
ncelab: *W,MEMODR (./Final_tb.v,132|37): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.MIPS_Pipeline:v <0x734c185b>
			streams:  39, words: 19090
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 19      17
		Registers:              166     131
		Scalar wires:            51       -
		Expanded wires:          32       1
		Vectored wires:          60       -
		Always blocks:           47      39
		Initial blocks:           1       1
		Cont. assignments:       17      41
		Pseudo assignments:      22      22
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.Final_tb:v
Loading snapshot worklib.Final_tb:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

addr =         64: data =          0, answer =        610
Simulation complete via $finish(1) at time 2152500 PS + 0
./TestBed_hasHazard.v:92 									$finish;
ncsim> exit
TOOL:	ncverilog	10.20-s114: Exiting on Jun 09, 2017 at 02:15:23 CST  (total: 00:00:03)
