module siso(input clk,
                             input d,
                             input rst,
                             output q
);
  reg [3:0] data=0;  
  always @(posedge clk) begin
    if (rst) begin
      data=4'b0000; 
    end else begin     
      data[3]<=d; 
      data[2]<=data[3]; 
      data[1]<=data[2]; 
      data[0]<=data[1];
    end
  end
  assign q = data[0]; 
endmodule