Analysis & Synthesis report for AresiaSRAM
Fri Apr 21 09:10:19 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component|altsyncram_0nt3:auto_generated
 14. Source assignments for RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component|altsyncram_8nt3:auto_generated
 15. Source assignments for RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component|altsyncram_7nt3:auto_generated
 16. Source assignments for RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component|altsyncram_6nt3:auto_generated
 17. Parameter Settings for User Entity Instance: clock1M:instPLL|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component
 22. altpll Parameter Settings by Entity Instance
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "RAM8x4:Memory"
 25. Port Connectivity Checks: "clock1M:instPLL"
 26. Port Connectivity Checks: "Processor:instPROC|InstructionDecoder:instID"
 27. Port Connectivity Checks: "Processor:instPROC"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 21 09:10:19 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; AresiaSRAM                                  ;
; Top-level Entity Name              ; Top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,991                                       ;
;     Total combinational functions  ; 3,990                                       ;
;     Dedicated logic registers      ; 1,162                                       ;
; Total registers                    ; 1162                                        ;
; Total pins                         ; 102                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Top                ; AresiaSRAM         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+---------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+---------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../PROC-ECE_SYNC SRAM/VHDL files/Top.vhd                ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd                  ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/simul_var_pkg.vhd      ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/simul_var_pkg.vhd        ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/SegmentDecoder.vhd     ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/SegmentDecoder.vhd       ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/RegisterFile.vhd       ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/RegisterFile.vhd         ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/ProgramCounter.vhd     ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/ProgramCounter.vhd       ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd          ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd            ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/InstructionDecoder.vhd ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/InstructionDecoder.vhd   ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/Displays.vhd           ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Displays.vhd             ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/DEBUGER.vhd            ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/DEBUGER.vhd              ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/Counter.vhd            ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Counter.vhd              ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/clock1M.vhd            ; yes             ; User Wizard-Generated File   ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/clock1M.vhd              ;         ;
; ../PROC-ECE_SYNC SRAM/VHDL files/Alu.vhd                ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Alu.vhd                  ;         ;
; Alignment.vhd                                           ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/AresiaSRAM/Alignment.vhd                               ;         ;
; RAM8x4.vhd                                              ; yes             ; User VHDL File               ; C:/Users/leama/Aresia/AresiaSRAM/RAM8x4.vhd                                  ;         ;
; RAM8_1.vhd                                              ; yes             ; User Wizard-Generated File   ; C:/Users/leama/Aresia/AresiaSRAM/RAM8_1.vhd                                  ;         ;
; RAM8_2.vhd                                              ; yes             ; User Wizard-Generated File   ; C:/Users/leama/Aresia/AresiaSRAM/RAM8_2.vhd                                  ;         ;
; RAM8_3.vhd                                              ; yes             ; User Wizard-Generated File   ; C:/Users/leama/Aresia/AresiaSRAM/RAM8_3.vhd                                  ;         ;
; RAM8_0.vhd                                              ; yes             ; User Wizard-Generated File   ; C:/Users/leama/Aresia/AresiaSRAM/RAM8_0.vhd                                  ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clock1m_altpll.v                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/leama/Aresia/AresiaSRAM/db/clock1m_altpll.v                         ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_0nt3.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/leama/Aresia/AresiaSRAM/db/altsyncram_0nt3.tdf                      ;         ;
; db/altsyncram_8nt3.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/leama/Aresia/AresiaSRAM/db/altsyncram_8nt3.tdf                      ;         ;
; db/altsyncram_7nt3.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/leama/Aresia/AresiaSRAM/db/altsyncram_7nt3.tdf                      ;         ;
; db/altsyncram_6nt3.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/leama/Aresia/AresiaSRAM/db/altsyncram_6nt3.tdf                      ;         ;
+---------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 3,991    ;
;                                             ;          ;
; Total combinational functions               ; 3990     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2220     ;
;     -- 3 input functions                    ; 1501     ;
;     -- <=2 input functions                  ; 269      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 3694     ;
;     -- arithmetic mode                      ; 296      ;
;                                             ;          ;
; Total registers                             ; 1162     ;
;     -- Dedicated logic registers            ; 1162     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 102      ;
; Total memory bits                           ; 131072   ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; TOPreset ;
; Maximum fan-out                             ; 1411     ;
; Total fan-out                               ; 18638    ;
; Average fan-out                             ; 3.46     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                               ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Top                                         ; 3990 (130)          ; 1162 (1)                  ; 131072      ; 0          ; 0            ; 0       ; 0         ; 102  ; 0            ; 0          ; |Top                                                                                              ; Top                ; work         ;
;    |Counter:instCPT|                         ; 35 (35)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Counter:instCPT                                                                              ; Counter            ; work         ;
;    |Displays:instDISP|                       ; 75 (75)             ; 96 (96)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Displays:instDISP                                                                            ; Displays           ; work         ;
;    |Processor:instPROC|                      ; 3676 (283)          ; 1033 (8)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Processor:instPROC                                                                           ; Processor          ; work         ;
;       |Alignment:instALIGNMENT|              ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Processor:instPROC|Alignment:instALIGNMENT                                                   ; Alignment          ; work         ;
;       |Alu:instALU|                          ; 758 (758)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Processor:instPROC|Alu:instALU                                                               ; Alu                ; work         ;
;       |InstructionDecoder:instID|            ; 20 (20)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Processor:instPROC|InstructionDecoder:instID                                                 ; InstructionDecoder ; work         ;
;       |ProgramCounter:instPC|                ; 195 (195)           ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Processor:instPROC|ProgramCounter:instPC                                                     ; ProgramCounter     ; work         ;
;       |RegisterFile:instRF|                  ; 2378 (2378)         ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Processor:instPROC|RegisterFile:instRF                                                       ; RegisterFile       ; work         ;
;    |RAM8x4:Memory|                           ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory                                                                                ; RAM8x4             ; work         ;
;       |RAM8_0:instRAM0|                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_0:instRAM0                                                                ; RAM8_0             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;             |altsyncram_0nt3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component|altsyncram_0nt3:auto_generated ; altsyncram_0nt3    ; work         ;
;       |RAM8_1:instRAM1|                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_1:instRAM1                                                                ; RAM8_1             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;             |altsyncram_8nt3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component|altsyncram_8nt3:auto_generated ; altsyncram_8nt3    ; work         ;
;       |RAM8_2:instRAM2|                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_2:instRAM2                                                                ; RAM8_2             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;             |altsyncram_7nt3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component|altsyncram_7nt3:auto_generated ; altsyncram_7nt3    ; work         ;
;       |RAM8_3:instRAM3|                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_3:instRAM3                                                                ; RAM8_3             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;             |altsyncram_6nt3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component|altsyncram_6nt3:auto_generated ; altsyncram_6nt3    ; work         ;
;    |clock1M:instPLL|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|clock1M:instPLL                                                                              ; clock1M            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|clock1M:instPLL|altpll:altpll_component                                                      ; altpll             ; work         ;
;          |clock1M_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|clock1M:instPLL|altpll:altpll_component|clock1M_altpll:auto_generated                        ; clock1M_altpll     ; work         ;
;    |debuger:debug|                           ; 74 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|debuger:debug                                                                                ; debuger            ; work         ;
;       |SegmentDecoder:decoder1|              ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|debuger:debug|SegmentDecoder:decoder1                                                        ; SegmentDecoder     ; work         ;
;       |SegmentDecoder:decoder2|              ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|debuger:debug|SegmentDecoder:decoder2                                                        ; SegmentDecoder     ; work         ;
;       |SegmentDecoder:decoder3|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|debuger:debug|SegmentDecoder:decoder3                                                        ; SegmentDecoder     ; work         ;
;       |SegmentDecoder:decoder4|              ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|debuger:debug|SegmentDecoder:decoder4                                                        ; SegmentDecoder     ; work         ;
;       |SegmentDecoder:decoder5|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|debuger:debug|SegmentDecoder:decoder5                                                        ; SegmentDecoder     ; work         ;
;       |SegmentDecoder:decoder6|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|debuger:debug|SegmentDecoder:decoder6                                                        ; SegmentDecoder     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component|altsyncram_0nt3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component|altsyncram_8nt3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component|altsyncram_7nt3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component|altsyncram_6nt3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
+---------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; Processor:instPROC|ProgramCounter:instPC|PCnext[0]     ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1162  ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 54    ;
; Number of registers using Asynchronous Clear ; 1162  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; Displays:instDISP|regDisplay1[0]                   ; 1       ;
; Displays:instDISP|regDisplay1[1]                   ; 1       ;
; Displays:instDISP|regDisplay1[2]                   ; 1       ;
; Displays:instDISP|regDisplay1[3]                   ; 1       ;
; Displays:instDISP|regDisplay1[4]                   ; 1       ;
; Displays:instDISP|regDisplay1[5]                   ; 1       ;
; Displays:instDISP|regDisplay1[6]                   ; 1       ;
; Displays:instDISP|regDisplay1[7]                   ; 1       ;
; Displays:instDISP|regDisplay1[8]                   ; 1       ;
; Displays:instDISP|regDisplay1[9]                   ; 1       ;
; Displays:instDISP|regDisplay1[10]                  ; 1       ;
; Displays:instDISP|regDisplay1[11]                  ; 1       ;
; Displays:instDISP|regDisplay1[12]                  ; 1       ;
; Displays:instDISP|regDisplay1[13]                  ; 1       ;
; Displays:instDISP|regDisplay1[14]                  ; 1       ;
; Displays:instDISP|regDisplay1[15]                  ; 1       ;
; TOPreset                                           ; 1411    ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[3]  ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[2]  ; 4       ;
; Displays:instDISP|regDisplay1[16]                  ; 1       ;
; Displays:instDISP|regDisplay1[17]                  ; 1       ;
; Displays:instDISP|regDisplay1[18]                  ; 1       ;
; Displays:instDISP|regDisplay1[19]                  ; 1       ;
; Displays:instDISP|regDisplay1[20]                  ; 1       ;
; Displays:instDISP|regDisplay1[21]                  ; 1       ;
; Displays:instDISP|regDisplay1[22]                  ; 1       ;
; Displays:instDISP|regDisplay1[23]                  ; 1       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[7]  ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[6]  ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[5]  ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[4]  ; 4       ;
; Displays:instDISP|regDisplay1[24]                  ; 1       ;
; Displays:instDISP|regDisplay1[25]                  ; 1       ;
; Displays:instDISP|regDisplay1[26]                  ; 1       ;
; Displays:instDISP|regDisplay1[27]                  ; 1       ;
; Displays:instDISP|regDisplay1[28]                  ; 1       ;
; Displays:instDISP|regDisplay1[29]                  ; 1       ;
; Displays:instDISP|regDisplay1[30]                  ; 1       ;
; Displays:instDISP|regDisplay1[31]                  ; 1       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[9]  ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[8]  ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[11] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[10] ; 4       ;
; Displays:instDISP|regDisplay2[0]                   ; 1       ;
; Displays:instDISP|regDisplay2[1]                   ; 1       ;
; Displays:instDISP|regDisplay2[2]                   ; 1       ;
; Displays:instDISP|regDisplay2[3]                   ; 1       ;
; Displays:instDISP|regDisplay2[4]                   ; 1       ;
; Displays:instDISP|regDisplay2[5]                   ; 1       ;
; Displays:instDISP|regDisplay2[6]                   ; 1       ;
; Displays:instDISP|regDisplay2[7]                   ; 1       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[15] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[14] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[13] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[12] ; 4       ;
; Displays:instDISP|regDisplay2[8]                   ; 1       ;
; Displays:instDISP|regDisplay2[9]                   ; 1       ;
; Displays:instDISP|regDisplay2[10]                  ; 1       ;
; Displays:instDISP|regDisplay2[11]                  ; 1       ;
; Displays:instDISP|regDisplay2[12]                  ; 1       ;
; Displays:instDISP|regDisplay2[13]                  ; 1       ;
; Displays:instDISP|regDisplay2[14]                  ; 1       ;
; Displays:instDISP|regDisplay2[15]                  ; 1       ;
; Displays:instDISP|regDisplay2[16]                  ; 1       ;
; Displays:instDISP|regDisplay2[17]                  ; 1       ;
; Displays:instDISP|regDisplay2[18]                  ; 1       ;
; Displays:instDISP|regDisplay2[19]                  ; 1       ;
; Displays:instDISP|regDisplay2[20]                  ; 1       ;
; Displays:instDISP|regDisplay2[21]                  ; 1       ;
; Displays:instDISP|regDisplay2[22]                  ; 1       ;
; Displays:instDISP|regDisplay2[23]                  ; 1       ;
; Displays:instDISP|regDisplay2[24]                  ; 1       ;
; Displays:instDISP|regDisplay2[25]                  ; 1       ;
; Displays:instDISP|regDisplay2[26]                  ; 1       ;
; Displays:instDISP|regDisplay2[27]                  ; 1       ;
; Displays:instDISP|regDisplay2[28]                  ; 1       ;
; Displays:instDISP|regDisplay2[29]                  ; 1       ;
; Displays:instDISP|regDisplay2[30]                  ; 1       ;
; Displays:instDISP|regDisplay2[31]                  ; 1       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[31] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[30] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[29] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[28] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[27] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[26] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[25] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[24] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[23] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[22] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[21] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[20] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[19] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[18] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[17] ; 4       ;
; Processor:instPROC|ProgramCounter:instPC|SigPC[16] ; 4       ;
; Total number of inverted registers = 95            ;         ;
+----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Top|Processor:instPROC|SIGinput2ALU[21]                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Top|Processor:instPROC|SIGinput2ALU[3]                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Top|Processor:instPROC|SIGrdRF[4]                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |Top|Processor:instPROC|SIGoffsetPC[28]                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Top|Processor:instPROC|SIGoffsetPC[19]                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Top|debuger:debug|display5[3]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Top|debuger:debug|display2[2]                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |Top|Processor:instPROC|Alignment:instALIGNMENT|RF_Align[25] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |Top|Processor:instPROC|SIGoffsetPC[9]                       ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |Top|Processor:instPROC|ProgramCounter:instPC|PCnext[29]     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Top|Processor:instPROC|RegisterFile:instRF|RFout1[24]       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Top|Processor:instPROC|RegisterFile:instRF|RFout2[7]        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Top|Processor:instPROC|Alignment:instALIGNMENT|RF_Align[11] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |Top|Processor:instPROC|SIGoffsetPC[11]                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Top|Processor:instPROC|SIGinputRF[8]                        ;
; 6:1                ; 20 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; No         ; |Top|Processor:instPROC|SIGinputRF[14]                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |Top|Processor:instPROC|SIGinputRF[0]                        ;
; 11:1               ; 6 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Top|Processor:instPROC|SIGinputRF[7]                        ;
; 119:1              ; 8 bits    ; 632 LEs       ; 56 LEs               ; 576 LEs                ; No         ; |Top|Processor:instPROC|Alu:instALU|ALUout[9]                ;
; 120:1              ; 7 bits    ; 560 LEs       ; 56 LEs               ; 504 LEs                ; No         ; |Top|Processor:instPROC|Alu:instALU|ALUout[20]               ;
; 120:1              ; 4 bits    ; 320 LEs       ; 32 LEs               ; 288 LEs                ; No         ; |Top|Processor:instPROC|Alu:instALU|ALUout[6]                ;
; 121:1              ; 4 bits    ; 320 LEs       ; 32 LEs               ; 288 LEs                ; No         ; |Top|Processor:instPROC|Alu:instALU|ALUout[26]               ;
; 121:1              ; 2 bits    ; 160 LEs       ; 16 LEs               ; 144 LEs                ; No         ; |Top|Processor:instPROC|Alu:instALU|ALUout[3]                ;
; 122:1              ; 2 bits    ; 162 LEs       ; 16 LEs               ; 146 LEs                ; No         ; |Top|Processor:instPROC|Alu:instALU|ALUout[29]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component|altsyncram_0nt3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component|altsyncram_8nt3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component|altsyncram_7nt3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component|altsyncram_6nt3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock1M:instPLL|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------+
; Parameter Name                ; Value                     ; Type                     ;
+-------------------------------+---------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                  ;
; PLL_TYPE                      ; AUTO                      ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock1M ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                  ;
; LOCK_HIGH                     ; 1                         ; Untyped                  ;
; LOCK_LOW                      ; 1                         ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                  ;
; SKIP_VCO                      ; OFF                       ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                  ;
; BANDWIDTH                     ; 0                         ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                  ;
; DOWN_SPREAD                   ; 0                         ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                  ;
; DPA_DIVIDER                   ; 0                         ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; VCO_MIN                       ; 0                         ; Untyped                  ;
; VCO_MAX                       ; 0                         ; Untyped                  ;
; VCO_CENTER                    ; 0                         ; Untyped                  ;
; PFD_MIN                       ; 0                         ; Untyped                  ;
; PFD_MAX                       ; 0                         ; Untyped                  ;
; M_INITIAL                     ; 0                         ; Untyped                  ;
; M                             ; 0                         ; Untyped                  ;
; N                             ; 1                         ; Untyped                  ;
; M2                            ; 1                         ; Untyped                  ;
; N2                            ; 1                         ; Untyped                  ;
; SS                            ; 1                         ; Untyped                  ;
; C0_HIGH                       ; 0                         ; Untyped                  ;
; C1_HIGH                       ; 0                         ; Untyped                  ;
; C2_HIGH                       ; 0                         ; Untyped                  ;
; C3_HIGH                       ; 0                         ; Untyped                  ;
; C4_HIGH                       ; 0                         ; Untyped                  ;
; C5_HIGH                       ; 0                         ; Untyped                  ;
; C6_HIGH                       ; 0                         ; Untyped                  ;
; C7_HIGH                       ; 0                         ; Untyped                  ;
; C8_HIGH                       ; 0                         ; Untyped                  ;
; C9_HIGH                       ; 0                         ; Untyped                  ;
; C0_LOW                        ; 0                         ; Untyped                  ;
; C1_LOW                        ; 0                         ; Untyped                  ;
; C2_LOW                        ; 0                         ; Untyped                  ;
; C3_LOW                        ; 0                         ; Untyped                  ;
; C4_LOW                        ; 0                         ; Untyped                  ;
; C5_LOW                        ; 0                         ; Untyped                  ;
; C6_LOW                        ; 0                         ; Untyped                  ;
; C7_LOW                        ; 0                         ; Untyped                  ;
; C8_LOW                        ; 0                         ; Untyped                  ;
; C9_LOW                        ; 0                         ; Untyped                  ;
; C0_INITIAL                    ; 0                         ; Untyped                  ;
; C1_INITIAL                    ; 0                         ; Untyped                  ;
; C2_INITIAL                    ; 0                         ; Untyped                  ;
; C3_INITIAL                    ; 0                         ; Untyped                  ;
; C4_INITIAL                    ; 0                         ; Untyped                  ;
; C5_INITIAL                    ; 0                         ; Untyped                  ;
; C6_INITIAL                    ; 0                         ; Untyped                  ;
; C7_INITIAL                    ; 0                         ; Untyped                  ;
; C8_INITIAL                    ; 0                         ; Untyped                  ;
; C9_INITIAL                    ; 0                         ; Untyped                  ;
; C0_MODE                       ; BYPASS                    ; Untyped                  ;
; C1_MODE                       ; BYPASS                    ; Untyped                  ;
; C2_MODE                       ; BYPASS                    ; Untyped                  ;
; C3_MODE                       ; BYPASS                    ; Untyped                  ;
; C4_MODE                       ; BYPASS                    ; Untyped                  ;
; C5_MODE                       ; BYPASS                    ; Untyped                  ;
; C6_MODE                       ; BYPASS                    ; Untyped                  ;
; C7_MODE                       ; BYPASS                    ; Untyped                  ;
; C8_MODE                       ; BYPASS                    ; Untyped                  ;
; C9_MODE                       ; BYPASS                    ; Untyped                  ;
; C0_PH                         ; 0                         ; Untyped                  ;
; C1_PH                         ; 0                         ; Untyped                  ;
; C2_PH                         ; 0                         ; Untyped                  ;
; C3_PH                         ; 0                         ; Untyped                  ;
; C4_PH                         ; 0                         ; Untyped                  ;
; C5_PH                         ; 0                         ; Untyped                  ;
; C6_PH                         ; 0                         ; Untyped                  ;
; C7_PH                         ; 0                         ; Untyped                  ;
; C8_PH                         ; 0                         ; Untyped                  ;
; C9_PH                         ; 0                         ; Untyped                  ;
; L0_HIGH                       ; 1                         ; Untyped                  ;
; L1_HIGH                       ; 1                         ; Untyped                  ;
; G0_HIGH                       ; 1                         ; Untyped                  ;
; G1_HIGH                       ; 1                         ; Untyped                  ;
; G2_HIGH                       ; 1                         ; Untyped                  ;
; G3_HIGH                       ; 1                         ; Untyped                  ;
; E0_HIGH                       ; 1                         ; Untyped                  ;
; E1_HIGH                       ; 1                         ; Untyped                  ;
; E2_HIGH                       ; 1                         ; Untyped                  ;
; E3_HIGH                       ; 1                         ; Untyped                  ;
; L0_LOW                        ; 1                         ; Untyped                  ;
; L1_LOW                        ; 1                         ; Untyped                  ;
; G0_LOW                        ; 1                         ; Untyped                  ;
; G1_LOW                        ; 1                         ; Untyped                  ;
; G2_LOW                        ; 1                         ; Untyped                  ;
; G3_LOW                        ; 1                         ; Untyped                  ;
; E0_LOW                        ; 1                         ; Untyped                  ;
; E1_LOW                        ; 1                         ; Untyped                  ;
; E2_LOW                        ; 1                         ; Untyped                  ;
; E3_LOW                        ; 1                         ; Untyped                  ;
; L0_INITIAL                    ; 1                         ; Untyped                  ;
; L1_INITIAL                    ; 1                         ; Untyped                  ;
; G0_INITIAL                    ; 1                         ; Untyped                  ;
; G1_INITIAL                    ; 1                         ; Untyped                  ;
; G2_INITIAL                    ; 1                         ; Untyped                  ;
; G3_INITIAL                    ; 1                         ; Untyped                  ;
; E0_INITIAL                    ; 1                         ; Untyped                  ;
; E1_INITIAL                    ; 1                         ; Untyped                  ;
; E2_INITIAL                    ; 1                         ; Untyped                  ;
; E3_INITIAL                    ; 1                         ; Untyped                  ;
; L0_MODE                       ; BYPASS                    ; Untyped                  ;
; L1_MODE                       ; BYPASS                    ; Untyped                  ;
; G0_MODE                       ; BYPASS                    ; Untyped                  ;
; G1_MODE                       ; BYPASS                    ; Untyped                  ;
; G2_MODE                       ; BYPASS                    ; Untyped                  ;
; G3_MODE                       ; BYPASS                    ; Untyped                  ;
; E0_MODE                       ; BYPASS                    ; Untyped                  ;
; E1_MODE                       ; BYPASS                    ; Untyped                  ;
; E2_MODE                       ; BYPASS                    ; Untyped                  ;
; E3_MODE                       ; BYPASS                    ; Untyped                  ;
; L0_PH                         ; 0                         ; Untyped                  ;
; L1_PH                         ; 0                         ; Untyped                  ;
; G0_PH                         ; 0                         ; Untyped                  ;
; G1_PH                         ; 0                         ; Untyped                  ;
; G2_PH                         ; 0                         ; Untyped                  ;
; G3_PH                         ; 0                         ; Untyped                  ;
; E0_PH                         ; 0                         ; Untyped                  ;
; E1_PH                         ; 0                         ; Untyped                  ;
; E2_PH                         ; 0                         ; Untyped                  ;
; E3_PH                         ; 0                         ; Untyped                  ;
; M_PH                          ; 0                         ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; CLK0_COUNTER                  ; G0                        ; Untyped                  ;
; CLK1_COUNTER                  ; G0                        ; Untyped                  ;
; CLK2_COUNTER                  ; G0                        ; Untyped                  ;
; CLK3_COUNTER                  ; G0                        ; Untyped                  ;
; CLK4_COUNTER                  ; G0                        ; Untyped                  ;
; CLK5_COUNTER                  ; G0                        ; Untyped                  ;
; CLK6_COUNTER                  ; E0                        ; Untyped                  ;
; CLK7_COUNTER                  ; E1                        ; Untyped                  ;
; CLK8_COUNTER                  ; E2                        ; Untyped                  ;
; CLK9_COUNTER                  ; E3                        ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; M_TIME_DELAY                  ; 0                         ; Untyped                  ;
; N_TIME_DELAY                  ; 0                         ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                  ;
; VCO_POST_SCALE                ; 0                         ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                  ;
; CBXI_PARAMETER                ; clock1M_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                  ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                         ;
+------------------------------------+------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                      ;
; WIDTH_A                            ; 8                      ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                      ;
; WIDTH_B                            ; 8                      ; Signed Integer                               ;
; WIDTHAD_B                          ; 12                     ; Signed Integer                               ;
; NUMWORDS_B                         ; 4096                   ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                      ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; RAMhex00.hex           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                               ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_0nt3        ; Untyped                                      ;
+------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                         ;
+------------------------------------+------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                      ;
; WIDTH_A                            ; 8                      ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                      ;
; WIDTH_B                            ; 8                      ; Signed Integer                               ;
; WIDTHAD_B                          ; 12                     ; Signed Integer                               ;
; NUMWORDS_B                         ; 4096                   ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                      ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; RAMhex08.hex           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                               ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_8nt3        ; Untyped                                      ;
+------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                         ;
+------------------------------------+------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                      ;
; WIDTH_A                            ; 8                      ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                      ;
; WIDTH_B                            ; 8                      ; Signed Integer                               ;
; WIDTHAD_B                          ; 12                     ; Signed Integer                               ;
; NUMWORDS_B                         ; 4096                   ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                      ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; RAMhex16.hex           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                               ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_7nt3        ; Untyped                                      ;
+------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                         ;
+------------------------------------+------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                      ;
; WIDTH_A                            ; 8                      ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                      ;
; WIDTH_B                            ; 8                      ; Signed Integer                               ;
; WIDTHAD_B                          ; 12                     ; Signed Integer                               ;
; NUMWORDS_B                         ; 4096                   ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                      ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; RAMhex24.hex           ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                               ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_6nt3        ; Untyped                                      ;
+------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; clock1M:instPLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 4                                                             ;
; Entity Instance                           ; RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 4096                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 4096                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 4096                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 4096                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "RAM8x4:Memory" ;
+--------+-------+----------+---------------+
; Port   ; Type  ; Severity ; Details       ;
+--------+-------+----------+---------------+
; data_a ; Input ; Info     ; Stuck at GND  ;
; enable ; Input ; Info     ; Stuck at VCC  ;
; wren_a ; Input ; Info     ; Stuck at GND  ;
+--------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock1M:instPLL"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:instPROC|InstructionDecoder:instID"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; idopcode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Processor:instPROC" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; hold ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 1356                        ;
; cycloneiii_ff         ; 1162                        ;
;     CLR               ; 979                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 54                          ;
;     ENA CLR           ; 128                         ;
; cycloneiii_lcell_comb ; 3989                        ;
;     arith             ; 296                         ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 236                         ;
;     normal            ; 3693                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 96                          ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 1265                        ;
;         4 data inputs ; 2220                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 25.40                       ;
; Average LUT depth     ; 19.50                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr 21 09:10:00 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AresiaSRAM -c AresiaSRAM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/top.vhd
    Info (12022): Found design unit 1: Top-archi File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 28
    Info (12023): Found entity 1: Top File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/testbench.vhd
    Info (12022): Found design unit 1: TestBench-VHDL File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/TestBench.vhd Line: 14
    Info (12023): Found entity 1: TestBench File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/TestBench.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/simul_var_pkg.vhd
    Info (12022): Found design unit 1: simulPkg File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/simul_var_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/segmentdecoder.vhd
    Info (12022): Found design unit 1: SegmentDecoder-vhdl File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/SegmentDecoder.vhd Line: 11
    Info (12023): Found entity 1: SegmentDecoder File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/SegmentDecoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-archi File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/RegisterFile.vhd Line: 29
    Info (12023): Found entity 1: RegisterFile File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/RegisterFile.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/ram_2port.vhd
    Info (12022): Found design unit 1: ram_2port-SYN File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/RAM_2PORT.vhd Line: 59
    Info (12023): Found entity 1: RAM_2PORT File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/RAM_2PORT.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-archi File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/ProgramCounter.vhd Line: 39
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/ProgramCounter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/processor.vhd
    Info (12022): Found design unit 1: Processor-archi File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd Line: 31
    Info (12023): Found entity 1: Processor File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/instructiondecoder.vhd
    Info (12022): Found design unit 1: InstructionDecoder-archi File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/InstructionDecoder.vhd Line: 48
    Info (12023): Found entity 1: InstructionDecoder File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/InstructionDecoder.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/displays.vhd
    Info (12022): Found design unit 1: Displays-archi File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Displays.vhd Line: 28
    Info (12023): Found entity 1: Displays File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Displays.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/debuger.vhd
    Info (12022): Found design unit 1: debuger-archi File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/DEBUGER.vhd Line: 27
    Info (12023): Found entity 1: debuger File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/DEBUGER.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/counter.vhd
    Info (12022): Found design unit 1: Counter-archi File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Counter.vhd Line: 24
    Info (12023): Found entity 1: Counter File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Counter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/clock1m.vhd
    Info (12022): Found design unit 1: clock1m-SYN File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/clock1M.vhd Line: 53
    Info (12023): Found entity 1: clock1M File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/clock1M.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/leama/aresia/proc-ece_sync sram/vhdl files/alu.vhd
    Info (12022): Found design unit 1: Alu-archi File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Alu.vhd Line: 29
    Info (12023): Found entity 1: Alu File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Alu.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file alignment.vhd
    Info (12022): Found design unit 1: Alignment-archi File: C:/Users/leama/Aresia/AresiaSRAM/Alignment.vhd Line: 24
    Info (12023): Found entity 1: Alignment File: C:/Users/leama/Aresia/AresiaSRAM/Alignment.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file ramtest.vhd
    Info (12022): Found design unit 1: ramtest-SYN File: C:/Users/leama/Aresia/AresiaSRAM/RAMtest.vhd Line: 59
    Info (12023): Found entity 1: RAMtest File: C:/Users/leama/Aresia/AresiaSRAM/RAMtest.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram8x4.vhd
    Info (12022): Found design unit 1: RAM8x4-SYN File: C:/Users/leama/Aresia/AresiaSRAM/RAM8x4.vhd Line: 21
    Info (12023): Found entity 1: RAM8x4 File: C:/Users/leama/Aresia/AresiaSRAM/RAM8x4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram8_1.vhd
    Info (12022): Found design unit 1: ram8_1-SYN File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_1.vhd Line: 59
    Info (12023): Found entity 1: RAM8_1 File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram8_2.vhd
    Info (12022): Found design unit 1: ram8_2-SYN File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_2.vhd Line: 59
    Info (12023): Found entity 1: RAM8_2 File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram8_3.vhd
    Info (12022): Found design unit 1: ram8_3-SYN File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_3.vhd Line: 59
    Info (12023): Found entity 1: RAM8_3 File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_3.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram8_0.vhd
    Info (12022): Found design unit 1: ram8_0-SYN File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_0.vhd Line: 59
    Info (12023): Found entity 1: RAM8_0 File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_0.vhd Line: 42
Info (12127): Elaborating entity "Top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Top.vhd(129): object "PLLlock" assigned a value but never read File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 129
Info (12128): Elaborating entity "debuger" for hierarchy "debuger:debug" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 202
Info (12128): Elaborating entity "SegmentDecoder" for hierarchy "debuger:debug|SegmentDecoder:decoder1" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/DEBUGER.vhd Line: 71
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:instPROC" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 216
Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(151): object "SIGopcode" assigned a value but never read File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(196): object "DMout" assigned a value but never read File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd Line: 196
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "Processor:instPROC|ProgramCounter:instPC" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd Line: 316
Info (12128): Elaborating entity "InstructionDecoder" for hierarchy "Processor:instPROC|InstructionDecoder:instID" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd Line: 339
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:instPROC|RegisterFile:instRF" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd Line: 368
Info (12128): Elaborating entity "Alu" for hierarchy "Processor:instPROC|Alu:instALU" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd Line: 381
Info (12128): Elaborating entity "Alignment" for hierarchy "Processor:instPROC|Alignment:instALIGNMENT" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Processor.vhd Line: 395
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:instCPT" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 233
Info (12128): Elaborating entity "Displays" for hierarchy "Displays:instDISP" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 243
Info (12128): Elaborating entity "clock1M" for hierarchy "clock1M:instPLL" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 257
Info (12128): Elaborating entity "altpll" for hierarchy "clock1M:instPLL|altpll:altpll_component" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/clock1M.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "clock1M:instPLL|altpll:altpll_component" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/clock1M.vhd Line: 140
Info (12133): Instantiated megafunction "clock1M:instPLL|altpll:altpll_component" with the following parameter: File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/clock1M.vhd Line: 140
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock1M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock1m_altpll.v
    Info (12023): Found entity 1: clock1M_altpll File: C:/Users/leama/Aresia/AresiaSRAM/db/clock1m_altpll.v Line: 30
Info (12128): Elaborating entity "clock1M_altpll" for hierarchy "clock1M:instPLL|altpll:altpll_component|clock1M_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "RAM8x4" for hierarchy "RAM8x4:Memory" File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 266
Info (12128): Elaborating entity "RAM8_0" for hierarchy "RAM8x4:Memory|RAM8_0:instRAM0" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8x4.vhd Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_0.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_0.vhd Line: 68
Info (12133): Instantiated megafunction "RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_0.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAMhex00.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0nt3.tdf
    Info (12023): Found entity 1: altsyncram_0nt3 File: C:/Users/leama/Aresia/AresiaSRAM/db/altsyncram_0nt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0nt3" for hierarchy "RAM8x4:Memory|RAM8_0:instRAM0|altsyncram:altsyncram_component|altsyncram_0nt3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAM8_1" for hierarchy "RAM8x4:Memory|RAM8_1:instRAM1" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8x4.vhd Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_1.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_1.vhd Line: 68
Info (12133): Instantiated megafunction "RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_1.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAMhex08.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8nt3.tdf
    Info (12023): Found entity 1: altsyncram_8nt3 File: C:/Users/leama/Aresia/AresiaSRAM/db/altsyncram_8nt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8nt3" for hierarchy "RAM8x4:Memory|RAM8_1:instRAM1|altsyncram:altsyncram_component|altsyncram_8nt3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAM8_2" for hierarchy "RAM8x4:Memory|RAM8_2:instRAM2" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8x4.vhd Line: 113
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_2.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_2.vhd Line: 68
Info (12133): Instantiated megafunction "RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_2.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAMhex16.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7nt3.tdf
    Info (12023): Found entity 1: altsyncram_7nt3 File: C:/Users/leama/Aresia/AresiaSRAM/db/altsyncram_7nt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7nt3" for hierarchy "RAM8x4:Memory|RAM8_2:instRAM2|altsyncram:altsyncram_component|altsyncram_7nt3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAM8_3" for hierarchy "RAM8x4:Memory|RAM8_3:instRAM3" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8x4.vhd Line: 127
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_3.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component" File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_3.vhd Line: 68
Info (12133): Instantiated megafunction "RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/leama/Aresia/AresiaSRAM/RAM8_3.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAMhex24.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6nt3.tdf
    Info (12023): Found entity 1: altsyncram_6nt3 File: C:/Users/leama/Aresia/AresiaSRAM/db/altsyncram_6nt3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6nt3" for hierarchy "RAM8x4:Memory|RAM8_3:instRAM3|altsyncram:altsyncram_component|altsyncram_6nt3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer SIGclock File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 125
    Warning (19017): Found clock multiplexer SIGclock~0 File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Top.vhd Line: 125
Info (13000): Registers with preset signals will power-up high File: C:/Users/leama/Aresia/PROC-ECE_SYNC SRAM/VHDL files/Displays.vhd Line: 39
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_31__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_30__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_29__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_28__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_27__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_26__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_25__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_24__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_23__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_22__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_21__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_20__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_19__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_18__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_17__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_16__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_15__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_14__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_13__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_12__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_11__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_10__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_9__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_8__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_7__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_6__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_5__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_4__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_3__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_2__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_1__gl_output" is stuck at GND
    Warning (13410): Pin "global.bp.work.simulPkg.PKG_reg00_0__gl_output" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Critical Warning (35046): Net "work.simulPkg.PKG_simulON" has a missing source. The net will be connected to GND and its default value will be ignored.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4185 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 4050 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Fri Apr 21 09:10:19 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:16


