Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: procesador2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesador2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesador2"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : procesador2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Carlos/Desktop/proc2/sumador.vhd" in Library work.
Entity <sumador> compiled.
Entity <sumador> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Carlos/Desktop/proc2/npc.vhd" in Library work.
Entity <npc> compiled.
Entity <npc> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Carlos/Desktop/proc2/IMinstructionMemory.vhd" in Library work.
Entity <instructionMemory> compiled.
Entity <instructionMemory> (Architecture <arqInstructionMemory>) compiled.
Compiling vhdl file "C:/Users/Carlos/Desktop/proc2/UC.vhd" in Library work.
Entity <UC> compiled.
Entity <UC> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Carlos/Desktop/proc2/registerfile.vhd" in Library work.
Entity <registerfile> compiled.
Entity <registerfile> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/pr2/winmanager.vhd" in Library work.
Entity <winmanager> compiled.
Entity <winmanager> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Carlos/Desktop/proc2/MUX.vhd" in Library work.
Entity <MUX> compiled.
Entity <MUX> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Carlos/Desktop/proc2/SEU.vhd" in Library work.
Entity <SEU> compiled.
Entity <SEU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/pr2/PSRMODI.vhd" in Library work.
Entity <PSRMODI> compiled.
Entity <PSRMODI> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/pr2/PSR.vhd" in Library work.
Entity <PSR> compiled.
Entity <PSR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/pr2/ALU.vhd" in Library work.
Entity <ALU> compiled.
Entity <ALU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Carlos/Desktop/proc2/procesador2.vhd" in Library work.
Entity <procesador2> compiled.
Entity <procesador2> (Architecture <arq_procesador2>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <procesador2> in library <work> (architecture <arq_procesador2>).

Analyzing hierarchy for entity <sumador> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <npc> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <instructionMemory> in library <work> (architecture <arqInstructionMemory>).

Analyzing hierarchy for entity <UC> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <registerfile> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <winmanager> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PSRMODI> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PSR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <procesador2> in library <work> (Architecture <arq_procesador2>).
Entity <procesador2> analyzed. Unit <procesador2> generated.

Analyzing Entity <sumador> in library <work> (Architecture <Behavioral>).
Entity <sumador> analyzed. Unit <sumador> generated.

Analyzing Entity <npc> in library <work> (Architecture <Behavioral>).
Entity <npc> analyzed. Unit <npc> generated.

Analyzing Entity <instructionMemory> in library <work> (Architecture <arqInstructionMemory>).
WARNING:Xst:790 - "C:/Users/Carlos/Desktop/proc2/IMinstructionMemory.vhd" line 59: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <instructionMemory> analyzed. Unit <instructionMemory> generated.

Analyzing Entity <UC> in library <work> (Architecture <Behavioral>).
Entity <UC> analyzed. Unit <UC> generated.

Analyzing Entity <registerfile> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "C:/Users/Carlos/Desktop/proc2/registerfile.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Carlos/Desktop/proc2/registerfile.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Carlos/Desktop/proc2/registerfile.vhd" line 60: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "C:/Users/Carlos/Desktop/proc2/registerfile.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registers>
Entity <registerfile> analyzed. Unit <registerfile> generated.

Analyzing Entity <winmanager> in library <work> (Architecture <Behavioral>).
Entity <winmanager> analyzed. Unit <winmanager> generated.

Analyzing Entity <MUX> in library <work> (Architecture <Behavioral>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <SEU> in library <work> (Architecture <Behavioral>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <PSRMODI> in library <work> (Architecture <Behavioral>).
Entity <PSRMODI> analyzed. Unit <PSRMODI> generated.

Analyzing Entity <PSR> in library <work> (Architecture <Behavioral>).
Entity <PSR> analyzed. Unit <PSR> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registers<0>> in unit <registerfile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <sumador>.
    Related source file is "C:/Users/Carlos/Desktop/proc2/sumador.vhd".
WARNING:Xst:653 - Signal <op1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000001.
    Found 32-bit adder for signal <result>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumador> synthesized.


Synthesizing Unit <npc>.
    Related source file is "C:/Users/Carlos/Desktop/proc2/npc.vhd".
    Found 32-bit register for signal <salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <npc> synthesized.


Synthesizing Unit <instructionMemory>.
    Related source file is "C:/Users/Carlos/Desktop/proc2/IMinstructionMemory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 4x32-bit ROM for signal <$varindex0000> created at line 59.
    Summary:
	inferred   1 ROM(s).
Unit <instructionMemory> synthesized.


Synthesizing Unit <UC>.
    Related source file is "C:/Users/Carlos/Desktop/proc2/UC.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <saluc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UC> synthesized.


Synthesizing Unit <registerfile>.
    Related source file is "C:/Users/Carlos/Desktop/proc2/registerfile.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registers_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_33>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_34>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_35>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_36>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_37>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_38>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_39>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 57.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 58.
    Summary:
	inferred  64 Multiplexer(s).
Unit <registerfile> synthesized.


Synthesizing Unit <winmanager>.
    Related source file is "D:/pr2/winmanager.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <RdInt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <Rs2Int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <Rs1Int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit addsub for signal <$mux0000>.
    Found 6-bit addsub for signal <$mux0001>.
    Found 6-bit addsub for signal <$mux0002>.
    Found 2-bit addsub for signal <ncwp$addsub0000>.
    Found 5-bit comparator greatequal for signal <RdInt$cmp_ge0000> created at line 89.
    Found 5-bit comparator greatequal for signal <RdInt$cmp_ge0001> created at line 90.
    Found 5-bit comparator greatequal for signal <RdInt$cmp_ge0002> created at line 92.
    Found 5-bit comparator lessequal for signal <RdInt$cmp_le0000> created at line 94.
    Found 5-bit comparator lessequal for signal <RdInt$cmp_le0001> created at line 90.
    Found 5-bit comparator lessequal for signal <RdInt$cmp_le0002> created at line 92.
    Found 5-bit comparator greatequal for signal <Rs1Int$cmp_ge0000> created at line 69.
    Found 5-bit comparator greatequal for signal <Rs1Int$cmp_ge0001> created at line 70.
    Found 5-bit comparator greatequal for signal <Rs1Int$cmp_ge0002> created at line 72.
    Found 5-bit comparator lessequal for signal <Rs1Int$cmp_le0000> created at line 74.
    Found 5-bit comparator lessequal for signal <Rs1Int$cmp_le0001> created at line 70.
    Found 5-bit comparator lessequal for signal <Rs1Int$cmp_le0002> created at line 72.
    Found 5-bit comparator greatequal for signal <Rs2Int$cmp_ge0000> created at line 79.
    Found 5-bit comparator greatequal for signal <Rs2Int$cmp_ge0001> created at line 80.
    Found 5-bit comparator greatequal for signal <Rs2Int$cmp_ge0002> created at line 82.
    Found 5-bit comparator lessequal for signal <Rs2Int$cmp_le0000> created at line 84.
    Found 5-bit comparator lessequal for signal <Rs2Int$cmp_le0001> created at line 80.
    Found 5-bit comparator lessequal for signal <Rs2Int$cmp_le0002> created at line 82.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <winmanager> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "C:/Users/Carlos/Desktop/proc2/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "C:/Users/Carlos/Desktop/proc2/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <PSRMODI>.
    Related source file is "D:/pr2/PSRMODI.vhd".
WARNING:Xst:647 - Input <crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <crs2mux<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <PSRMODI> synthesized.


Synthesizing Unit <PSR>.
    Related source file is "D:/pr2/PSR.vhd".
WARNING:Xst:647 - Input <nzvc<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PSR> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/pr2/ALU.vhd".
    Found 32-bit adder carry in for signal <salalu$addsub0000>.
    Found 32-bit subtractor for signal <salalu$addsub0001> created at line 46.
    Found 32-bit subtractor for signal <salalu$addsub0002> created at line 53.
    Found 32-bit xor2 for signal <salalu$xor0000> created at line 51.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <procesador2>.
    Related source file is "C:/Users/Carlos/Desktop/proc2/procesador2.vhd".
Unit <procesador2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x32-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 2-bit addsub                                          : 1
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 6-bit addsub                                          : 3
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 47
 1-bit latch                                           : 4
 32-bit latch                                          : 39
 6-bit latch                                           : 4
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x32-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 2-bit addsub                                          : 1
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 6-bit addsub                                          : 3
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 47
 1-bit latch                                           : 4
 32-bit latch                                          : 39
 6-bit latch                                           : 4
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <procesador2> ...

Optimizing unit <npc> ...

Optimizing unit <PSRMODI> ...

Optimizing unit <ALU> ...

Optimizing unit <UC> ...

Optimizing unit <registerfile> ...

Optimizing unit <winmanager> ...
WARNING:Xst:1293 - FF/Latch <Inst_winmanager/Rs1Int_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_winmanager/Rs1Int_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_winmanager/Rs1Int_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_winmanager/Rs2Int_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_winmanager/RdInt_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_winmanager/RdInt_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_26_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_31_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_9_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_8_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_25_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_30_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_37_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_38_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_39_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_27_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_36_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_28_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_29_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_14_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_15_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_20_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_10_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_13_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_11_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_12_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_23_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_7_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_6_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_24_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_21_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_5_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_4_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_registerfile/registers_22_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_pc/salida_31> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_30> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_29> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_28> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_27> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_26> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_25> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_24> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_23> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_22> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_21> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_20> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_19> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_18> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_17> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_16> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_15> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_14> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_13> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_12> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_11> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_10> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_9> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_8> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_7> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_6> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_5> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_4> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_3> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_pc/salida_2> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_31> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_30> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_29> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_28> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_27> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_26> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_25> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_24> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_23> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_22> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_21> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_20> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_19> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_18> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_17> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_16> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_15> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_14> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_13> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_12> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_11> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_10> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_9> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_8> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_7> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_6> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_5> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_4> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_3> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_npc/salida_2> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PSRMODI/nzvc_1> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PSRMODI/nzvc_2> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PSRMODI/nzvc_3> of sequential type is unconnected in block <procesador2>.

Mapping all equations...
WARNING:Xst:2170 - Unit procesador2 : the following signal(s) form a combinatorial loop: psrtowin<1>.
WARNING:Xst:2170 - Unit procesador2 : the following signal(s) form a combinatorial loop: psrtowin<0>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_winmanager/Rs2Int_3> in Unit <procesador2> is equivalent to the following FF/Latch, which will be removed : <Inst_winmanager/Rs2Int_0> 
INFO:Xst:2261 - The FF/Latch <Inst_UC/saluc_5> in Unit <procesador2> is equivalent to the following FF/Latch, which will be removed : <Inst_UC/saluc_1> 
Found area constraint ratio of 100 (+ 5) on block procesador2, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : procesador2.ngr
Top Level Output File Name         : procesador2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 1323
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 97
#      LUT2                        : 50
#      LUT3                        : 302
#      LUT3_L                      : 32
#      LUT4                        : 199
#      LUT4_D                      : 1
#      LUT4_L                      : 51
#      MUXCY                       : 94
#      MUXF5                       : 236
#      MUXF6                       : 96
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 98
# FlipFlops/Latches                : 370
#      FDC                         : 4
#      LD                          : 3
#      LDC                         : 352
#      LDCP                        : 11
# Clock Buffers                    : 13
#      BUFG                        : 12
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      564  out of   4656    12%  
 Number of Slice Flip Flops:            370  out of   9312     3%  
 Number of 4 input LUTs:                765  out of   9312     8%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                        13  out of     24    54%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------+-------------------------------------------+-------+
Clock Signal                                                                            | Clock buffer(FF name)                     | Load  |
----------------------------------------------------------------------------------------+-------------------------------------------+-------+
clk                                                                                     | BUFGP                                     | 4     |
Inst_PSRMODI/nzvc_0_not0001(Inst_PSRMODI/nzvc_0_not0001:O)                              | NONE(*)(Inst_PSRMODI/nzvc_0)              | 1     |
rst                                                                                     | IBUF+BUFG                                 | 6     |
Inst_registerfile/registers_1_cmp_eq00001(Inst_registerfile/registers_1_cmp_eq00001:O)  | BUFG(*)(Inst_registerfile/registers_1_31) | 32    |
Inst_registerfile/registers_2_cmp_eq00001(Inst_registerfile/registers_2_cmp_eq00001:O)  | BUFG(*)(Inst_registerfile/registers_2_31) | 32    |
Inst_registerfile/registers_3_cmp_eq00001(Inst_registerfile/registers_3_cmp_eq00001:O)  | BUFG(*)(Inst_registerfile/registers_3_31) | 32    |
Inst_registerfile/registers_16_cmp_eq00001(Inst_registerfile/registers_16_cmp_eq00001:O)| BUFG(*)(Inst_registerfile/registers_16_31)| 32    |
Inst_registerfile/registers_17_cmp_eq00001(Inst_registerfile/registers_17_cmp_eq00001:O)| BUFG(*)(Inst_registerfile/registers_17_31)| 32    |
Inst_registerfile/registers_18_cmp_eq00001(Inst_registerfile/registers_18_cmp_eq00001:O)| BUFG(*)(Inst_registerfile/registers_18_31)| 32    |
Inst_registerfile/registers_19_cmp_eq00001(Inst_registerfile/registers_19_cmp_eq00001:O)| BUFG(*)(Inst_registerfile/registers_19_31)| 32    |
Inst_registerfile/registers_32_cmp_eq00001(Inst_registerfile/registers_32_cmp_eq00001:O)| BUFG(*)(Inst_registerfile/registers_32_31)| 32    |
Inst_registerfile/registers_33_cmp_eq00001(Inst_registerfile/registers_33_cmp_eq00001:O)| BUFG(*)(Inst_registerfile/registers_33_31)| 32    |
Inst_registerfile/registers_34_cmp_eq00001(Inst_registerfile/registers_34_cmp_eq00001:O)| BUFG(*)(Inst_registerfile/registers_34_31)| 32    |
Inst_registerfile/registers_35_cmp_eq00001(Inst_registerfile/registers_35_cmp_eq00001:O)| BUFG(*)(Inst_registerfile/registers_35_31)| 32    |
Inst_winmanager/Rs2Int_cmp_le0000(Inst_winmanager/Rs2Int_cmp_le000011:O)                | NONE(*)(Inst_winmanager/Rs2Int_5)         | 4     |
Inst_winmanager/Rs1Int_cmp_le0000(Inst_MUX/salmux<2>_SW0:O)                             | NONE(*)(Inst_winmanager/Rs1Int_5)         | 3     |
----------------------------------------------------------------------------------------+-------------------------------------------+-------+
(*) These 14 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------+-------------------------------+-------+
Control Signal                                                          | Buffer(FF name)               | Load  |
------------------------------------------------------------------------+-------------------------------+-------+
rst                                                                     | IBUF                          | 356   |
ImtoURC<14>(ImtoURC<14>1:O)                                             | NONE(Inst_winmanager/RdInt_1) | 4     |
ImtoURC<0>(Inst_winmanager/Rs2Int_1__and000111:O)                       | NONE(Inst_winmanager/RdInt_0) | 3     |
ImtoURC<13>(Inst_UC/saluc_mux0001<3>1:O)                                | NONE(Inst_winmanager/RdInt_1) | 1     |
Inst_ALU/salalu<0>22(XST_GND:G)                                         | NONE(Inst_winmanager/Rs1Int_0)| 1     |
Inst_winmanager/RdInt_0__and0000(Inst_winmanager/RdInt_0__and000011:O)  | NONE(Inst_winmanager/RdInt_0) | 1     |
Inst_winmanager/RdInt_4__and0000(Inst_winmanager/RdInt_4__and000011:O)  | NONE(Inst_winmanager/RdInt_4) | 1     |
Inst_winmanager/RdInt_4__and0001(Inst_winmanager/RdInt_4__and000111:O)  | NONE(Inst_winmanager/RdInt_4) | 1     |
Inst_winmanager/RdInt_5__and0000(Inst_winmanager/RdInt_5__and000011:O)  | NONE(Inst_winmanager/RdInt_5) | 1     |
Inst_winmanager/RdInt_5__and0001(Inst_winmanager/RdInt_5__and000111:O)  | NONE(Inst_winmanager/RdInt_5) | 1     |
Inst_winmanager/Rs1Int_4__and0000(Inst_winmanager/Rs1Int_4__and000011:O)| NONE(Inst_winmanager/Rs1Int_4)| 1     |
Inst_winmanager/Rs1Int_4__and0001(Inst_winmanager/Rs1Int_4__and000111:O)| NONE(Inst_winmanager/Rs1Int_4)| 1     |
Inst_winmanager/Rs1Int_5__and0000(Inst_winmanager/Rs1Int_5__and000011:O)| NONE(Inst_winmanager/Rs1Int_5)| 1     |
Inst_winmanager/Rs1Int_5__and0001(Inst_winmanager/Rs1Int_5__and000111:O)| NONE(Inst_winmanager/Rs1Int_5)| 1     |
Inst_winmanager/Rs2Int_4__and0000(Inst_winmanager/Rs2Int_4__and000011:O)| NONE(Inst_winmanager/Rs2Int_4)| 1     |
Inst_winmanager/Rs2Int_4__and0001(Inst_winmanager/Rs2Int_4__and000111:O)| NONE(Inst_winmanager/Rs2Int_4)| 1     |
Inst_winmanager/Rs2Int_5__and0000(Inst_winmanager/Rs2Int_5__and000011:O)| NONE(Inst_winmanager/Rs2Int_5)| 1     |
Inst_winmanager/Rs2Int_5__and0001(Inst_winmanager/Rs2Int_5__and000111:O)| NONE(Inst_winmanager/Rs2Int_5)| 1     |
------------------------------------------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.958ns (Maximum Frequency: 91.260MHz)
   Minimum input arrival time before clock: 12.660ns
   Maximum output required time after clock: 15.537ns
   Maximum combinational path delay: 15.597ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.456ns (frequency: 289.369MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               3.456ns (Levels of Logic = 3)
  Source:            Inst_pc/salida_0 (FF)
  Destination:       Inst_npc/salida_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_pc/salida_0 to Inst_npc/salida_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.514   0.959  Inst_pc/salida_0 (Inst_pc/salida_0)
     INV:I->O              1   0.612   0.000  Inst_sumador/Madd_result_lut<0>_INV_0 (Inst_sumador/Madd_result_lut<0>)
     MUXCY:S->O            0   0.404   0.000  Inst_sumador/Madd_result_cy<0> (Inst_sumador/Madd_result_cy<0>)
     XORCY:CI->O           1   0.699   0.000  Inst_sumador/Madd_result_xor<1> (sumatonpc<1>)
     FDC:D                     0.268          Inst_npc/salida_1
    ----------------------------------------
    Total                      3.456ns (2.497ns logic, 0.959ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_PSRMODI/nzvc_0_not0001'
  Clock period: 7.462ns (frequency: 134.014MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               7.462ns (Levels of Logic = 36)
  Source:            Inst_PSRMODI/nzvc_0 (LATCH)
  Destination:       Inst_PSRMODI/nzvc_0 (LATCH)
  Source Clock:      Inst_PSRMODI/nzvc_0_not0001 falling
  Destination Clock: Inst_PSRMODI/nzvc_0_not0001 falling

  Data Path: Inst_PSRMODI/nzvc_0 to Inst_PSRMODI/nzvc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.449  Inst_PSRMODI/nzvc_0 (Inst_PSRMODI/nzvc_0)
     LUT2:I1->O            1   0.612   0.509  Inst_PSR/c1 (ctopsr)
     LUT2:I0->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<0> (Inst_ALU/Msub_salalu_addsub0002_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<0> (Inst_ALU/Msub_salalu_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<1> (Inst_ALU/Msub_salalu_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<2> (Inst_ALU/Msub_salalu_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<3> (Inst_ALU/Msub_salalu_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<4> (Inst_ALU/Msub_salalu_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<5> (Inst_ALU/Msub_salalu_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<6> (Inst_ALU/Msub_salalu_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<7> (Inst_ALU/Msub_salalu_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<8> (Inst_ALU/Msub_salalu_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<9> (Inst_ALU/Msub_salalu_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<10> (Inst_ALU/Msub_salalu_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<11> (Inst_ALU/Msub_salalu_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<12> (Inst_ALU/Msub_salalu_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<13> (Inst_ALU/Msub_salalu_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<14> (Inst_ALU/Msub_salalu_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<15> (Inst_ALU/Msub_salalu_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<16> (Inst_ALU/Msub_salalu_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<17> (Inst_ALU/Msub_salalu_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<18> (Inst_ALU/Msub_salalu_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<19> (Inst_ALU/Msub_salalu_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<20> (Inst_ALU/Msub_salalu_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<21> (Inst_ALU/Msub_salalu_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<22> (Inst_ALU/Msub_salalu_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<23> (Inst_ALU/Msub_salalu_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<24> (Inst_ALU/Msub_salalu_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<25> (Inst_ALU/Msub_salalu_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<26> (Inst_ALU/Msub_salalu_addsub0002_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<27> (Inst_ALU/Msub_salalu_addsub0002_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<28> (Inst_ALU/Msub_salalu_addsub0002_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<29> (Inst_ALU/Msub_salalu_addsub0002_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4_L:I1->LO         1   0.612   0.103  Inst_PSRMODI/nzvc_0_mux000389_SW1 (N198)
     LUT4:I3->O            1   0.612   0.000  Inst_PSRMODI/nzvc_0_mux000389 (Inst_PSRMODI/nzvc_0_mux0003)
     LD:D                      0.268          Inst_PSRMODI/nzvc_0
    ----------------------------------------
    Total                      7.462ns (5.952ns logic, 1.510ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_1_cmp_eq00001'
  Clock period: 10.892ns (frequency: 91.813MHz)
  Total number of paths / destination ports: 19102 / 32
-------------------------------------------------------------------------
Delay:               10.892ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_1_0 (LATCH)
  Destination:       Inst_registerfile/registers_1_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_1_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_1_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_1_0 to Inst_registerfile/registers_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_registerfile/registers_1_0 (Inst_registerfile/registers_1_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_122 (Inst_registerfile/Mmux__varindex0001_122)
     MUXF5:I0->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_10_f5_1 (Inst_registerfile/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_9_f6 (Inst_registerfile/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_1_31
    ----------------------------------------
    Total                     10.892ns (8.796ns logic, 2.096ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_2_cmp_eq00001'
  Clock period: 10.869ns (frequency: 92.006MHz)
  Total number of paths / destination ports: 7071 / 32
-------------------------------------------------------------------------
Delay:               10.869ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_2_0 (LATCH)
  Destination:       Inst_registerfile/registers_2_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_2_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_2_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_2_0 to Inst_registerfile/registers_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_2_0 (Inst_registerfile/registers_2_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_121 (Inst_registerfile/Mmux__varindex0001_121)
     MUXF5:I0->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_10_f5_0 (Inst_registerfile/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_8_f6_0 (Inst_registerfile/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_2_31
    ----------------------------------------
    Total                     10.869ns (8.796ns logic, 2.073ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_3_cmp_eq00001'
  Clock period: 10.869ns (frequency: 92.006MHz)
  Total number of paths / destination ports: 7071 / 32
-------------------------------------------------------------------------
Delay:               10.869ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_3_0 (LATCH)
  Destination:       Inst_registerfile/registers_3_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_3_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_3_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_3_0 to Inst_registerfile/registers_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_3_0 (Inst_registerfile/registers_3_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_113 (Inst_registerfile/Mmux__varindex0001_113)
     MUXF5:I0->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_9_f5_1 (Inst_registerfile/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_8_f6_0 (Inst_registerfile/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_3_31
    ----------------------------------------
    Total                     10.869ns (8.796ns logic, 2.073ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_16_cmp_eq00001'
  Clock period: 10.892ns (frequency: 91.813MHz)
  Total number of paths / destination ports: 19102 / 32
-------------------------------------------------------------------------
Delay:               10.892ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_16_0 (LATCH)
  Destination:       Inst_registerfile/registers_16_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_16_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_16_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_16_0 to Inst_registerfile/registers_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_registerfile/registers_16_0 (Inst_registerfile/registers_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_123 (Inst_registerfile/Mmux__varindex0001_123)
     MUXF5:I1->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_11_f5 (Inst_registerfile/Mmux__varindex0001_11_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_9_f6 (Inst_registerfile/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_16_31
    ----------------------------------------
    Total                     10.892ns (8.796ns logic, 2.096ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_17_cmp_eq00001'
  Clock period: 10.892ns (frequency: 91.813MHz)
  Total number of paths / destination ports: 19102 / 32
-------------------------------------------------------------------------
Delay:               10.892ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_17_0 (LATCH)
  Destination:       Inst_registerfile/registers_17_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_17_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_17_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_17_0 to Inst_registerfile/registers_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_registerfile/registers_17_0 (Inst_registerfile/registers_17_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_115 (Inst_registerfile/Mmux__varindex0001_115)
     MUXF5:I1->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_10_f5_1 (Inst_registerfile/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_9_f6 (Inst_registerfile/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_17_31
    ----------------------------------------
    Total                     10.892ns (8.796ns logic, 2.096ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_18_cmp_eq00001'
  Clock period: 10.869ns (frequency: 92.006MHz)
  Total number of paths / destination ports: 7071 / 32
-------------------------------------------------------------------------
Delay:               10.869ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_18_0 (LATCH)
  Destination:       Inst_registerfile/registers_18_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_18_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_18_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_18_0 to Inst_registerfile/registers_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_18_0 (Inst_registerfile/registers_18_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_114 (Inst_registerfile/Mmux__varindex0001_114)
     MUXF5:I1->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_10_f5_0 (Inst_registerfile/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_8_f6_0 (Inst_registerfile/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_18_31
    ----------------------------------------
    Total                     10.869ns (8.796ns logic, 2.073ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_19_cmp_eq00001'
  Clock period: 10.869ns (frequency: 92.006MHz)
  Total number of paths / destination ports: 7071 / 32
-------------------------------------------------------------------------
Delay:               10.869ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_19_0 (LATCH)
  Destination:       Inst_registerfile/registers_19_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_19_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_19_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_19_0 to Inst_registerfile/registers_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_19_0 (Inst_registerfile/registers_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_103 (Inst_registerfile/Mmux__varindex0001_103)
     MUXF5:I1->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_9_f5_1 (Inst_registerfile/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_8_f6_0 (Inst_registerfile/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_19_31
    ----------------------------------------
    Total                     10.869ns (8.796ns logic, 2.073ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_32_cmp_eq00001'
  Clock period: 10.958ns (frequency: 91.260MHz)
  Total number of paths / destination ports: 25318 / 32
-------------------------------------------------------------------------
Delay:               10.958ns (Levels of Logic = 40)
  Source:            Inst_registerfile/registers_32_0 (LATCH)
  Destination:       Inst_registerfile/registers_32_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_32_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_32_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_32_0 to Inst_registerfile/registers_32_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.449  Inst_registerfile/registers_32_0 (Inst_registerfile/registers_32_0)
     LUT3:I1->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_8_f5_0_F (N148)
     MUXF5:I0->O           2   0.278   0.383  Inst_registerfile/Mmux__varindex0001_8_f5_0 (Inst_registerfile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            1   0.612   0.360  Inst_MUX/salmux<0>_SW0 (N108)
     LUT4:I3->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_32_31
    ----------------------------------------
    Total                     10.958ns (8.506ns logic, 2.452ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_33_cmp_eq00001'
  Clock period: 10.919ns (frequency: 91.586MHz)
  Total number of paths / destination ports: 25318 / 32
-------------------------------------------------------------------------
Delay:               10.919ns (Levels of Logic = 40)
  Source:            Inst_registerfile/registers_33_0 (LATCH)
  Destination:       Inst_registerfile/registers_33_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_33_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_33_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_33_0 to Inst_registerfile/registers_33_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_registerfile/registers_33_0 (Inst_registerfile/registers_33_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_8_f5_0_F (N148)
     MUXF5:I0->O           2   0.278   0.383  Inst_registerfile/Mmux__varindex0001_8_f5_0 (Inst_registerfile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            1   0.612   0.360  Inst_MUX/salmux<0>_SW0 (N108)
     LUT4:I3->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_33_31
    ----------------------------------------
    Total                     10.919ns (8.506ns logic, 2.413ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_34_cmp_eq00001'
  Clock period: 10.935ns (frequency: 91.452MHz)
  Total number of paths / destination ports: 13287 / 32
-------------------------------------------------------------------------
Delay:               10.935ns (Levels of Logic = 40)
  Source:            Inst_registerfile/registers_34_0 (LATCH)
  Destination:       Inst_registerfile/registers_34_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_34_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_34_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_34_0 to Inst_registerfile/registers_34_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.426  Inst_registerfile/registers_34_0 (Inst_registerfile/registers_34_0)
     LUT3:I1->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_8_f5_0_G (N149)
     MUXF5:I1->O           2   0.278   0.383  Inst_registerfile/Mmux__varindex0001_8_f5_0 (Inst_registerfile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            1   0.612   0.360  Inst_MUX/salmux<0>_SW0 (N108)
     LUT4:I3->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_34_31
    ----------------------------------------
    Total                     10.935ns (8.506ns logic, 2.429ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_registerfile/registers_35_cmp_eq00001'
  Clock period: 10.896ns (frequency: 91.779MHz)
  Total number of paths / destination ports: 13287 / 32
-------------------------------------------------------------------------
Delay:               10.896ns (Levels of Logic = 40)
  Source:            Inst_registerfile/registers_35_0 (LATCH)
  Destination:       Inst_registerfile/registers_35_31 (LATCH)
  Source Clock:      Inst_registerfile/registers_35_cmp_eq00001 falling
  Destination Clock: Inst_registerfile/registers_35_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_35_0 to Inst_registerfile/registers_35_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_35_0 (Inst_registerfile/registers_35_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_8_f5_0_G (N149)
     MUXF5:I1->O           2   0.278   0.383  Inst_registerfile/Mmux__varindex0001_8_f5_0 (Inst_registerfile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            1   0.612   0.360  Inst_MUX/salmux<0>_SW0 (N108)
     LUT4:I3->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_35_31
    ----------------------------------------
    Total                     10.896ns (8.506ns logic, 2.390ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_PSRMODI/nzvc_0_not0001'
  Total number of paths / destination ports: 2671 / 1
-------------------------------------------------------------------------
Offset:              12.660ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       Inst_PSRMODI/nzvc_0 (LATCH)
  Destination Clock: Inst_PSRMODI/nzvc_0_not0001 falling

  Data Path: rst to Inst_PSRMODI/nzvc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.449  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4_L:I1->LO         1   0.612   0.103  Inst_PSRMODI/nzvc_0_mux000389_SW1 (N198)
     LUT4:I3->O            1   0.612   0.000  Inst_PSRMODI/nzvc_0_mux000389 (Inst_PSRMODI/nzvc_0_mux0003)
     LD:D                      0.268          Inst_PSRMODI/nzvc_0
    ----------------------------------------
    Total                     12.660ns (8.746ns logic, 3.914ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst'
  Total number of paths / destination ports: 17 / 6
-------------------------------------------------------------------------
Offset:              7.060ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       Inst_winmanager/RdInt_5 (LATCH)
  Destination Clock: rst falling

  Data Path: rst to Inst_winmanager/RdInt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT2:I1->O            1   0.612   0.426  Inst_MUX/salmux<0>11 (N01)
     LUT4:I1->O           14   0.612   0.919  Inst_PSR/cwp<0> (psrtowin<0>)
     LUT4:I1->O            7   0.612   0.632  Inst_PSR/cwp<1> (psrtowin<1>)
     LUT3:I2->O            2   0.612   0.000  Inst_winmanager/RdInt_5__and000111 (Inst_winmanager/RdInt_5__and0001)
     LDCP:D                    0.268          Inst_winmanager/RdInt_5
    ----------------------------------------
    Total                      7.060ns (3.822ns logic, 3.238ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_1_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_1_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_1_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_1_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_2_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_2_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_2_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_2_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_3_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_3_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_3_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_3_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_16_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_16_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_16_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_16_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_17_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_17_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_17_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_17_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_18_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_18_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_18_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_18_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_19_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_19_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_19_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_19_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_32_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_32_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_32_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_32_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_32_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_33_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_33_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_33_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_33_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_33_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_34_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_34_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_34_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_34_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_34_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_registerfile/registers_35_cmp_eq00001'
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Offset:              11.879ns (Levels of Logic = 39)
  Source:            rst (PAD)
  Destination:       Inst_registerfile/registers_35_31 (LATCH)
  Destination Clock: Inst_registerfile/registers_35_cmp_eq00001 falling

  Data Path: rst to Inst_registerfile/registers_35_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.000  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     LDC:D                     0.268          Inst_registerfile/registers_35_31
    ----------------------------------------
    Total                     11.879ns (8.134ns logic, 3.745ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_winmanager/Rs2Int_cmp_le0000'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              7.099ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       Inst_winmanager/Rs2Int_5 (LATCH)
  Destination Clock: Inst_winmanager/Rs2Int_cmp_le0000 falling

  Data Path: rst to Inst_winmanager/Rs2Int_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT2:I1->O            1   0.612   0.426  Inst_MUX/salmux<0>11 (N01)
     LUT4:I1->O           14   0.612   0.919  Inst_PSR/cwp<0> (psrtowin<0>)
     LUT4:I1->O            7   0.612   0.671  Inst_PSR/cwp<1> (psrtowin<1>)
     LUT4:I1->O            2   0.612   0.000  Inst_winmanager/Rs2Int_5__and000111 (Inst_winmanager/Rs2Int_5__and0001)
     LDCP:D                    0.268          Inst_winmanager/Rs2Int_5
    ----------------------------------------
    Total                      7.099ns (3.822ns logic, 3.277ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_winmanager/Rs1Int_cmp_le0000'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              7.033ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       Inst_winmanager/Rs1Int_5 (LATCH)
  Destination Clock: Inst_winmanager/Rs1Int_cmp_le0000 falling

  Data Path: rst to Inst_winmanager/Rs1Int_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT2:I1->O            1   0.612   0.426  Inst_MUX/salmux<0>11 (N01)
     LUT4:I1->O           14   0.612   0.919  Inst_PSR/cwp<0> (psrtowin<0>)
     LUT4:I1->O            7   0.612   0.605  Inst_PSR/cwp<1> (psrtowin<1>)
     LUT4:I3->O            2   0.612   0.000  Inst_winmanager/Rs1Int_5__and000111 (Inst_winmanager/Rs1Int_5__and0001)
     LDCP:D                    0.268          Inst_winmanager/Rs1Int_5
    ----------------------------------------
    Total                      7.033ns (3.822ns logic, 3.211ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 252 / 32
-------------------------------------------------------------------------
Offset:              10.672ns (Levels of Logic = 36)
  Source:            Inst_UC/saluc_2 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      rst rising

  Data Path: Inst_UC/saluc_2 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              95   0.588   1.120  Inst_UC/saluc_2 (Inst_UC/saluc_2)
     LUT4:I2->O            1   0.612   0.357  Inst_ALU/salalu_mux0002 (Inst_ALU/salalu_mux0002)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<0> (Inst_ALU/Madd_salalu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<1> (Inst_ALU/Madd_salalu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<2> (Inst_ALU/Madd_salalu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<3> (Inst_ALU/Madd_salalu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<4> (Inst_ALU/Madd_salalu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<5> (Inst_ALU/Madd_salalu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<6> (Inst_ALU/Madd_salalu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<7> (Inst_ALU/Madd_salalu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<8> (Inst_ALU/Madd_salalu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<9> (Inst_ALU/Madd_salalu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<10> (Inst_ALU/Madd_salalu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<11> (Inst_ALU/Madd_salalu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<12> (Inst_ALU/Madd_salalu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<13> (Inst_ALU/Madd_salalu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<14> (Inst_ALU/Madd_salalu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<15> (Inst_ALU/Madd_salalu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<16> (Inst_ALU/Madd_salalu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<17> (Inst_ALU/Madd_salalu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<18> (Inst_ALU/Madd_salalu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<19> (Inst_ALU/Madd_salalu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<20> (Inst_ALU/Madd_salalu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<21> (Inst_ALU/Madd_salalu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<22> (Inst_ALU/Madd_salalu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<23> (Inst_ALU/Madd_salalu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<24> (Inst_ALU/Madd_salalu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<25> (Inst_ALU/Madd_salalu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<26> (Inst_ALU/Madd_salalu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<27> (Inst_ALU/Madd_salalu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<28> (Inst_ALU/Madd_salalu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<29> (Inst_ALU/Madd_salalu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Madd_salalu_addsub0000_cy<30> (Inst_ALU/Madd_salalu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Inst_ALU/Madd_salalu_addsub0000_xor<31> (Inst_ALU/salalu_addsub0000<31>)
     LUT4_D:I3->LO         1   0.612   0.130  Inst_ALU/salalu<31>90 (N220)
     LUT4:I2->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     10.672ns (7.889ns logic, 2.784ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_winmanager/Rs1Int_cmp_le0000'
  Total number of paths / destination ports: 60155 / 32
-------------------------------------------------------------------------
Offset:              14.598ns (Levels of Logic = 40)
  Source:            Inst_winmanager/Rs1Int_4 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_winmanager/Rs1Int_cmp_le0000 falling

  Data Path: Inst_winmanager/Rs1Int_4 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q            64   0.588   1.081  Inst_winmanager/Rs1Int_4 (Inst_winmanager/Rs1Int_4)
     MUXF5:S->O            1   0.641   0.000  Inst_registerfile/Mmux__varindex0000_10_f5_1 (Inst_registerfile/Mmux__varindex0000_10_f52)
     MUXF6:I1->O           1   0.451   0.360  Inst_registerfile/Mmux__varindex0000_9_f6 (Inst_registerfile/Mmux__varindex0000_5_f8)
     LUT4:I3->O            3   0.612   0.603  Inst_registerfile/crs1<0>1 (crs1toAlu<0>)
     LUT2:I0->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.598ns (10.997ns logic, 3.602ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_32_cmp_eq00001'
  Total number of paths / destination ports: 25318 / 32
-------------------------------------------------------------------------
Offset:              14.676ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_32_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_32_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_32_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.449  Inst_registerfile/registers_32_0 (Inst_registerfile/registers_32_0)
     LUT3:I1->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_8_f5_0_F (N148)
     MUXF5:I0->O           2   0.278   0.383  Inst_registerfile/Mmux__varindex0001_8_f5_0 (Inst_registerfile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            1   0.612   0.360  Inst_MUX/salmux<0>_SW0 (N108)
     LUT4:I3->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.676ns (11.407ns logic, 3.269ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_33_cmp_eq00001'
  Total number of paths / destination ports: 25318 / 32
-------------------------------------------------------------------------
Offset:              14.637ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_33_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_33_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_33_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_registerfile/registers_33_0 (Inst_registerfile/registers_33_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_8_f5_0_F (N148)
     MUXF5:I0->O           2   0.278   0.383  Inst_registerfile/Mmux__varindex0001_8_f5_0 (Inst_registerfile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            1   0.612   0.360  Inst_MUX/salmux<0>_SW0 (N108)
     LUT4:I3->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.637ns (11.407ns logic, 3.230ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_16_cmp_eq00001'
  Total number of paths / destination ports: 19102 / 32
-------------------------------------------------------------------------
Offset:              14.610ns (Levels of Logic = 42)
  Source:            Inst_registerfile/registers_16_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_16_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_16_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_registerfile/registers_16_0 (Inst_registerfile/registers_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_123 (Inst_registerfile/Mmux__varindex0001_123)
     MUXF5:I1->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_11_f5 (Inst_registerfile/Mmux__varindex0001_11_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_9_f6 (Inst_registerfile/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.610ns (11.697ns logic, 2.913ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_1_cmp_eq00001'
  Total number of paths / destination ports: 19102 / 32
-------------------------------------------------------------------------
Offset:              14.610ns (Levels of Logic = 42)
  Source:            Inst_registerfile/registers_1_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_1_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_1_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_registerfile/registers_1_0 (Inst_registerfile/registers_1_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_122 (Inst_registerfile/Mmux__varindex0001_122)
     MUXF5:I0->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_10_f5_1 (Inst_registerfile/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_9_f6 (Inst_registerfile/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.610ns (11.697ns logic, 2.913ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_17_cmp_eq00001'
  Total number of paths / destination ports: 19102 / 32
-------------------------------------------------------------------------
Offset:              14.610ns (Levels of Logic = 42)
  Source:            Inst_registerfile/registers_17_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_17_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_17_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_registerfile/registers_17_0 (Inst_registerfile/registers_17_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_115 (Inst_registerfile/Mmux__varindex0001_115)
     MUXF5:I1->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_10_f5_1 (Inst_registerfile/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_9_f6 (Inst_registerfile/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.610ns (11.697ns logic, 2.913ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24953 / 32
-------------------------------------------------------------------------
Offset:              14.857ns (Levels of Logic = 39)
  Source:            Inst_pc/salida_1 (FF)
  Destination:       salida<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_pc/salida_1 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             71   0.514   1.113  Inst_pc/salida_1 (Inst_pc/salida_1)
     LUT3:I2->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.857ns (10.443ns logic, 4.414ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_winmanager/Rs2Int_cmp_le0000'
  Total number of paths / destination ports: 152142 / 32
-------------------------------------------------------------------------
Offset:              15.537ns (Levels of Logic = 41)
  Source:            Inst_winmanager/Rs2Int_3 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_winmanager/Rs2Int_cmp_le0000 falling

  Data Path: Inst_winmanager/Rs2Int_3 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q           352   0.588   1.311  Inst_winmanager/Rs2Int_3 (Inst_winmanager/Rs2Int_3)
     LUT3:I0->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_8_f5_0_F (N148)
     MUXF5:I0->O           2   0.278   0.383  Inst_registerfile/Mmux__varindex0001_8_f5_0 (Inst_registerfile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            1   0.612   0.360  Inst_MUX/salmux<0>_SW0 (N108)
     LUT4:I3->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.537ns (11.407ns logic, 4.131ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_2_cmp_eq00001'
  Total number of paths / destination ports: 7071 / 32
-------------------------------------------------------------------------
Offset:              14.587ns (Levels of Logic = 42)
  Source:            Inst_registerfile/registers_2_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_2_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_2_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_2_0 (Inst_registerfile/registers_2_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_121 (Inst_registerfile/Mmux__varindex0001_121)
     MUXF5:I0->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_10_f5_0 (Inst_registerfile/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_8_f6_0 (Inst_registerfile/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.587ns (11.697ns logic, 2.890ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_18_cmp_eq00001'
  Total number of paths / destination ports: 7071 / 32
-------------------------------------------------------------------------
Offset:              14.587ns (Levels of Logic = 42)
  Source:            Inst_registerfile/registers_18_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_18_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_18_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_18_0 (Inst_registerfile/registers_18_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_114 (Inst_registerfile/Mmux__varindex0001_114)
     MUXF5:I1->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_10_f5_0 (Inst_registerfile/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_8_f6_0 (Inst_registerfile/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.587ns (11.697ns logic, 2.890ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_3_cmp_eq00001'
  Total number of paths / destination ports: 7071 / 32
-------------------------------------------------------------------------
Offset:              14.587ns (Levels of Logic = 42)
  Source:            Inst_registerfile/registers_3_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_3_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_3_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_3_0 (Inst_registerfile/registers_3_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_113 (Inst_registerfile/Mmux__varindex0001_113)
     MUXF5:I0->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_9_f5_1 (Inst_registerfile/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_8_f6_0 (Inst_registerfile/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.587ns (11.697ns logic, 2.890ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_19_cmp_eq00001'
  Total number of paths / destination ports: 7071 / 32
-------------------------------------------------------------------------
Offset:              14.587ns (Levels of Logic = 42)
  Source:            Inst_registerfile/registers_19_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_19_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_19_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_19_0 (Inst_registerfile/registers_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_103 (Inst_registerfile/Mmux__varindex0001_103)
     MUXF5:I1->O           1   0.278   0.000  Inst_registerfile/Mmux__varindex0001_9_f5_1 (Inst_registerfile/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.451   0.000  Inst_registerfile/Mmux__varindex0001_8_f6_0 (Inst_registerfile/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.451   0.426  Inst_registerfile/Mmux__varindex0001_7_f7 (Inst_registerfile/Mmux__varindex0001_5_f8)
     LUT4:I1->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.587ns (11.697ns logic, 2.890ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_34_cmp_eq00001'
  Total number of paths / destination ports: 13287 / 32
-------------------------------------------------------------------------
Offset:              14.653ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_34_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_34_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_34_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.426  Inst_registerfile/registers_34_0 (Inst_registerfile/registers_34_0)
     LUT3:I1->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_8_f5_0_G (N149)
     MUXF5:I1->O           2   0.278   0.383  Inst_registerfile/Mmux__varindex0001_8_f5_0 (Inst_registerfile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            1   0.612   0.360  Inst_MUX/salmux<0>_SW0 (N108)
     LUT4:I3->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.653ns (11.407ns logic, 3.246ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_registerfile/registers_35_cmp_eq00001'
  Total number of paths / destination ports: 13287 / 32
-------------------------------------------------------------------------
Offset:              14.614ns (Levels of Logic = 41)
  Source:            Inst_registerfile/registers_35_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_registerfile/registers_35_cmp_eq00001 falling

  Data Path: Inst_registerfile/registers_35_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_registerfile/registers_35_0 (Inst_registerfile/registers_35_0)
     LUT3:I2->O            1   0.612   0.000  Inst_registerfile/Mmux__varindex0001_8_f5_0_G (N149)
     MUXF5:I1->O           2   0.278   0.383  Inst_registerfile/Mmux__varindex0001_8_f5_0 (Inst_registerfile/Mmux__varindex0001_6_f6)
     LUT4:I3->O            1   0.612   0.360  Inst_MUX/salmux<0>_SW0 (N108)
     LUT4:I3->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     14.614ns (11.407ns logic, 3.207ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_PSRMODI/nzvc_0_not0001'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              10.399ns (Levels of Logic = 36)
  Source:            Inst_PSRMODI/nzvc_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_PSRMODI/nzvc_0_not0001 falling

  Data Path: Inst_PSRMODI/nzvc_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.449  Inst_PSRMODI/nzvc_0 (Inst_PSRMODI/nzvc_0)
     LUT2:I1->O            1   0.612   0.509  Inst_PSR/c1 (ctopsr)
     LUT2:I0->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<0> (Inst_ALU/Msub_salalu_addsub0002_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<0> (Inst_ALU/Msub_salalu_addsub0002_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<1> (Inst_ALU/Msub_salalu_addsub0002_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<2> (Inst_ALU/Msub_salalu_addsub0002_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<3> (Inst_ALU/Msub_salalu_addsub0002_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<4> (Inst_ALU/Msub_salalu_addsub0002_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<5> (Inst_ALU/Msub_salalu_addsub0002_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<6> (Inst_ALU/Msub_salalu_addsub0002_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<7> (Inst_ALU/Msub_salalu_addsub0002_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<8> (Inst_ALU/Msub_salalu_addsub0002_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<9> (Inst_ALU/Msub_salalu_addsub0002_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<10> (Inst_ALU/Msub_salalu_addsub0002_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<11> (Inst_ALU/Msub_salalu_addsub0002_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<12> (Inst_ALU/Msub_salalu_addsub0002_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<13> (Inst_ALU/Msub_salalu_addsub0002_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<14> (Inst_ALU/Msub_salalu_addsub0002_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<15> (Inst_ALU/Msub_salalu_addsub0002_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<16> (Inst_ALU/Msub_salalu_addsub0002_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<17> (Inst_ALU/Msub_salalu_addsub0002_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<18> (Inst_ALU/Msub_salalu_addsub0002_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<19> (Inst_ALU/Msub_salalu_addsub0002_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<20> (Inst_ALU/Msub_salalu_addsub0002_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<21> (Inst_ALU/Msub_salalu_addsub0002_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<22> (Inst_ALU/Msub_salalu_addsub0002_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<23> (Inst_ALU/Msub_salalu_addsub0002_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<24> (Inst_ALU/Msub_salalu_addsub0002_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<25> (Inst_ALU/Msub_salalu_addsub0002_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<26> (Inst_ALU/Msub_salalu_addsub0002_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<27> (Inst_ALU/Msub_salalu_addsub0002_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<28> (Inst_ALU/Msub_salalu_addsub0002_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<29> (Inst_ALU/Msub_salalu_addsub0002_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     10.399ns (8.241ns logic, 2.158ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 31370 / 32
-------------------------------------------------------------------------
Delay:               15.597ns (Levels of Logic = 40)
  Source:            rst (PAD)
  Destination:       salida<31> (PAD)

  Data Path: rst to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           477   1.106   1.261  rst_IBUF (Inst_winmanager/RdInt_cmp_le00001)
     LUT3:I1->O           27   0.612   1.224  Inst_winmanager/Rs2Int_1__and000111 (ImtoURC<0>)
     LUT4:I0->O            3   0.612   0.520  Inst_MUX/salmux<0> (muxtoalu<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0001_lut<0> (Inst_ALU/Msub_salalu_addsub0001_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<0> (Inst_ALU/Msub_salalu_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<1> (Inst_ALU/Msub_salalu_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<2> (Inst_ALU/Msub_salalu_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<3> (Inst_ALU/Msub_salalu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<4> (Inst_ALU/Msub_salalu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<5> (Inst_ALU/Msub_salalu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<6> (Inst_ALU/Msub_salalu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<7> (Inst_ALU/Msub_salalu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<8> (Inst_ALU/Msub_salalu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<9> (Inst_ALU/Msub_salalu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<10> (Inst_ALU/Msub_salalu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<11> (Inst_ALU/Msub_salalu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<12> (Inst_ALU/Msub_salalu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<13> (Inst_ALU/Msub_salalu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<14> (Inst_ALU/Msub_salalu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<15> (Inst_ALU/Msub_salalu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<16> (Inst_ALU/Msub_salalu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<17> (Inst_ALU/Msub_salalu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<18> (Inst_ALU/Msub_salalu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<19> (Inst_ALU/Msub_salalu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<20> (Inst_ALU/Msub_salalu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<21> (Inst_ALU/Msub_salalu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<22> (Inst_ALU/Msub_salalu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<23> (Inst_ALU/Msub_salalu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<24> (Inst_ALU/Msub_salalu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<25> (Inst_ALU/Msub_salalu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<26> (Inst_ALU/Msub_salalu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<27> (Inst_ALU/Msub_salalu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<28> (Inst_ALU/Msub_salalu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_salalu_addsub0001_cy<29> (Inst_ALU/Msub_salalu_addsub0001_cy<29>)
     XORCY:CI->O           1   0.699   0.357  Inst_ALU/Msub_salalu_addsub0001_xor<30> (Inst_ALU/salalu_addsub0001<30>)
     INV:I->O              1   0.612   0.000  Inst_ALU/Msub_salalu_addsub0002_lut<30>_INV_0 (Inst_ALU/Msub_salalu_addsub0002_lut<30>)
     MUXCY:S->O            0   0.404   0.000  Inst_ALU/Msub_salalu_addsub0002_cy<30> (Inst_ALU/Msub_salalu_addsub0002_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Inst_ALU/Msub_salalu_addsub0002_xor<31> (Inst_ALU/salalu_addsub0002<31>)
     LUT4:I3->O           12   0.612   0.817  Inst_ALU/salalu<31>117 (salida_31_OBUF)
     OBUF:I->O                 3.169          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     15.597ns (11.035ns logic, 4.562ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 38.38 secs
 
--> 

Total memory usage is 474404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1025 (   0 filtered)
Number of infos    :   10 (   0 filtered)

