DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_1"
duLibraryName "CNT"
duName "registerFile"
elements [
(GiElement
name "registerAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "registerBitNb"
)
]
mwi 0
uid 1870,0
)
(Instance
name "U_0"
duLibraryName "CNT"
duName "alu"
elements [
(GiElement
name "aluCodeBitNb"
type "positive"
value "aluCodeBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "registerBitNb"
)
]
mwi 0
uid 1908,0
)
(Instance
name "U_2"
duLibraryName "CNT"
duName "aluBOpSelector"
elements [
(GiElement
name "registerBitNb"
type "positive"
value "registerBitNb"
)
]
mwi 0
uid 2022,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM\\hds\\alu@and@regs\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM\\hds\\alu@and@regs\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COM\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-labs\\Prefs\\..\\COM\\hds\\alu@and@regs"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\COM\\hds\\aluAndRegs"
)
(vvPair
variable "date"
value "24.04.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "aluAndRegs"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "24.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "08:18:17"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "COM"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../NanoBlaze/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/COM/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "aluAndRegs"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-labs\\Prefs\\..\\COM\\hds\\alu@and@regs\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\COM\\hds\\aluAndRegs\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\EDA\\Modelsim\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:18:17"
)
(vvPair
variable "unit"
value "aluAndRegs"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 356,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "67000,54625,68500,55375"
)
(Line
uid 12,0
sl 0
ro 270
xt "68500,55000,69000,55000"
pts [
"68500,55000"
"69000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "61500,54300,66000,55700"
st "addrA"
ju 2
blo "66000,55500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "addrA"
t "unsigned"
b "( registerAddressBitNb-1 DOWNTO 0 )"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,8400,21000,9600"
st "addrA            : unsigned( registerAddressBitNb-1 DOWNTO 0 )"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "67000,56625,68500,57375"
)
(Line
uid 26,0
sl 0
ro 270
xt "68500,57000,69000,57000"
pts [
"68500,57000"
"69000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "61500,56300,66000,57700"
st "addrB"
ju 2
blo "66000,57500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "addrB"
t "unsigned"
b "( registerAddressBitNb-1 DOWNTO 0 )"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,9600,21000,10800"
st "addrB            : unsigned( registerAddressBitNb-1 DOWNTO 0 )"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 90
xt "53500,54625,55000,55375"
)
(Line
uid 40,0
sl 0
ro 90
xt "53000,55000,53500,55000"
pts [
"53500,55000"
"53000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56000,54300,62000,55700"
st "aluCode"
blo "56000,55500"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "aluCode"
t "std_ulogic_vector"
b "( aluCodeBitNb-1 DOWNTO 0 )"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,10800,21500,12000"
st "aluCode          : std_ulogic_vector( aluCodeBitNb-1 DOWNTO 0 )"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 90
xt "53500,56625,55000,57375"
)
(Line
uid 54,0
sl 0
ro 90
xt "53000,57000,53500,57000"
pts [
"53500,57000"
"53000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56000,56300,58700,57700"
st "cIn"
blo "56000,57500"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "cIn"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,12000,4000,13200"
st "cIn              : std_ulogic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "67000,62625,68500,63375"
)
(Line
uid 68,0
sl 0
ro 270
xt "68500,63000,69000,63000"
pts [
"68500,63000"
"69000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "62200,62300,66000,63700"
st "clock"
ju 2
blo "66000,63500"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,13200,4000,14400"
st "clock            : std_ulogic"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 90
xt "19000,56625,20500,57375"
)
(Line
uid 82,0
sl 0
ro 90
xt "20500,57000,21000,57000"
pts [
"21000,57000"
"20500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "14300,56300,18000,57700"
st "cOut"
ju 2
blo "18000,57500"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "cOut"
t "std_ulogic"
o 13
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,22800,4000,24000"
st "cOut             : std_ulogic"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "43000,34625,44500,35375"
)
(Line
uid 96,0
sl 0
ro 270
xt "44500,35000,45000,35000"
pts [
"44500,35000"
"45000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "35400,34300,42000,35700"
st "instrData"
ju 2
blo "42000,35500"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "instrData"
t "signed"
b "( registerBitNb-1 DOWNTO 0 )"
o 6
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,14400,16500,15600"
st "instrData        : signed( registerBitNb-1 DOWNTO 0 )"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "43000,36625,44500,37375"
)
(Line
uid 110,0
sl 0
ro 270
xt "44500,37000,45000,37000"
pts [
"44500,37000"
"45000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "32700,36300,42000,37700"
st "instrDataSel"
ju 2
blo "42000,37500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "instrDataSel"
t "std_ulogic"
o 7
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,15600,4000,16800"
st "instrDataSel     : std_ulogic"
)
)
*17 (Net
uid 133,0
decl (Decl
n "portAddr"
t "unsigned"
b "(portAddressBitNb-1 DOWNTO 0)"
o 19
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,31000,21500,32200"
st "SIGNAL portAddr         : unsigned(portAddressBitNb-1 DOWNTO 0)"
)
)
*18 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 90
xt "77500,34625,79000,35375"
)
(Line
uid 138,0
sl 0
ro 90
xt "77000,35000,77500,35000"
pts [
"77500,35000"
"77000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,34300,84700,35700"
st "portIn"
blo "80000,35500"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 147,0
decl (Decl
n "portIn"
t "signed"
b "( registerBitNb-1 DOWNTO 0 )"
o 8
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,16800,16500,18000"
st "portIn           : signed( registerBitNb-1 DOWNTO 0 )"
)
)
*20 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 90
xt "77500,36625,79000,37375"
)
(Line
uid 152,0
sl 0
ro 90
xt "77000,37000,77500,37000"
pts [
"77500,37000"
"77000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,36300,86600,37700"
st "portInSel"
blo "80000,37500"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 161,0
decl (Decl
n "portInSel"
t "std_ulogic"
o 9
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,18000,4000,19200"
st "portInSel        : std_ulogic"
)
)
*22 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "121500,26625,123000,27375"
)
(Line
uid 166,0
sl 0
ro 270
xt "121000,27000,121500,27000"
pts [
"121000,27000"
"121500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "124000,26300,129700,27700"
st "portOut"
blo "124000,27500"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 175,0
decl (Decl
n "portOut"
t "signed"
b "( registerBitNb-1 DOWNTO 0 )"
o 14
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,24000,16500,25200"
st "portOut          : signed( registerBitNb-1 DOWNTO 0 )"
)
)
*24 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 90
xt "77500,42625,79000,43375"
)
(Line
uid 180,0
sl 0
ro 90
xt "77000,43000,77500,43000"
pts [
"77500,43000"
"77000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,42300,90500,43700"
st "registerFileSel"
blo "80000,43500"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 189,0
decl (Decl
n "registerFileSel"
t "std_ulogic"
o 11
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,20400,4000,21600"
st "registerFileSel  : std_ulogic"
)
)
*26 (PortIoIn
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "67000,64625,68500,65375"
)
(Line
uid 194,0
sl 0
ro 270
xt "68500,65000,69000,65000"
pts [
"68500,65000"
"69000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "61900,64300,66000,65700"
st "reset"
ju 2
blo "66000,65500"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 203,0
decl (Decl
n "reset"
t "std_ulogic"
o 12
suid 14,0
)
declText (MLText
uid 204,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,21600,4000,22800"
st "reset            : std_ulogic"
)
)
*28 (PortIoOut
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 90
xt "19000,54625,20500,55375"
)
(Line
uid 264,0
sl 0
ro 90
xt "20500,55000,21000,55000"
pts [
"21000,55000"
"20500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "14400,54300,18000,55700"
st "zero"
ju 2
blo "18000,55500"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 273,0
decl (Decl
n "zero"
t "std_ulogic"
o 15
suid 19,0
)
declText (MLText
uid 274,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,25200,4000,26400"
st "zero             : std_ulogic"
)
)
*30 (Grouping
uid 313,0
optionalChildren [
*31 (CommentText
uid 315,0
shape (Rectangle
uid 316,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,98000,113000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 317,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,98500,96200,98500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 318,0
shape (Rectangle
uid 319,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "113000,94000,117000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 320,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "113200,94500,113200,94500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 321,0
shape (Rectangle
uid 322,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,96000,113000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 323,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,96500,96200,96500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 324,0
shape (Rectangle
uid 325,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "92000,96000,96000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 326,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "92200,96500,92200,96500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 327,0
shape (Rectangle
uid 328,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "113000,95000,133000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 329,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "113200,95200,127300,96400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 330,0
shape (Rectangle
uid 331,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,94000,133000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 332,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,94500,117200,94500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 333,0
shape (Rectangle
uid 334,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "92000,94000,113000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 335,0
va (VaSet
fg "32768,0,0"
)
xt "97350,94400,107650,95600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 336,0
shape (Rectangle
uid 337,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "92000,97000,96000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 338,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "92200,97500,92200,97500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 339,0
shape (Rectangle
uid 340,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "92000,98000,96000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 341,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "92200,98500,92200,98500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 342,0
shape (Rectangle
uid 343,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,97000,113000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 344,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,97500,96200,97500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 314,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "92000,94000,133000,99000"
)
oxt "14000,66000,55000,71000"
)
*41 (PortIoIn
uid 699,0
shape (CompositeShape
uid 700,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 701,0
sl 0
ro 270
xt "67000,58625,68500,59375"
)
(Line
uid 702,0
sl 0
ro 270
xt "68500,59000,69000,59000"
pts [
"68500,59000"
"69000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 703,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 704,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "59700,58500,66000,59900"
st "regWrite"
ju 2
blo "66000,59700"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 711,0
decl (Decl
n "regWrite"
t "std_ulogic"
o 10
suid 20,0
)
declText (MLText
uid 712,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,19200,4000,20400"
st "regWrite         : std_ulogic"
)
)
*43 (Net
uid 879,0
decl (Decl
n "opA"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 17
suid 21,0
)
declText (MLText
uid 880,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,28600,19000,29800"
st "SIGNAL opA              : signed(registerBitNb-1 DOWNTO 0)"
)
)
*44 (Net
uid 887,0
decl (Decl
n "opB"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 18
suid 22,0
)
declText (MLText
uid 888,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,29800,19000,31000"
st "SIGNAL opB              : signed(registerBitNb-1 DOWNTO 0)"
)
)
*45 (Net
uid 970,0
decl (Decl
n "aluOut"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 16
suid 23,0
)
declText (MLText
uid 971,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,27400,19000,28600"
st "SIGNAL aluOut           : signed(registerBitNb-1 DOWNTO 0)"
)
)
*46 (HdlText
uid 1431,0
optionalChildren [
*47 (EmbeddedText
uid 1437,0
commentText (CommentText
uid 1438,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1439,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "101000,24000,113000,30000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1440,0
va (VaSet
)
xt "101200,24200,110900,25400"
st "
portOut <= opA;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 12000
)
)
)
]
shape (Rectangle
uid 1432,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "101000,23000,113000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1433,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 1434,0
va (VaSet
font "Arial,8,1"
)
xt "101150,31000,102850,32000"
st "eb1"
blo "101150,31800"
tm "HdlTextNameMgr"
)
*49 (Text
uid 1435,0
va (VaSet
font "Arial,8,1"
)
xt "101150,32000,101950,33000"
st "1"
blo "101150,32800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 1436,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "101250,29250,102750,30750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*50 (HdlText
uid 1441,0
optionalChildren [
*51 (EmbeddedText
uid 1447,0
commentText (CommentText
uid 1448,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1449,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "101000,38000,113000,44000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1450,0
va (VaSet
)
xt "101200,38200,112400,43000"
st "
portAddr <= resize(unsigned(registerFileOutB), portAddressBitNb);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 12000
)
)
)
]
shape (Rectangle
uid 1442,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "101000,37000,113000,45000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1443,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 1444,0
va (VaSet
font "Arial,8,1"
)
xt "101150,45000,102850,46000"
st "eb2"
blo "101150,45800"
tm "HdlTextNameMgr"
)
*53 (Text
uid 1445,0
va (VaSet
font "Arial,8,1"
)
xt "101150,46000,101950,47000"
st "2"
blo "101150,46800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 1446,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "101250,43250,102750,44750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*54 (SaComponent
uid 1870,0
optionalChildren [
*55 (CptPort
uid 1838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,54625,77000,55375"
)
tg (CPTG
uid 1840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1841,0
va (VaSet
)
xt "78000,54500,80400,55500"
st "addrA"
blo "78000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "addrA"
t "unsigned"
b "( registerAddressBitNb-1 DOWNTO 0 )"
o 1
suid 1,0
)
)
)
*56 (CptPort
uid 1842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,56625,77000,57375"
)
tg (CPTG
uid 1844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1845,0
va (VaSet
)
xt "78000,56500,80400,57500"
st "addrB"
blo "78000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "addrB"
t "unsigned"
b "( registerAddressBitNb-1 DOWNTO 0 )"
o 2
suid 2,0
)
)
)
*57 (CptPort
uid 1846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1847,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84625,67000,85375,67750"
)
tg (CPTG
uid 1848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1849,0
va (VaSet
)
xt "84000,65000,88500,66000"
st "registersIn"
blo "84000,65800"
)
)
thePort (LogicalPort
decl (Decl
n "registersIn"
t "signed"
b "( dataBitNb-1 DOWNTO 0 )"
o 22
suid 3,0
)
)
)
*58 (CptPort
uid 1850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,62625,77000,63375"
)
tg (CPTG
uid 1852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1853,0
va (VaSet
)
xt "78000,62500,80100,63500"
st "clock"
blo "78000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 4,0
)
)
)
*59 (CptPort
uid 1854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1855,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80625,50250,81375,51000"
)
tg (CPTG
uid 1856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1857,0
va (VaSet
)
xt "80000,52000,81700,53000"
st "opA"
ju 2
blo "81700,52800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opA"
t "signed"
b "( dataBitNb-1 DOWNTO 0 )"
o 21
suid 5,0
)
)
)
*60 (CptPort
uid 1858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1859,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88625,50250,89375,51000"
)
tg (CPTG
uid 1860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1861,0
va (VaSet
)
xt "88000,52000,89700,53000"
st "opB"
ju 2
blo "89700,52800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opB"
t "signed"
b "( dataBitNb-1 DOWNTO 0 )"
o 22
suid 6,0
)
)
)
*61 (CptPort
uid 1862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,58625,77000,59375"
)
tg (CPTG
uid 1864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1865,0
va (VaSet
)
xt "78000,58500,81400,59500"
st "regWrite"
blo "78000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "regWrite"
t "std_ulogic"
o 10
suid 7,0
)
)
)
*62 (CptPort
uid 1866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,64625,77000,65375"
)
tg (CPTG
uid 1868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1869,0
va (VaSet
)
xt "78000,64500,80100,65500"
st "reset"
blo "78000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 12
suid 8,0
)
)
)
]
shape (Rectangle
uid 1871,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,51000,93000,67000"
)
oxt "39000,13000,55000,29000"
ttg (MlTextGroup
uid 1872,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 1873,0
va (VaSet
font "Arial,8,1"
)
xt "77550,67000,79650,68000"
st "CNT"
blo "77550,67800"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 1874,0
va (VaSet
font "Arial,8,1"
)
xt "77550,68000,82450,69000"
st "registerFile"
blo "77550,68800"
tm "CptNameMgr"
)
*65 (Text
uid 1875,0
va (VaSet
font "Arial,8,1"
)
xt "77550,69000,79350,70000"
st "U_1"
blo "77550,69800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1876,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1877,0
text (MLText
uid 1878,0
va (VaSet
font "Courier New,8,0"
)
xt "77000,70200,109500,71800"
st "registerAddressBitNb = registerAddressBitNb    ( positive )  
dataBitNb            = registerBitNb           ( positive )  "
)
header ""
)
elements [
(GiElement
name "registerAddressBitNb"
type "positive"
value "registerAddressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "registerBitNb"
)
]
)
viewicon (ZoomableIcon
uid 1879,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,65250,78750,66750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*66 (SaComponent
uid 1908,0
optionalChildren [
*67 (CptPort
uid 1880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1881,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,50250,33375,51000"
)
tg (CPTG
uid 1882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1883,0
va (VaSet
)
xt "32000,51000,33700,52000"
st "opA"
blo "32000,51800"
)
)
thePort (LogicalPort
decl (Decl
n "opA"
t "signed"
b "( dataBitNb-1 DOWNTO 0 )"
o 1
suid 3,0
)
)
)
*68 (CptPort
uid 1884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1885,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41801,56625,42551,57375"
)
tg (CPTG
uid 1886,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1887,0
va (VaSet
)
xt "39401,56500,40801,57500"
st "cIn"
ju 2
blo "40801,57300"
)
)
thePort (LogicalPort
decl (Decl
n "cIn"
t "std_ulogic"
o 2
suid 8,0
)
)
)
*69 (CptPort
uid 1888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1889,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31450,56625,32200,57375"
)
tg (CPTG
uid 1890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1891,0
va (VaSet
)
xt "33200,56500,35200,57500"
st "cOut"
blo "33200,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cOut"
t "std_ulogic"
o 3
suid 11,0
)
)
)
*70 (CptPort
uid 1892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1893,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42867,54625,43617,55375"
)
tg (CPTG
uid 1894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1895,0
va (VaSet
)
xt "39800,54500,43000,55500"
st "aluCode"
ju 2
blo "43000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "aluCode"
t "std_ulogic_vector"
b "( aluCodeBitNb-1 DOWNTO 0 )"
o 4
suid 13,0
)
)
)
*71 (CptPort
uid 1896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1897,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,50250,41375,51000"
)
tg (CPTG
uid 1898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1899,0
va (VaSet
)
xt "40000,51000,41700,52000"
st "opB"
blo "40000,51800"
)
)
thePort (LogicalPort
decl (Decl
n "opB"
t "signed"
b "( dataBitNb-1 DOWNTO 0 )"
o 5
suid 18,0
)
)
)
*72 (CptPort
uid 1900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1901,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,61000,37375,61750"
)
tg (CPTG
uid 1902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1903,0
va (VaSet
)
xt "36000,60000,38600,61000"
st "aluOut"
blo "36000,60800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aluOut"
t "signed"
b "( dataBitNb-1 DOWNTO 0 )"
o 6
suid 19,0
)
)
)
*73 (CptPort
uid 1904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1905,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30384,54625,31134,55375"
)
tg (CPTG
uid 1906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1907,0
va (VaSet
)
xt "32134,54500,34034,55500"
st "zero"
blo "32134,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "zero"
t "std_ulogic"
o 7
suid 20,0
)
)
)
]
shape (Alu
uid 1909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "29000,51000,45000,61000"
)
oxt "31000,13000,47000,23000"
ttg (MlTextGroup
uid 1910,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 1911,0
va (VaSet
font "Arial,8,1"
)
xt "38950,61000,41050,62000"
st "CNT"
blo "38950,61800"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 1912,0
va (VaSet
font "Arial,8,1"
)
xt "38950,62000,40450,63000"
st "alu"
blo "38950,62800"
tm "CptNameMgr"
)
*76 (Text
uid 1913,0
va (VaSet
font "Arial,8,1"
)
xt "38950,63000,40750,64000"
st "U_0"
blo "38950,63800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1914,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1915,0
text (MLText
uid 1916,0
va (VaSet
font "Courier New,8,0"
)
xt "39000,64000,64000,65600"
st "aluCodeBitNb = aluCodeBitNb     ( positive )  
dataBitNb    = registerBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "aluCodeBitNb"
type "positive"
value "aluCodeBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "registerBitNb"
)
]
)
viewicon (ZoomableIcon
uid 1917,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "29250,59250,30750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*77 (SaComponent
uid 2022,0
optionalChildren [
*78 (CptPort
uid 1994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,34625,53000,35375"
)
tg (CPTG
uid 1996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1997,0
va (VaSet
)
xt "54000,34500,57500,35500"
st "instrData"
blo "54000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "instrData"
t "signed"
b "( registerBitNb-1 DOWNTO 0 )"
o 1
suid 1,0
)
)
)
*79 (CptPort
uid 1998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,36625,53000,37375"
)
tg (CPTG
uid 2000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2001,0
va (VaSet
)
xt "54000,36500,59000,37500"
st "instrDataSel"
blo "54000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "instrDataSel"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*80 (CptPort
uid 2002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2003,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,40625,53000,41375"
)
tg (CPTG
uid 2004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2005,0
va (VaSet
)
xt "54000,40500,55700,41500"
st "opB"
blo "54000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opB"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 7
suid 3,0
)
)
)
*81 (CptPort
uid 2006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2007,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,34625,69750,35375"
)
tg (CPTG
uid 2008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2009,0
va (VaSet
)
xt "65700,34500,68000,35500"
st "portIn"
ju 2
blo "68000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "portIn"
t "signed"
b "( registerBitNb-1 DOWNTO 0 )"
o 3
suid 4,0
)
)
)
*82 (CptPort
uid 2010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2011,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,36625,69750,37375"
)
tg (CPTG
uid 2012,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2013,0
va (VaSet
)
xt "64600,36500,68000,37500"
st "portInSel"
ju 2
blo "68000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "portInSel"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*83 (CptPort
uid 2014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2015,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,40625,69750,41375"
)
tg (CPTG
uid 2016,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2017,0
va (VaSet
)
xt "62600,40500,68000,41500"
st "registerFileIn"
ju 2
blo "68000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "registerFileIn"
t "signed"
b "( registerBitNb-1 DOWNTO 0 )"
o 5
suid 6,0
)
)
)
*84 (CptPort
uid 2018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2019,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,42625,69750,43375"
)
tg (CPTG
uid 2020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2021,0
va (VaSet
)
xt "62100,42500,68000,43500"
st "registerFileSel"
ju 2
blo "68000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "registerFileSel"
t "std_ulogic"
o 6
suid 7,0
)
)
)
]
shape (Rectangle
uid 2023,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,31000,69000,47000"
)
oxt "39000,19000,55000,35000"
ttg (MlTextGroup
uid 2024,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 2025,0
va (VaSet
font "Arial,8,1"
)
xt "53700,47000,55800,48000"
st "CNT"
blo "53700,47800"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 2026,0
va (VaSet
font "Arial,8,1"
)
xt "53700,48000,60300,49000"
st "aluBOpSelector"
blo "53700,48800"
tm "CptNameMgr"
)
*87 (Text
uid 2027,0
va (VaSet
font "Arial,8,1"
)
xt "53700,49000,55500,50000"
st "U_2"
blo "53700,49800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2028,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2029,0
text (MLText
uid 2030,0
va (VaSet
font "Courier New,8,0"
)
xt "53000,50200,78500,51000"
st "registerBitNb = registerBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "registerBitNb"
type "positive"
value "registerBitNb"
)
]
)
viewicon (ZoomableIcon
uid 2031,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,45250,54750,46750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*88 (Net
uid 2195,0
decl (Decl
n "registerFileOutB"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 20
suid 27,0
)
declText (MLText
uid 2196,0
va (VaSet
font "Courier New,9,0"
)
xt "-12000,32200,19000,33400"
st "SIGNAL registerFileOutB : signed(registerBitNb-1 DOWNTO 0)"
)
)
*89 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,55000,76250,55000"
pts [
"69000,55000"
"76250,55000"
]
)
start &1
end &55
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,53600,74500,55000"
st "addrA"
blo "70000,54800"
tm "WireNameMgr"
)
)
on &2
)
*90 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,57000,76250,57000"
pts [
"69000,57000"
"76250,57000"
]
)
start &3
end &56
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,55600,74500,57000"
st "addrB"
blo "70000,56800"
tm "WireNameMgr"
)
)
on &4
)
*91 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43617,55000,53000,55000"
pts [
"53000,55000"
"43617,55000"
]
)
start &5
end &70
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,53600,54000,55000"
st "aluCode"
blo "48000,54800"
tm "WireNameMgr"
)
)
on &6
)
*92 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "42551,57000,53000,57000"
pts [
"53000,57000"
"42551,57000"
]
)
start &7
end &68
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
font "Verdana,12,0"
)
xt "51000,55600,53700,57000"
st "cIn"
blo "51000,56800"
tm "WireNameMgr"
)
)
on &8
)
*93 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "69000,63000,76250,63000"
pts [
"69000,63000"
"76250,63000"
]
)
start &9
end &58
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,61600,74800,63000"
st "clock"
blo "71000,62800"
tm "WireNameMgr"
)
)
on &10
)
*94 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "21000,57000,31450,57000"
pts [
"21000,57000"
"31450,57000"
]
)
start &11
end &69
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
font "Verdana,12,0"
)
xt "21000,55600,24700,57000"
st "cOut"
blo "21000,56800"
tm "WireNameMgr"
)
)
on &12
)
*95 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,35000,52250,35000"
pts [
"45000,35000"
"52250,35000"
]
)
start &13
end &78
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
font "Verdana,12,0"
)
xt "45000,33600,51600,35000"
st "instrData"
blo "45000,34800"
tm "WireNameMgr"
)
)
on &14
)
*96 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "45000,37000,52250,37000"
pts [
"45000,37000"
"52250,37000"
]
)
start &15
end &79
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
font "Verdana,12,0"
)
xt "44000,35600,53300,37000"
st "instrDataSel"
blo "44000,36800"
tm "WireNameMgr"
)
)
on &16
)
*97 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113000,41000,122000,41000"
pts [
"122000,41000"
"113000,41000"
]
)
end &50
sat 16
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,39600,123300,41000"
st "portAddr"
blo "117000,40800"
tm "WireNameMgr"
)
)
on &17
)
*98 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69750,35000,77000,35000"
pts [
"77000,35000"
"69750,35000"
]
)
start &18
end &81
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
font "Verdana,12,0"
)
xt "74000,33600,78700,35000"
st "portIn"
blo "74000,34800"
tm "WireNameMgr"
)
)
on &19
)
*99 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "69750,37000,77000,37000"
pts [
"77000,37000"
"69750,37000"
]
)
start &20
end &82
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
font "Verdana,12,0"
)
xt "72000,35600,78600,37000"
st "portInSel"
blo "72000,36800"
tm "WireNameMgr"
)
)
on &21
)
*100 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113000,27000,121000,27000"
pts [
"121000,27000"
"117000,27000"
"113000,27000"
]
)
start &22
end &46
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,25600,122700,27000"
st "portOut"
blo "117000,26800"
tm "WireNameMgr"
)
)
on &23
)
*101 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "69750,43000,77000,43000"
pts [
"77000,43000"
"69750,43000"
]
)
start &24
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,41600,80500,43000"
st "registerFileSel"
blo "70000,42800"
tm "WireNameMgr"
)
)
on &25
)
*102 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "69000,65000,76250,65000"
pts [
"69000,65000"
"76250,65000"
]
)
start &26
end &62
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,63600,74100,65000"
st "reset"
blo "70000,64800"
tm "WireNameMgr"
)
)
on &27
)
*103 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "21000,55000,30384,55000"
pts [
"21000,55000"
"30384,55000"
]
)
start &28
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
font "Verdana,12,0"
)
xt "21000,53600,24600,55000"
st "zero"
blo "21000,54800"
tm "WireNameMgr"
)
)
on &29
)
*104 (Wire
uid 705,0
shape (OrthoPolyLine
uid 706,0
va (VaSet
vasetType 3
)
xt "69000,59000,76250,59000"
pts [
"69000,59000"
"76250,59000"
]
)
start &41
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 710,0
va (VaSet
font "Verdana,12,0"
)
xt "69000,57600,75300,59000"
st "regWrite"
blo "69000,58800"
tm "WireNameMgr"
)
)
on &42
)
*105 (Wire
uid 881,0
optionalChildren [
*106 (BdJunction
uid 1429,0
ps "OnConnectorStrategy"
shape (Circle
uid 1430,0
va (VaSet
vasetType 1
)
xt "80600,26600,81400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,27000,81000,50250"
pts [
"33000,50250"
"33000,27000"
"81000,27000"
"81000,50250"
]
)
start &67
end &59
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
font "Verdana,12,0"
)
xt "29000,47600,32200,49000"
st "opA"
blo "29000,48800"
tm "WireNameMgr"
)
)
on &43
)
*107 (Wire
uid 889,0
shape (OrthoPolyLine
uid 890,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,41000,52250,50250"
pts [
"41000,50250"
"41000,41000"
"52250,41000"
]
)
start &71
end &80
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,47600,45200,49000"
st "opB"
blo "42000,48800"
tm "WireNameMgr"
)
)
on &44
)
*108 (Wire
uid 972,0
shape (OrthoPolyLine
uid 973,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,61750,85000,71000"
pts [
"37000,61750"
"37000,71000"
"85000,71000"
"85000,67750"
]
)
start &72
end &57
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 977,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,69600,43000,71000"
st "aluOut"
blo "38000,70800"
tm "WireNameMgr"
)
)
on &45
)
*109 (Wire
uid 1263,0
optionalChildren [
*110 (BdJunction
uid 1457,0
ps "OnConnectorStrategy"
shape (Circle
uid 1458,0
va (VaSet
vasetType 1
)
xt "88600,40600,89400,41400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1264,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69750,41000,89000,50250"
pts [
"89000,50250"
"89000,41000"
"69750,41000"
]
)
start &60
end &83
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1268,0
va (VaSet
font "Verdana,12,0"
)
xt "72000,39600,83700,41000"
st "registerFileOutB"
blo "72000,40800"
tm "WireNameMgr"
)
)
on &88
)
*111 (Wire
uid 1423,0
shape (OrthoPolyLine
uid 1424,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,27000,101000,27000"
pts [
"81000,27000"
"101000,27000"
]
)
start &106
end &46
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1428,0
va (VaSet
font "Verdana,12,0"
)
xt "97000,25600,100200,27000"
st "opA"
blo "97000,26800"
tm "WireNameMgr"
)
)
on &43
)
*112 (Wire
uid 1451,0
shape (OrthoPolyLine
uid 1452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,41000,101000,41000"
pts [
"89000,41000"
"101000,41000"
]
)
start &110
end &50
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1456,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,39600,102700,41000"
st "registerFileOutB"
blo "91000,40800"
tm "WireNameMgr"
)
)
on &88
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *113 (PackageList
uid 345,0
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
uid 346,0
va (VaSet
font "arial,8,1"
)
xt "-14000,0,-8600,1000"
st "Package List"
blo "-14000,800"
)
*115 (MLText
uid 347,0
va (VaSet
)
xt "-14000,1000,3500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 348,0
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 349,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*117 (Text
uid 350,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*118 (MLText
uid 351,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*119 (Text
uid 352,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*120 (MLText
uid 353,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*121 (Text
uid 354,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*122 (MLText
uid 355,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-16184,-2144,174509,101465"
cachedDiagramExtent "-14000,0,133000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-14000,0"
lastUid 2264,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,2900,7250,4300"
st "<library>"
blo "750,4100"
tm "BdLibraryNameMgr"
)
*124 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,4300,6550,5700"
st "<block>"
blo "750,5500"
tm "BlkNameMgr"
)
*125 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,5700,4050,7100"
st "U_0"
blo "750,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "750,12900,750,12900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1450,0,9450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-950,3200,3450,4400"
st "Library"
blo "-950,4200"
)
*127 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-950,4400,8950,5600"
st "MWComponent"
blo "-950,5400"
)
*128 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-950,5600,1850,6800"
st "U_0"
blo "-950,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7950,1200,-7950,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-650,3200,3750,4400"
st "Library"
blo "-650,4200"
tm "BdLibraryNameMgr"
)
*130 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-650,4400,8650,5600"
st "SaComponent"
blo "-650,5400"
tm "CptNameMgr"
)
*131 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-650,5600,2150,6800"
st "U_0"
blo "-650,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7650,1200,-7650,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1150,3200,3250,4400"
st "Library"
blo "-1150,4200"
)
*133 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1150,4400,9150,5600"
st "VhdlComponent"
blo "-1150,5400"
)
*134 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1150,5600,1650,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2350,0,10350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1850,3200,2550,4400"
st "Library"
blo "-1850,4200"
)
*136 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1850,4400,9850,5600"
st "VerilogComponent"
blo "-1850,5400"
)
*137 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1850,5600,950,6800"
st "U_0"
blo "-1850,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8850,1200,-8850,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-750,-600,750,600"
st "G"
blo "-750,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*141 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*143 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-14000,6400,-8600,7400"
st "Declarations"
blo "-14000,7200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-14000,7400,-11300,8400"
st "Ports:"
blo "-14000,8200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-14000,6400,-10200,7400"
st "Pre User:"
blo "-14000,7200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-14000,6400,-14000,6400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-14000,26400,-6900,27400"
st "Diagram Signals:"
blo "-14000,27200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-14000,6400,-9300,7400"
st "Post User:"
blo "-14000,7200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-14000,6400,-14000,6400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 27,0
usingSuid 1
emptyRow *144 (LEmptyRow
)
uid 358,0
optionalChildren [
*145 (RefLabelRowHdr
)
*146 (TitleRowHdr
)
*147 (FilterRowHdr
)
*148 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*149 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*150 (GroupColHdr
tm "GroupColHdrMgr"
)
*151 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*152 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*153 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*154 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*155 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*156 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*157 (LeafLogPort
port (LogicalPort
decl (Decl
n "addrA"
t "unsigned"
b "( registerAddressBitNb-1 DOWNTO 0 )"
o 1
suid 1,0
)
)
uid 275,0
)
*158 (LeafLogPort
port (LogicalPort
decl (Decl
n "addrB"
t "unsigned"
b "( registerAddressBitNb-1 DOWNTO 0 )"
o 2
suid 2,0
)
)
uid 277,0
)
*159 (LeafLogPort
port (LogicalPort
decl (Decl
n "aluCode"
t "std_ulogic_vector"
b "( aluCodeBitNb-1 DOWNTO 0 )"
o 3
suid 3,0
)
)
uid 279,0
)
*160 (LeafLogPort
port (LogicalPort
decl (Decl
n "cIn"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 281,0
)
*161 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 283,0
)
*162 (LeafLogPort
port (LogicalPort
decl (Decl
n "instrData"
t "signed"
b "( registerBitNb-1 DOWNTO 0 )"
o 6
suid 7,0
)
)
uid 285,0
)
*163 (LeafLogPort
port (LogicalPort
decl (Decl
n "instrDataSel"
t "std_ulogic"
o 7
suid 8,0
)
)
uid 287,0
)
*164 (LeafLogPort
port (LogicalPort
decl (Decl
n "portIn"
t "signed"
b "( registerBitNb-1 DOWNTO 0 )"
o 8
suid 10,0
)
)
uid 289,0
)
*165 (LeafLogPort
port (LogicalPort
decl (Decl
n "portInSel"
t "std_ulogic"
o 9
suid 11,0
)
)
uid 291,0
)
*166 (LeafLogPort
port (LogicalPort
decl (Decl
n "registerFileSel"
t "std_ulogic"
o 11
suid 13,0
)
)
uid 293,0
)
*167 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 12
suid 14,0
)
)
uid 295,0
)
*168 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cOut"
t "std_ulogic"
o 13
suid 6,0
)
)
uid 301,0
)
*169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "portAddr"
t "unsigned"
b "(portAddressBitNb-1 DOWNTO 0)"
o 19
suid 9,0
)
)
uid 303,0
)
*170 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "portOut"
t "signed"
b "( registerBitNb-1 DOWNTO 0 )"
o 14
suid 12,0
)
)
uid 305,0
)
*171 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "zero"
t "std_ulogic"
o 15
suid 19,0
)
)
uid 311,0
)
*172 (LeafLogPort
port (LogicalPort
decl (Decl
n "regWrite"
t "std_ulogic"
o 10
suid 20,0
)
)
uid 698,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opA"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 17
suid 21,0
)
)
uid 895,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opB"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 18
suid 22,0
)
)
uid 897,0
)
*175 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aluOut"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 16
suid 23,0
)
)
uid 978,0
)
*176 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "registerFileOutB"
t "signed"
b "(registerBitNb-1 DOWNTO 0)"
o 20
suid 27,0
)
)
uid 2197,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 371,0
optionalChildren [
*177 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *178 (MRCItem
litem &144
pos 20
dimension 20
)
uid 373,0
optionalChildren [
*179 (MRCItem
litem &145
pos 0
dimension 20
uid 374,0
)
*180 (MRCItem
litem &146
pos 1
dimension 23
uid 375,0
)
*181 (MRCItem
litem &147
pos 2
hidden 1
dimension 20
uid 376,0
)
*182 (MRCItem
litem &157
pos 0
dimension 20
uid 276,0
)
*183 (MRCItem
litem &158
pos 1
dimension 20
uid 278,0
)
*184 (MRCItem
litem &159
pos 2
dimension 20
uid 280,0
)
*185 (MRCItem
litem &160
pos 3
dimension 20
uid 282,0
)
*186 (MRCItem
litem &161
pos 4
dimension 20
uid 284,0
)
*187 (MRCItem
litem &162
pos 5
dimension 20
uid 286,0
)
*188 (MRCItem
litem &163
pos 6
dimension 20
uid 288,0
)
*189 (MRCItem
litem &164
pos 7
dimension 20
uid 290,0
)
*190 (MRCItem
litem &165
pos 8
dimension 20
uid 292,0
)
*191 (MRCItem
litem &166
pos 9
dimension 20
uid 294,0
)
*192 (MRCItem
litem &167
pos 10
dimension 20
uid 296,0
)
*193 (MRCItem
litem &168
pos 11
dimension 20
uid 302,0
)
*194 (MRCItem
litem &169
pos 15
dimension 20
uid 304,0
)
*195 (MRCItem
litem &170
pos 12
dimension 20
uid 306,0
)
*196 (MRCItem
litem &171
pos 13
dimension 20
uid 312,0
)
*197 (MRCItem
litem &172
pos 14
dimension 20
uid 697,0
)
*198 (MRCItem
litem &173
pos 16
dimension 20
uid 896,0
)
*199 (MRCItem
litem &174
pos 17
dimension 20
uid 898,0
)
*200 (MRCItem
litem &175
pos 18
dimension 20
uid 979,0
)
*201 (MRCItem
litem &176
pos 19
dimension 20
uid 2198,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 377,0
optionalChildren [
*202 (MRCItem
litem &148
pos 0
dimension 20
uid 378,0
)
*203 (MRCItem
litem &150
pos 1
dimension 50
uid 379,0
)
*204 (MRCItem
litem &151
pos 2
dimension 100
uid 380,0
)
*205 (MRCItem
litem &152
pos 3
dimension 50
uid 381,0
)
*206 (MRCItem
litem &153
pos 4
dimension 100
uid 382,0
)
*207 (MRCItem
litem &154
pos 5
dimension 100
uid 383,0
)
*208 (MRCItem
litem &155
pos 6
dimension 50
uid 384,0
)
*209 (MRCItem
litem &156
pos 7
dimension 80
uid 385,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 372,0
vaOverrides [
]
)
]
)
uid 357,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *210 (LEmptyRow
)
uid 387,0
optionalChildren [
*211 (RefLabelRowHdr
)
*212 (TitleRowHdr
)
*213 (FilterRowHdr
)
*214 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*215 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*216 (GroupColHdr
tm "GroupColHdrMgr"
)
*217 (NameColHdr
tm "GenericNameColHdrMgr"
)
*218 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*219 (InitColHdr
tm "GenericValueColHdrMgr"
)
*220 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*221 (EolColHdr
tm "GenericEolColHdrMgr"
)
*222 (LogGeneric
generic (GiElement
name "registerBitNb"
type "positive"
value "8"
)
uid 570,0
)
*223 (LogGeneric
generic (GiElement
name "registerAddressBitNb"
type "positive"
value "4"
)
uid 572,0
)
*224 (LogGeneric
generic (GiElement
name "aluCodeBitNb"
type "positive"
value "5"
)
uid 574,0
)
*225 (LogGeneric
generic (GiElement
name "portAddressBitNb"
type "positive"
value "8"
)
uid 1651,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 399,0
optionalChildren [
*226 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *227 (MRCItem
litem &210
pos 4
dimension 20
)
uid 401,0
optionalChildren [
*228 (MRCItem
litem &211
pos 0
dimension 20
uid 402,0
)
*229 (MRCItem
litem &212
pos 1
dimension 23
uid 403,0
)
*230 (MRCItem
litem &213
pos 2
hidden 1
dimension 20
uid 404,0
)
*231 (MRCItem
litem &222
pos 0
dimension 20
uid 569,0
)
*232 (MRCItem
litem &223
pos 1
dimension 20
uid 571,0
)
*233 (MRCItem
litem &224
pos 2
dimension 20
uid 573,0
)
*234 (MRCItem
litem &225
pos 3
dimension 20
uid 1650,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 405,0
optionalChildren [
*235 (MRCItem
litem &214
pos 0
dimension 20
uid 406,0
)
*236 (MRCItem
litem &216
pos 1
dimension 50
uid 407,0
)
*237 (MRCItem
litem &217
pos 2
dimension 100
uid 408,0
)
*238 (MRCItem
litem &218
pos 3
dimension 100
uid 409,0
)
*239 (MRCItem
litem &219
pos 4
dimension 50
uid 410,0
)
*240 (MRCItem
litem &220
pos 5
dimension 50
uid 411,0
)
*241 (MRCItem
litem &221
pos 6
dimension 80
uid 412,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 400,0
vaOverrides [
]
)
]
)
uid 386,0
type 1
)
activeModelName "BlockDiag"
)
