<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p320" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_320{left:546px;bottom:68px;letter-spacing:0.12px;}
#t2_320{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_320{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_320{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_320{left:69px;bottom:1083px;letter-spacing:0.19px;word-spacing:-0.03px;}
#t6_320{left:359px;bottom:849px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_320{left:69px;bottom:764px;letter-spacing:0.13px;}
#t8_320{left:69px;bottom:741px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_320{left:69px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#ta_320{left:69px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tb_320{left:69px;bottom:690px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#tc_320{left:69px;bottom:674px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#td_320{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_320{left:69px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_320{left:69px;bottom:616px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tg_320{left:69px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_320{left:69px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_320{left:69px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_320{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-1px;}
#tk_320{left:69px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tl_320{left:69px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_320{left:69px;bottom:490px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_320{left:242px;bottom:491px;}
#to_320{left:69px;bottom:454px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tp_320{left:69px;bottom:431px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_320{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tr_320{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#ts_320{left:305px;bottom:1065px;letter-spacing:-0.09px;}
#tt_320{left:305px;bottom:1050px;letter-spacing:-0.18px;}
#tu_320{left:343px;bottom:1065px;letter-spacing:-0.11px;}
#tv_320{left:343px;bottom:1050px;letter-spacing:-0.18px;}
#tw_320{left:416px;bottom:1065px;letter-spacing:-0.15px;}
#tx_320{left:416px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#ty_320{left:488px;bottom:1065px;letter-spacing:-0.13px;}
#tz_320{left:74px;bottom:1027px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t10_320{left:74px;bottom:1005px;letter-spacing:-0.15px;}
#t11_320{left:305px;bottom:1027px;}
#t12_320{left:343px;bottom:1027px;letter-spacing:-0.11px;}
#t13_320{left:416px;bottom:1027px;letter-spacing:-0.12px;}
#t14_320{left:488px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_320{left:488px;bottom:1010px;letter-spacing:-0.12px;}
#t16_320{left:74px;bottom:982px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_320{left:74px;bottom:961px;letter-spacing:-0.15px;}
#t18_320{left:305px;bottom:982px;}
#t19_320{left:343px;bottom:982px;letter-spacing:-0.12px;}
#t1a_320{left:416px;bottom:982px;letter-spacing:-0.09px;}
#t1b_320{left:488px;bottom:982px;letter-spacing:-0.12px;}
#t1c_320{left:488px;bottom:965px;letter-spacing:-0.12px;}
#t1d_320{left:488px;bottom:949px;letter-spacing:-0.14px;}
#t1e_320{left:74px;bottom:926px;letter-spacing:-0.16px;}
#t1f_320{left:74px;bottom:909px;letter-spacing:-0.11px;}
#t1g_320{left:82px;bottom:828px;letter-spacing:-0.15px;}
#t1h_320{left:194px;bottom:828px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1i_320{left:373px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1j_320{left:546px;bottom:828px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1k_320{left:724px;bottom:828px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1l_320{left:96px;bottom:804px;}
#t1m_320{left:177px;bottom:804px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_320{left:394px;bottom:804px;letter-spacing:-0.16px;}
#t1o_320{left:567px;bottom:804px;letter-spacing:-0.12px;}
#t1p_320{left:745px;bottom:804px;letter-spacing:-0.11px;}

.s1_320{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_320{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_320{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_320{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_320{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_320{font-size:12px;font-family:Arial_5kf;color:#000;}
.s7_320{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_320{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_320{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts320" type="text/css" >

@font-face {
	font-family: Arial_5kf;
	src: url("fonts/Arial_5kf.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg320Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg320" style="-webkit-user-select: none;"><object width="935" height="1210" data="320/320.svg" type="image/svg+xml" id="pdf320" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_320" class="t s1_320">CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes </span>
<span id="t2_320" class="t s2_320">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_320" class="t s1_320">3-210 </span><span id="t4_320" class="t s1_320">Vol. 2A </span>
<span id="t5_320" class="t s3_320">CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes </span>
<span id="t6_320" class="t s4_320">Instruction Operand Encoding </span>
<span id="t7_320" class="t s4_320">Description </span>
<span id="t8_320" class="t s5_320">Compares the 64-bit value in EDX:EAX (or 128-bit value in RDX:RAX if operand size is 128 bits) with the operand </span>
<span id="t9_320" class="t s5_320">(destination operand). If the values are equal, the 64-bit value in ECX:EBX (or 128-bit value in RCX:RBX) is stored </span>
<span id="ta_320" class="t s5_320">in the destination operand. Otherwise, the value in the destination operand is loaded into EDX:EAX (or RDX:RAX). </span>
<span id="tb_320" class="t s5_320">The destination operand is an 8-byte memory location (or 16-byte memory location if operand size is 128 bits). For </span>
<span id="tc_320" class="t s5_320">the EDX:EAX and ECX:EBX register pairs, EDX and ECX contain the high-order 32 bits and EAX and EBX contain the </span>
<span id="td_320" class="t s5_320">low-order 32 bits of a 64-bit value. For the RDX:RAX and RCX:RBX register pairs, RDX and RCX contain the high- </span>
<span id="te_320" class="t s5_320">order 64 bits and RAX and RBX contain the low-order 64bits of a 128-bit value. </span>
<span id="tf_320" class="t s5_320">This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically. To simplify the </span>
<span id="tg_320" class="t s5_320">interface to the processor’s bus, the destination operand receives a write cycle without regard to the result of the </span>
<span id="th_320" class="t s5_320">comparison. The destination operand is written back if the comparison fails; otherwise, the source operand is </span>
<span id="ti_320" class="t s5_320">written into the destination. (The processor never produces a locked read without also producing a locked write.) </span>
<span id="tj_320" class="t s5_320">In 64-bit mode, default operation size is 64 bits. Use of the REX.W prefix promotes operation to 128 bits. Note that </span>
<span id="tk_320" class="t s5_320">CMPXCHG16B requires that the destination (memory) operand be 16-byte aligned. See the summary chart at the </span>
<span id="tl_320" class="t s5_320">beginning of this section for encoding data and limits. For information on the CPUID flag that indicates CMPX- </span>
<span id="tm_320" class="t s5_320">CHG16B, see page 3-242</span><span id="tn_320" class="t s6_320">. </span>
<span id="to_320" class="t s4_320">IA-32 Architecture Compatibility </span>
<span id="tp_320" class="t s5_320">This instruction encoding is not supported on Intel processors earlier than the Pentium processors. </span>
<span id="tq_320" class="t s7_320">Opcode/ </span>
<span id="tr_320" class="t s7_320">Instruction </span>
<span id="ts_320" class="t s7_320">Op/ </span>
<span id="tt_320" class="t s7_320">En </span>
<span id="tu_320" class="t s7_320">64-Bit </span>
<span id="tv_320" class="t s7_320">Mode </span>
<span id="tw_320" class="t s7_320">Compat/ </span>
<span id="tx_320" class="t s7_320">Leg Mode </span>
<span id="ty_320" class="t s7_320">Description </span>
<span id="tz_320" class="t s8_320">0F C7 /1 </span>
<span id="t10_320" class="t s8_320">CMPXCHG8B m64 </span>
<span id="t11_320" class="t s8_320">M </span><span id="t12_320" class="t s8_320">Valid </span><span id="t13_320" class="t s8_320">Valid* </span><span id="t14_320" class="t s8_320">Compare EDX:EAX with m64. If equal, set ZF and load </span>
<span id="t15_320" class="t s8_320">ECX:EBX into m64. Else, clear ZF and load m64 into EDX:EAX. </span>
<span id="t16_320" class="t s8_320">REX.W + 0F C7 /1 </span>
<span id="t17_320" class="t s8_320">CMPXCHG16B m128 </span>
<span id="t18_320" class="t s8_320">M </span><span id="t19_320" class="t s8_320">Valid </span><span id="t1a_320" class="t s8_320">N.E. </span><span id="t1b_320" class="t s8_320">Compare RDX:RAX with m128. If equal, set ZF and load </span>
<span id="t1c_320" class="t s8_320">RCX:RBX into m128. Else, clear ZF and load m128 into </span>
<span id="t1d_320" class="t s8_320">RDX:RAX. </span>
<span id="t1e_320" class="t s9_320">NOTES: </span>
<span id="t1f_320" class="t s8_320">*See IA-32 Architecture Compatibility section below. </span>
<span id="t1g_320" class="t s7_320">Op/En </span><span id="t1h_320" class="t s7_320">Operand 1 </span><span id="t1i_320" class="t s7_320">Operand 2 </span><span id="t1j_320" class="t s7_320">Operand 3 </span><span id="t1k_320" class="t s7_320">Operand 4 </span>
<span id="t1l_320" class="t s8_320">M </span><span id="t1m_320" class="t s8_320">ModRM:r/m (r, w) </span><span id="t1n_320" class="t s8_320">N/A </span><span id="t1o_320" class="t s8_320">N/A </span><span id="t1p_320" class="t s8_320">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
