// Seed: 3889852597
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  id_3 :
  assert property (@(negedge (id_3) or negedge id_1["" : 1]) id_1)
  else;
  assign id_3 = id_3;
endmodule
module module_2 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9
    , id_15,
    input wor id_10,
    output tri1 id_11,
    input tri id_12,
    input wand id_13
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
  assign id_11 = 1;
endmodule
