# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../project_CAD.srcs/sources_1/ip/clk_wiz_0" \
"Main_vivado_TB_func_impl.v" \
"../../../../../../../ModelSim/Main_vivado_TB.v" \

# Do not sort compile order
nosort
