#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Mar  1 17:33:39 2019
# Process ID: 14757
# Current directory: /home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/synth_1
# Command line: vivado -log MainModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainModule.tcl
# Log file: /home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/synth_1/MainModule.vds
# Journal file: /home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MainModule.tcl -notrace
