INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/CLK_reducer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_reducer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
