
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9714 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1158.012 ; gain = 58.992 ; free physical = 121 ; free virtual = 4781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/top_module.vhd:17]
INFO: [Synth 8-3491] module 'clock_divider' declared at '/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/clock_divider.vhd:7' bound to instance 'C1' of component 'clock_divider' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/top_module.vhd:60]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/clock_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/clock_divider.vhd:18]
INFO: [Synth 8-3491] module 'vga_sync' declared at '/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:7' bound to instance 'C2' of component 'vga_sync' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/top_module.vhd:69]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:19]
WARNING: [Synth 8-5856] 3D RAM color_scheme_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element color_scheme_reg[0][0] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element color_scheme_reg[1][0] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element color_scheme_reg[2][0] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element color_scheme_reg[3][0] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[0] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element color_selection_reg[0] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element color_selection_reg[6] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element num_of_white_key_pins_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element num_of_red_key_pins_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element counted_guess_elements_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element counted_code_elements_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (2#1) [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:19]
WARNING: [Synth 8-549] port width mismatch for port 'game_score': port width = 9, actual width = 32 [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/top_module.vhd:86]
INFO: [Synth 8-3491] module 'segment_driver' declared at '/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/segment_driver.vhd:6' bound to instance 'C3' of component 'segment_driver' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/top_module.vhd:89]
INFO: [Synth 8-638] synthesizing module 'segment_driver' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/segment_driver.vhd:16]
INFO: [Synth 8-3491] module 'segment_decoder' declared at '/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/segment_decoder.vhd:4' bound to instance 'uut0_1' of component 'segment_decoder' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/segment_driver.vhd:36]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/segment_decoder.vhd:12]
INFO: [Synth 8-226] default block is never used [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/segment_decoder.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (3#1) [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/segment_decoder.vhd:12]
INFO: [Synth 8-226] default block is never used [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/segment_driver.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'segment_driver' (4#1) [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/segment_driver.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top_module' (5#1) [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/top_module.vhd:17]
WARNING: [Synth 8-3331] design vga_sync has unconnected port clk_1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1248.512 ; gain = 149.492 ; free physical = 179 ; free virtual = 4749
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.512 ; gain = 149.492 ; free physical = 191 ; free virtual = 4762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1592.504 ; gain = 0.000 ; free physical = 134 ; free virtual = 4507
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1592.504 ; gain = 493.484 ; free physical = 238 ; free virtual = 4615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1592.504 ; gain = 493.484 ; free physical = 238 ; free virtual = 4615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1592.504 ; gain = 493.484 ; free physical = 239 ; free virtual = 4617
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_25MHz_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_200Hz_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_10Hz_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_1Hz_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_25MHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_200Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_10Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_1Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'pin_selection_reg[4][9:0]' into 'pin_selection_reg[3][9:0]' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
INFO: [Synth 8-4471] merging register 'color_selection_reg[4][9:0]' into 'color_selection_reg[3][9:0]' [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[4] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element color_selection_reg[4] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:143]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:151]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:151]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:343]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:343]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:343]
INFO: [Synth 8-5546] ROM "guess_cell_colors_reg[0,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "guess_cell_colors_reg[0,1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "guess_cell_colors_reg[0,2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "guess_cell_colors_reg[0,3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[0,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[0,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[0,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[0,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[1,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[1,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[1,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[1,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[2,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[2,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[2,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[2,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[3,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[3,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[3,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[3,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[4,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[4,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[4,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[4,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[5,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[5,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[5,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[5,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[6,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[6,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[6,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[6,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[7,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[7,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[7,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[7,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[8,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[8,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[8,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[8,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[9,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[9,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[9,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[9,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[10,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[10,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[10,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[10,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[11,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[11,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[11,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[11,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "game_won" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_cell_colors_reg[12,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "show_color" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element clk_count_10_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[1] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[2] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[5] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[6] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element color_selection_reg[1] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element color_selection_reg[5] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element HPOS_cur_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element VPOS_cur_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:135]
INFO: [Synth 8-5544] ROM "game_won" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "score" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][15]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][13]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][12]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][11]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][10]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][9]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][8]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][7]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][6]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][5]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_scheme[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counted_guess_elements" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_cell_colors[12,0]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_cell_colors[12,1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_cell_colors[12,2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_cell_colors[12,3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "digit00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit21" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1592.504 ; gain = 493.484 ; free physical = 228 ; free virtual = 4608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 11    
	                4 Bit    Registers := 110   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 326   
	   2 Input     12 Bit        Muxes := 14    
	   4 Input     12 Bit        Muxes := 12    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 319   
	   5 Input      4 Bit        Muxes := 52    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 281   
	   5 Input      3 Bit        Muxes := 48    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 738   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   4 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 6     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 11    
	                4 Bit    Registers := 108   
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 326   
	   2 Input     12 Bit        Muxes := 14    
	   4 Input     12 Bit        Muxes := 12    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 316   
	   5 Input      4 Bit        Muxes := 52    
	   2 Input      3 Bit        Muxes := 281   
	   5 Input      3 Bit        Muxes := 48    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 734   
Module segment_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rgb_next1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_next2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_next1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_next2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_next3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_next4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_next5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_next6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_next1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb_next2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element color_selection_reg[5] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element HPOS_cur_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element VPOS_cur_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[5] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[6] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element clk_count_10_reg was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element color_selection_reg[1] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[1] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element pin_selection_reg[2] was removed.  [/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.srcs/sources_1/new/vga_sync.vhd:111]
DSP Report: Generating DSP game_code_reg[0,2]2, operation Mode is: A*B.
DSP Report: operator game_code_reg[0,2]2 is absorbed into DSP game_code_reg[0,2]2.
INFO: [Synth 8-5545] ROM "digit21" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "digit00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C1/clk_25MHz_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C1/clk_25MHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C1/clk_200Hz_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C1/clk_200Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C1/clk_10Hz_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C1/clk_10Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C1/clk_1Hz_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C1/clk_1Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design vga_sync has unconnected port clk_1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[11,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[11,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[11,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[11,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[10,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[10,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[10,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[10,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[9,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[9,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[9,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[9,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[8,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[8,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[8,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[8,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[7,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[7,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[7,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[7,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[6,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[6,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[6,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[6,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[5,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[5,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[5,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[5,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[4,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[4,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[4,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[4,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[3,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[3,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[3,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[3,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[2,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[2,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[2,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[2,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[1,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[1,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[1,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[1,0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[0,3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[0,2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[0,1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\key_cell_colors_reg[0,0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C2/\pin_selection_reg[1]0_inferred /\pin_selection_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C2/\pin_selection_reg[1]0_inferred /\pin_selection_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\pin_selection_reg[1]0_inferred /\pin_selection_reg[1][2] )
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][0]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][1]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][2]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][3]' (FDSE) to 'C2/color_selection_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][4]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][5]' (FDSE) to 'C2/color_selection_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][6]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][7]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][8]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/pin_selection_reg[3][9]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\pin_selection[2]0_inferred /\pin_selection_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C2/\pin_selection[2]0_inferred /\pin_selection_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C2/\color_selection[1]0_inferred /\color_selection_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\color_selection[1]0_inferred /\color_selection_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\color_selection[1]0_inferred /\color_selection_reg[1][2] )
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][0]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][1]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][2]' (FDSE) to 'C2/color_selection_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][3]' (FDSE) to 'C2/color_selection_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][4]' (FDSE) to 'C2/color_selection_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][5]' (FDSE) to 'C2/color_selection_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][6]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][7]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][8]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[3][9]' (FDRE) to 'C2/color_selection_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[2][0]' (FDSE) to 'C2/color_selection_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[2][1]' (FDSE) to 'C2/color_selection_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[2][2]' (FDRE) to 'C2/color_selection_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[2][3]' (FDRE) to 'C2/color_selection_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[2][4]' (FDSE) to 'C2/color_selection_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[2][5]' (FDSE) to 'C2/color_selection_reg[2][6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (C2/\color_selection_reg[2][6] )
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[2][7]' (FDRE) to 'C2/color_selection_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'C2/color_selection_reg[2][8]' (FDRE) to 'C2/color_selection_reg[2][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C2/\color_selection_reg[2][9] )
WARNING: [Synth 8-3332] Sequential element (color_selection_reg[1][2]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (color_selection_reg[1][1]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (color_selection_reg[1][0]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (pin_selection_reg[1][2]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (pin_selection_reg[1][1]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (pin_selection_reg[1][0]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (pin_selection_reg[2][1]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (pin_selection_reg[2][0]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[0,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[11,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[10,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[9,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[8,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[7,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[6,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[5,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[5,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[4,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[3,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[3,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[2,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[1,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[1,0][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[0,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[0,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[0,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[1,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[1,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[2,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[2,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[2,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[3,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[3,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[4,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[4,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[4,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[5,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[5,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[6,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[6,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[6,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[7,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[7,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[7,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[8,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[8,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[8,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[9,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[9,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[9,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[10,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[10,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[10,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[11,1][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[11,2][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (key_cell_colors_reg[11,3][3]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (color_selection_reg[2][6]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (color_selection_reg[2][9]) is unused and will be removed from module vga_sync.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[31]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[30]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[29]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[28]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[27]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[26]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[25]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[24]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[23]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[22]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[21]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[20]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[19]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[18]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[17]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[16]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[15]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[14]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[13]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[12]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[11]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[10]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[9]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[8]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[7]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[6]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[5]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[4]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[3]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[2]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_int_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (C1/clk_1Hz_reg) is unused and will be removed from module top_module.
INFO: [Synth 8-3886] merging instance 'C2/key_cell_colors_reg[12,3][1]' (FDE) to 'C2/key_cell_colors_reg[12,0][1]'
INFO: [Synth 8-3886] merging instance 'C2/key_cell_colors_reg[12,3][2]' (FDE) to 'C2/key_cell_colors_reg[12,0][2]'
INFO: [Synth 8-3886] merging instance 'C2/key_cell_colors_reg[12,3][3]' (FDE) to 'C2/key_cell_colors_reg[12,0][3]'
INFO: [Synth 8-3886] merging instance 'C2/key_cell_colors_reg[12,0][3]' (FDE) to 'C2/key_cell_colors_reg[12,1][3]'
INFO: [Synth 8-3886] merging instance 'C2/key_cell_colors_reg[12,0][1]' (FDE) to 'C2/key_cell_colors_reg[12,1][1]'
INFO: [Synth 8-3886] merging instance 'C2/key_cell_colors_reg[12,0][2]' (FDE) to 'C2/key_cell_colors_reg[12,1][2]'
INFO: [Synth 8-3886] merging instance 'C2/key_cell_colors_reg[12,1][2]' (FDE) to 'C2/key_cell_colors_reg[12,2][2]'
INFO: [Synth 8-3886] merging instance 'C2/key_cell_colors_reg[12,1][1]' (FDE) to 'C2/key_cell_colors_reg[12,2][1]'
INFO: [Synth 8-3886] merging instance 'C2/key_cell_colors_reg[12,1][3]' (FDE) to 'C2/key_cell_colors_reg[12,2][3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1592.504 ; gain = 493.484 ; free physical = 177 ; free virtual = 4526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_sync    | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1613.488 ; gain = 514.469 ; free physical = 106 ; free virtual = 4383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1627.504 ; gain = 528.484 ; free physical = 112 ; free virtual = 4385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1695.246 ; gain = 596.227 ; free physical = 176 ; free virtual = 4385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1695.246 ; gain = 596.227 ; free physical = 175 ; free virtual = 4385
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1695.246 ; gain = 596.227 ; free physical = 177 ; free virtual = 4387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1695.246 ; gain = 596.227 ; free physical = 177 ; free virtual = 4387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1695.246 ; gain = 596.227 ; free physical = 177 ; free virtual = 4387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1695.246 ; gain = 596.227 ; free physical = 177 ; free virtual = 4387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1695.246 ; gain = 596.227 ; free physical = 177 ; free virtual = 4387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |   285|
|3     |DSP48E1 |     1|
|4     |LUT1    |   305|
|5     |LUT2    |   552|
|6     |LUT3    |   476|
|7     |LUT4    |   496|
|8     |LUT5    |   430|
|9     |LUT6    |   933|
|10    |MUXF7   |     1|
|11    |FDRE    |   529|
|12    |FDSE    |   115|
|13    |IBUF    |     9|
|14    |OBUF    |    25|
+------+--------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |  4160|
|2     |  C1       |clock_divider   |   249|
|3     |  C2       |vga_sync        |  3381|
|4     |  C3       |segment_driver  |   201|
|5     |    uut0_1 |segment_decoder |     7|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1695.246 ; gain = 596.227 ; free physical = 177 ; free virtual = 4387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1695.246 ; gain = 252.234 ; free physical = 238 ; free virtual = 4448
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1695.254 ; gain = 596.227 ; free physical = 237 ; free virtual = 4448
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'vga_sync' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

284 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1727.262 ; gain = 640.832 ; free physical = 251 ; free virtual = 4466
INFO: [Common 17-1381] The checkpoint '/home/battal/vivado/bilkent_eee102_term_project/bilkent_eee102_term_project.runs/synth_1/top_module.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1751.273 ; gain = 0.000 ; free physical = 242 ; free virtual = 4466
INFO: [Common 17-206] Exiting Vivado at Thu Dec 21 08:55:54 2017...
