@W: MT529 :"c:\users\carmatchmx\desktop\practicas-2do-parcial\teclado matricial\div00vhdl\div00.vhdl":22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including UD01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
