// Seed: 3944469441
`timescale 1ps / 1ps `default_nettype wire `timescale 1 ps / 1ps
module module_0;
  always @(posedge id_0) begin
    id_0[1'd0] <= 1;
  end
  logic id_1;
  logic id_2 = id_1;
endmodule
