#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Feb  4 11:49:00 2025
# Process ID: 323354
# Current directory: /home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.runs/impl_1
# Command line: vivado -log sensor_actuator_emulator_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source sensor_actuator_emulator_wrapper.tcl -notrace
# Log file: /home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.runs/impl_1/sensor_actuator_emulator_wrapper.vdi
# Journal file: /home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source sensor_actuator_emulator_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_iic_0_0/sensor_actuator_emulator_axi_iic_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_iic_0_0/sensor_actuator_emulator_axi_iic_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_iic_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_uartlite_0_0/sensor_actuator_emulator_axi_uartlite_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_uartlite_0_0/sensor_actuator_emulator_axi_uartlite_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_uartlite_0_0/sensor_actuator_emulator_axi_uartlite_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_uartlite_0_0/sensor_actuator_emulator_axi_uartlite_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_xadc_wiz_0_0/sensor_actuator_emulator_xadc_wiz_0_0.xdc] for cell 'sensor_actuator_emulator_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_xadc_wiz_0_0/sensor_actuator_emulator_xadc_wiz_0_0.xdc] for cell 'sensor_actuator_emulator_i/xadc_wiz_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_processing_system7_0_0/sensor_actuator_emulator_processing_system7_0_0.xdc] for cell 'sensor_actuator_emulator_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_processing_system7_0_0/sensor_actuator_emulator_processing_system7_0_0.xdc] for cell 'sensor_actuator_emulator_i/processing_system7_0/inst'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_rst_processing_system7_0_100M_0/sensor_actuator_emulator_rst_processing_system7_0_100M_0_board.xdc] for cell 'sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_rst_processing_system7_0_100M_0/sensor_actuator_emulator_rst_processing_system7_0_100M_0_board.xdc] for cell 'sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_rst_processing_system7_0_100M_0/sensor_actuator_emulator_rst_processing_system7_0_100M_0.xdc] for cell 'sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_rst_processing_system7_0_100M_0/sensor_actuator_emulator_rst_processing_system7_0_100M_0.xdc] for cell 'sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_board.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_timer_0_0/sensor_actuator_emulator_axi_timer_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_timer_0_0/sensor_actuator_emulator_axi_timer_0_0.xdc] for cell 'sensor_actuator_emulator_i/axi_timer_0/U0'
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc]
WARNING: [Vivado 12-584] No ports matched 'ss_int_io'. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss_int_io'. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sck_int_io'. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sck_int_io'. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'miso_int_io'. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'miso_int_io'. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mosi_int_io'. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mosi_int_io'. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/constrs_1/new/sensor_actuator_emulator.xdc]
Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_clocks.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_clocks.xdc:47]
Finished Parsing XDC File [/home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.srcs/sources_1/bd/sensor_actuator_emulator/ip/sensor_actuator_emulator_axi_quad_spi_0_0/sensor_actuator_emulator_axi_quad_spi_0_0_clocks.xdc] for cell 'sensor_actuator_emulator_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1703.973 ; gain = 769.477 ; free physical = 6984 ; free virtual = 12021
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1768.004 ; gain = 64.031 ; free physical = 6984 ; free virtual = 12022
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1453462f9

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 885c6f2f

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6966 ; free virtual = 12021

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 849 cells.
Phase 2 Constant Propagation | Checksum: 1b9188213

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6962 ; free virtual = 12020

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1435 unconnected nets.
INFO: [Opt 31-11] Eliminated 669 unconnected cells.
Phase 3 Sweep | Checksum: 171479e59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6962 ; free virtual = 12020

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6962 ; free virtual = 12020
Ending Logic Optimization Task | Checksum: 171479e59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6962 ; free virtual = 12020

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 171479e59

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6962 ; free virtual = 12020
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6959 ; free virtual = 12019
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jonas/Documents/Windows11Shared/sensor_actuator_emulator/sensor_actuator_emulator.runs/impl_1/sensor_actuator_emulator_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6945 ; free virtual = 11991
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6945 ; free virtual = 11991

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 1bcfc238

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1768.004 ; gain = 0.000 ; free physical = 6945 ; free virtual = 11991
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (4) is greater than number of available sites (0).
The following Groups of I/O terminals have not sufficient capacity: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 4 sites.
	Term: ss_int_o[0]
	Term: miso_int_o
	Term: mosi_int_o
	Term: sck_int_o


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (4) is greater than number of available sites (0).
The following Groups of I/O terminals have not sufficient capacity: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 4 sites.
	Term: ss_int_o[0]
	Term: miso_int_o
	Term: mosi_int_o
	Term: sck_int_o


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |    12 | LVCMOS33(12)                                                           |                                          |        |  +3.30 |    YES |     |
| 35 |    50 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |    13 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | hall_signal_o        | LVCMOS33        | IOB_X0Y43            | V13                  |                      |
|        | miso_io              | LVCMOS33        | IOB_X0Y48            | T11                  |                      |
|        | mosi_io              | LVCMOS33        | IOB_X0Y29            | W15                  |                      |
|        | pwm_i                | LVCMOS33        | IOB_X0Y42            | V12                  |                      |
|        | reset_rtl            | LVCMOS33        | IOB_X0Y36            | Y16                  |                      |
|        | sck_io               | LVCMOS33        | IOB_X0Y47            | T10                  |                      |
|        | scl_io               | LVCMOS33        | IOB_X0Y38            | P14                  |                      |
|        | sda_io               | LVCMOS33        | IOB_X0Y37            | R14                  | *                    |
|        | ss_io                | LVCMOS33        | IOB_X0Y30            | V15                  |                      |
|        | sw3_i                | LVCMOS33        | IOB_X0Y32            | T16                  |                      |
|        | uart_rtl_rxd         | LVCMOS33        | IOB_X0Y18            | V20                  |                      |
|        | uart_rtl_txd         | LVCMOS33        | IOB_X0Y17            | W20                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | tick                 | LVCMOS33        | IOB_X0Y93            | D18                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 1bcfc238

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1784.012 ; gain = 16.008 ; free physical = 6944 ; free virtual = 11991
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 28689be7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1784.012 ; gain = 16.008 ; free physical = 6944 ; free virtual = 11992
Phase 1 Placer Initialization | Checksum: 28689be7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1784.012 ; gain = 16.008 ; free physical = 6944 ; free virtual = 11992
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 5163476e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1784.012 ; gain = 16.008 ; free physical = 6944 ; free virtual = 11992
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 16 Warnings, 8 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 11:49:16 2025...
