;redcode
;assert 1
	SPL 0, #-4
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 100, 0
	SUB 100, 0
	SUB 100, 0
	JMP 0, #-4
	ADD 0, @350
	MOV @-127, 100
	DJN -1, @-20
	SUB @-127, 100
	DAT #700, #-835
	JMP @12, #200
	MOV -3, <-24
	ADD 270, 60
	SUB 65, @15
	SPL 100, -7
	SPL 100, -7
	MOV -1, <-20
	SUB #0, -2
	JMZ 11, 20
	ADD 210, 37
	MOV -207, <-120
	SUB @121, 103
	SUB -207, <-120
	ADD <0, @2
	JMZ <123, 106
	SUB @30, 9
	JMZ <123, 106
	SUB 100, 0
	CMP @121, 106
	CMP @121, 106
	JMZ 110, 9
	SPL 0, #-4
	SUB @-127, 100
	SUB #0, -2
	MOV 300, 90
	SPL 0, #-4
	JMZ 110, 9
	CMP 100, 0
	JMN <-1, @-20
	SLT 300, 90
	JMN <-1, @-20
	ADD #270, <1
	CMP -207, <-120
	DAT #100, #90
	DAT #103, #90
	SPL 0, #-4
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
