<pre>name: casex
description: A module testing casex statement
should_fail: 0
tags: 12.5.1
files: <a href="../../../tests/chapter-12/12.5.1--casex.sv" target="file-frame">tests/chapter-12/12.5.1--casex.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-12/12.5.1--casex.sv" target="file-frame">tests/chapter-12/12.5.1--casex.sv</a>' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. <a href="../../../tests/chapter-12/12.5.1--casex.sv" target="file-frame">tests/chapter-12/12.5.1--casex.sv</a>:8)
Generating RTLIL representation for module `\case_tb'.
Successfully finished Verilog frontend.
</pre>