{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 10:56:04 2018 " "Info: Processing started: Thu May 24 10:56:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu_circuit -c alu_circuit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu_circuit -c alu_circuit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[1\] d\[7\] 11.000 ns Longest " "Info: Longest tpd from source pin \"a\[1\]\" to destination pin \"d\[7\]\" is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns a\[1\] 1 PIN PIN_T21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 3; PIN Node = 'a\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.484 ns) + CELL(0.350 ns) 5.664 ns Add0~11 2 COMB LCCOMB_X15_Y3_N4 2 " "Info: 2: + IC(4.484 ns) + CELL(0.350 ns) = 5.664 ns; Loc. = LCCOMB_X15_Y3_N4; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { a[1] Add0~11 } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.699 ns Add0~15 3 COMB LCCOMB_X15_Y3_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.699 ns; Loc. = LCCOMB_X15_Y3_N6; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~11 Add0~15 } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.734 ns Add0~19 4 COMB LCCOMB_X15_Y3_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.734 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~15 Add0~19 } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.769 ns Add0~23 5 COMB LCCOMB_X15_Y3_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.769 ns; Loc. = LCCOMB_X15_Y3_N10; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~19 Add0~23 } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.804 ns Add0~27 6 COMB LCCOMB_X15_Y3_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.804 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~23 Add0~27 } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 5.928 ns Add0~31 7 COMB LCCOMB_X15_Y3_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.124 ns) = 5.928 ns; Loc. = LCCOMB_X15_Y3_N14; Fanout = 1; COMB Node = 'Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add0~27 Add0~31 } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.053 ns Add0~34 8 COMB LCCOMB_X15_Y3_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 6.053 ns; Loc. = LCCOMB_X15_Y3_N16; Fanout = 1; COMB Node = 'Add0~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~31 Add0~34 } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.154 ns) 6.733 ns Mux0~0 9 COMB LCCOMB_X15_Y2_N2 1 " "Info: 9: + IC(0.526 ns) + CELL(0.154 ns) = 6.733 ns; Loc. = LCCOMB_X15_Y2_N2; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Add0~34 Mux0~0 } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(1.982 ns) 11.000 ns d\[7\] 10 PIN PIN_A15 0 " "Info: 10: + IC(2.285 ns) + CELL(1.982 ns) = 11.000 ns; Loc. = PIN_A15; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.267 ns" { Mux0~0 d[7] } "NODE_NAME" } } { "alu_circuit.v" "" { Text "D:/Backup/我的文档/QuartusII/alu_circuit/alu_circuit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 33.68 % ) " "Info: Total cell delay = 3.705 ns ( 33.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.295 ns ( 66.32 % ) " "Info: Total interconnect delay = 7.295 ns ( 66.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { a[1] Add0~11 Add0~15 Add0~19 Add0~23 Add0~27 Add0~31 Add0~34 Mux0~0 d[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { a[1] {} a[1]~combout {} Add0~11 {} Add0~15 {} Add0~19 {} Add0~23 {} Add0~27 {} Add0~31 {} Add0~34 {} Mux0~0 {} d[7] {} } { 0.000ns 0.000ns 4.484ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.526ns 2.285ns } { 0.000ns 0.830ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.154ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 10:56:04 2018 " "Info: Processing ended: Thu May 24 10:56:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
