// Seed: 3991056825
module module_0 (
    inout supply0 id_0,
    input tri1 id_1,
    output wire id_2,
    input wire id_3,
    output wor id_4,
    input wire id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wire id_10,
    input supply1 id_11,
    output uwire id_12
);
  generate
    assign id_4 = 1;
  endgenerate
  assign module_1.id_21 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input tri id_2,
    input wire id_3,
    output supply1 id_4,
    output uwire id_5,
    output supply0 id_6,
    output wire id_7,
    output supply1 id_8,
    input tri0 id_9
    , id_29,
    input wire id_10,
    output wire id_11
    , id_30,
    input tri0 id_12,
    input wire id_13,
    input uwire id_14,
    output wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    output tri0 id_18,
    input tri1 id_19,
    input wand id_20,
    input tri id_21,
    inout supply0 id_22,
    output tri id_23,
    input tri0 id_24
    , id_31,
    input supply0 id_25,
    input tri0 id_26,
    output tri1 id_27
);
  module_0 modCall_1 (
      id_22,
      id_26,
      id_5,
      id_2,
      id_5,
      id_22,
      id_25,
      id_21,
      id_10,
      id_22,
      id_25,
      id_21,
      id_4
  );
  wire id_32 = ~id_25;
endmodule
