<center>

# risc-v

ğŸ”¬ A VHDL implementation of RISC-V ğŸ‘¨ğŸ¾â€ğŸ’»

<small>

Developed as part of the summer 2022 **Prozessorbau** course at **Uni Augsburg**

</small>
</center>
