{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715318771506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 12:26:11 2024 " "Processing started: Fri May 10 12:26:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715318771506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715318771506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DoAn -c DoAn " "Command: quartus_sta DoAn -c DoAn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715318771506 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715318771568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1715318771724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715318771756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715318771756 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5an1 " "Entity dcfifo_5an1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe7\|dffe8a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe7\|dffe8a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_i9n1 " "Entity dcfifo_i9n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_oe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_oe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1715318771865 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DoAn.sdc " "Synopsys Design Constraints File file not found: 'DoAn.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1715318771865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK " "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771865 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715318771881 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1715318771881 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715318771896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.765 " "Worst-case setup slack is -4.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.765      -225.642 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   -4.765      -225.642 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596       -10.075 CMOS_PCLK  " "   -0.596       -10.075 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.116         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    3.116         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.521         0.000 CLOCK_50  " "   15.521         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.356 " "Worst-case hold slack is -2.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.356       -10.672 CMOS_PCLK  " "   -2.356       -10.672 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    0.391         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.552 " "Worst-case recovery slack is 1.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.552         0.000 CMOS_PCLK  " "    1.552         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.569         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    3.569         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.894         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    5.894         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.161 " "Worst-case removal slack is -1.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.161       -35.606 CMOS_PCLK  " "   -1.161       -35.606 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.781         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    1.781         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.033         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    2.033         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -34.222 CMOS_PCLK  " "   -1.222       -34.222 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    2.873         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLOCK_50  " "    9.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   17.873         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318771912 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1715318772084 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1715318772084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715318772131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.931 " "Worst-case setup slack is -1.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.931       -94.649 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   -1.931       -94.649 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276         0.000 CMOS_PCLK  " "    0.276         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.921         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    6.921         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.920         0.000 CLOCK_50  " "   17.920         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.394 " "Worst-case hold slack is -1.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394        -6.487 CMOS_PCLK  " "   -1.394        -6.487 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    0.215         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318772131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.453 " "Worst-case recovery slack is 1.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453         0.000 CMOS_PCLK  " "    1.453         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.217         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    4.217         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.896         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    7.896         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.759 " "Worst-case removal slack is -0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759       -23.464 CMOS_PCLK  " "   -0.759       -23.464 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "    0.929         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    1.059         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -34.222 CMOS_PCLK  " "   -1.222       -34.222 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "    2.873         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLOCK_50  " "    9.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "   17.873         0.000 top\|my_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715318772146 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1715318772365 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715318772756 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715318772756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715318772881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 12:26:12 2024 " "Processing ended: Fri May 10 12:26:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715318772881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715318772881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715318772881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715318772881 ""}
