

================================================================
== Vivado HLS Report for 'feedbackStep'
================================================================
* Date:           Tue Dec  5 11:58:56 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRS
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.35|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     20|    1900|   2996|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        0|      -|     512|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     20|    2412|   3124|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      9|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |MadgwickAHRSupdatcud_U19  |MadgwickAHRSupdatcud  |        0|      3|  151|  325|
    |MadgwickAHRSupdatcud_U20  |MadgwickAHRSupdatcud  |        0|      3|  151|  325|
    |MadgwickAHRSupdatcud_U21  |MadgwickAHRSupdatcud  |        0|      3|  151|  325|
    |MadgwickAHRSupdatcud_U22  |MadgwickAHRSupdatcud  |        0|      3|  151|  325|
    |MadgwickAHRSupdateOg_U15  |MadgwickAHRSupdateOg  |        0|      2|  324|  424|
    |MadgwickAHRSupdateOg_U16  |MadgwickAHRSupdateOg  |        0|      2|  324|  424|
    |MadgwickAHRSupdateOg_U17  |MadgwickAHRSupdateOg  |        0|      2|  324|  424|
    |MadgwickAHRSupdateOg_U18  |MadgwickAHRSupdateOg  |        0|      2|  324|  424|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     20| 1900| 2996|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |qDot_0_read_1_reg_193  |  32|   0|   32|          0|
    |qDot_1_read_1_reg_188  |  32|   0|   32|          0|
    |qDot_2_read_1_reg_183  |  32|   0|   32|          0|
    |qDot_3_read_1_reg_178  |  32|   0|   32|          0|
    |tmp_1_reg_203          |  32|   0|   32|          0|
    |tmp_2_reg_208          |  32|   0|   32|          0|
    |tmp_3_reg_213          |  32|   0|   32|          0|
    |tmp_s_reg_198          |  32|   0|   32|          0|
    |qDot_0_read_1_reg_193  |  64|  32|   32|          0|
    |qDot_1_read_1_reg_188  |  64|  32|   32|          0|
    |qDot_2_read_1_reg_183  |  64|  32|   32|          0|
    |qDot_3_read_1_reg_178  |  64|  32|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 512| 128|  384|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | feedbackStep | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | feedbackStep | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | feedbackStep | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | feedbackStep | return value |
|ap_return_2  | out |   32| ap_ctrl_hs | feedbackStep | return value |
|ap_return_3  | out |   32| ap_ctrl_hs | feedbackStep | return value |
|qDot_0_read  |  in |   32|   ap_none  |  qDot_0_read |    scalar    |
|qDot_1_read  |  in |   32|   ap_none  |  qDot_1_read |    scalar    |
|qDot_2_read  |  in |   32|   ap_none  |  qDot_2_read |    scalar    |
|qDot_3_read  |  in |   32|   ap_none  |  qDot_3_read |    scalar    |
|beta         |  in |   32|   ap_none  |     beta     |    scalar    |
|s_0_read     |  in |   32|   ap_none  |   s_0_read   |    scalar    |
|s_1_read     |  in |   32|   ap_none  |   s_1_read   |    scalar    |
|s_2_read     |  in |   32|   ap_none  |   s_2_read   |    scalar    |
|s_3_read     |  in |   32|   ap_none  |   s_3_read   |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

 <State 1> : 4.35ns
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %s_3_read)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %s_2_read)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%s_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %s_1_read)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %s_0_read)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%beta_read = call float @_ssdm_op_Read.ap_auto.float(float %beta)"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%qDot_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %qDot_3_read)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%qDot_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %qDot_2_read)"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%qDot_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %qDot_1_read)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%qDot_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %qDot_0_read)"
ST_1 : Operation 24 [5/5] (4.35ns)   --->   "%tmp_s = fmul float %s_0_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [5/5] (4.35ns)   --->   "%tmp_1 = fmul float %s_1_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [5/5] (4.35ns)   --->   "%tmp_2 = fmul float %s_2_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [5/5] (4.35ns)   --->   "%tmp_3 = fmul float %s_3_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 4.35ns
ST_2 : Operation 28 [4/5] (4.35ns)   --->   "%tmp_s = fmul float %s_0_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [4/5] (4.35ns)   --->   "%tmp_1 = fmul float %s_1_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [4/5] (4.35ns)   --->   "%tmp_2 = fmul float %s_2_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [4/5] (4.35ns)   --->   "%tmp_3 = fmul float %s_3_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 4.35ns
ST_3 : Operation 32 [3/5] (4.35ns)   --->   "%tmp_s = fmul float %s_0_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [3/5] (4.35ns)   --->   "%tmp_1 = fmul float %s_1_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [3/5] (4.35ns)   --->   "%tmp_2 = fmul float %s_2_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [3/5] (4.35ns)   --->   "%tmp_3 = fmul float %s_3_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 4.35ns
ST_4 : Operation 36 [2/5] (4.35ns)   --->   "%tmp_s = fmul float %s_0_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [2/5] (4.35ns)   --->   "%tmp_1 = fmul float %s_1_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [2/5] (4.35ns)   --->   "%tmp_2 = fmul float %s_2_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [2/5] (4.35ns)   --->   "%tmp_3 = fmul float %s_3_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.35ns
ST_5 : Operation 40 [1/5] (4.35ns)   --->   "%tmp_s = fmul float %s_0_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/5] (4.35ns)   --->   "%tmp_1 = fmul float %s_1_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/5] (4.35ns)   --->   "%tmp_2 = fmul float %s_2_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/5] (4.35ns)   --->   "%tmp_3 = fmul float %s_3_read_1, %beta_read" [MadgwickAHRS.cpp:230]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 4.35ns
ST_6 : Operation 44 [9/9] (4.34ns)   --->   "%qDot = fsub float %qDot_0_read_1, %tmp_s" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [9/9] (4.34ns)   --->   "%qDot_1 = fsub float %qDot_1_read_1, %tmp_1" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [9/9] (4.34ns)   --->   "%qDot_2 = fsub float %qDot_2_read_1, %tmp_2" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [9/9] (4.34ns)   --->   "%qDot_3 = fsub float %qDot_3_read_1, %tmp_3" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 4.35ns
ST_7 : Operation 48 [8/9] (4.34ns)   --->   "%qDot = fsub float %qDot_0_read_1, %tmp_s" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [8/9] (4.34ns)   --->   "%qDot_1 = fsub float %qDot_1_read_1, %tmp_1" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [8/9] (4.34ns)   --->   "%qDot_2 = fsub float %qDot_2_read_1, %tmp_2" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [8/9] (4.34ns)   --->   "%qDot_3 = fsub float %qDot_3_read_1, %tmp_3" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 4.35ns
ST_8 : Operation 52 [7/9] (4.34ns)   --->   "%qDot = fsub float %qDot_0_read_1, %tmp_s" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [7/9] (4.34ns)   --->   "%qDot_1 = fsub float %qDot_1_read_1, %tmp_1" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [7/9] (4.34ns)   --->   "%qDot_2 = fsub float %qDot_2_read_1, %tmp_2" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [7/9] (4.34ns)   --->   "%qDot_3 = fsub float %qDot_3_read_1, %tmp_3" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 4.35ns
ST_9 : Operation 56 [6/9] (4.34ns)   --->   "%qDot = fsub float %qDot_0_read_1, %tmp_s" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [6/9] (4.34ns)   --->   "%qDot_1 = fsub float %qDot_1_read_1, %tmp_1" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [6/9] (4.34ns)   --->   "%qDot_2 = fsub float %qDot_2_read_1, %tmp_2" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [6/9] (4.34ns)   --->   "%qDot_3 = fsub float %qDot_3_read_1, %tmp_3" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.35ns
ST_10 : Operation 60 [5/9] (4.34ns)   --->   "%qDot = fsub float %qDot_0_read_1, %tmp_s" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [5/9] (4.34ns)   --->   "%qDot_1 = fsub float %qDot_1_read_1, %tmp_1" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [5/9] (4.34ns)   --->   "%qDot_2 = fsub float %qDot_2_read_1, %tmp_2" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [5/9] (4.34ns)   --->   "%qDot_3 = fsub float %qDot_3_read_1, %tmp_3" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.35ns
ST_11 : Operation 64 [4/9] (4.34ns)   --->   "%qDot = fsub float %qDot_0_read_1, %tmp_s" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [4/9] (4.34ns)   --->   "%qDot_1 = fsub float %qDot_1_read_1, %tmp_1" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [4/9] (4.34ns)   --->   "%qDot_2 = fsub float %qDot_2_read_1, %tmp_2" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [4/9] (4.34ns)   --->   "%qDot_3 = fsub float %qDot_3_read_1, %tmp_3" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.35ns
ST_12 : Operation 68 [3/9] (4.34ns)   --->   "%qDot = fsub float %qDot_0_read_1, %tmp_s" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [3/9] (4.34ns)   --->   "%qDot_1 = fsub float %qDot_1_read_1, %tmp_1" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [3/9] (4.34ns)   --->   "%qDot_2 = fsub float %qDot_2_read_1, %tmp_2" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [3/9] (4.34ns)   --->   "%qDot_3 = fsub float %qDot_3_read_1, %tmp_3" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.35ns
ST_13 : Operation 72 [2/9] (4.34ns)   --->   "%qDot = fsub float %qDot_0_read_1, %tmp_s" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [2/9] (4.34ns)   --->   "%qDot_1 = fsub float %qDot_1_read_1, %tmp_1" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [2/9] (4.34ns)   --->   "%qDot_2 = fsub float %qDot_2_read_1, %tmp_2" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [2/9] (4.34ns)   --->   "%qDot_3 = fsub float %qDot_3_read_1, %tmp_3" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 4.35ns
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [MadgwickAHRS.cpp:230]
ST_14 : Operation 77 [1/9] (4.34ns)   --->   "%qDot = fsub float %qDot_0_read_1, %tmp_s" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [1/9] (4.34ns)   --->   "%qDot_1 = fsub float %qDot_1_read_1, %tmp_1" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/9] (4.34ns)   --->   "%qDot_2 = fsub float %qDot_2_read_1, %tmp_2" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/9] (4.34ns)   --->   "%qDot_3 = fsub float %qDot_3_read_1, %tmp_3" [MadgwickAHRS.cpp:230]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float, float } undef, float %qDot, 0" [MadgwickAHRS.cpp:232]
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float } %mrv, float %qDot_1, 1" [MadgwickAHRS.cpp:232]
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float } %mrv_1, float %qDot_2, 2" [MadgwickAHRS.cpp:232]
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float } %mrv_2, float %qDot_3, 3" [MadgwickAHRS.cpp:232]
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "ret { float, float, float, float } %mrv_3" [MadgwickAHRS.cpp:232]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ qDot_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qDot_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qDot_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qDot_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_3_read_1    (read        ) [ 011111000000000]
s_2_read_1    (read        ) [ 011111000000000]
s_1_read_1    (read        ) [ 011111000000000]
s_0_read_1    (read        ) [ 011111000000000]
beta_read     (read        ) [ 011111000000000]
qDot_3_read_1 (read        ) [ 011111111111111]
qDot_2_read_1 (read        ) [ 011111111111111]
qDot_1_read_1 (read        ) [ 011111111111111]
qDot_0_read_1 (read        ) [ 011111111111111]
tmp_s         (fmul        ) [ 010000111111111]
tmp_1         (fmul        ) [ 010000111111111]
tmp_2         (fmul        ) [ 010000111111111]
tmp_3         (fmul        ) [ 010000111111111]
StgValue_76   (specpipeline) [ 000000000000000]
qDot          (fsub        ) [ 000000000000000]
qDot_1        (fsub        ) [ 000000000000000]
qDot_2        (fsub        ) [ 000000000000000]
qDot_3        (fsub        ) [ 000000000000000]
mrv           (insertvalue ) [ 000000000000000]
mrv_1         (insertvalue ) [ 000000000000000]
mrv_2         (insertvalue ) [ 000000000000000]
mrv_3         (insertvalue ) [ 000000000000000]
StgValue_85   (ret         ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="qDot_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qDot_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="qDot_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qDot_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="qDot_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qDot_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="qDot_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qDot_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="beta">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_0_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_0_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_1_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_1_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_3_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_3_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="s_3_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_3_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="s_2_read_1_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_2_read_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="s_1_read_1_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_1_read_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="s_0_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_0_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="beta_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="qDot_3_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qDot_3_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="qDot_2_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qDot_2_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="qDot_1_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qDot_1_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="qDot_0_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qDot_0_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="5"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="qDot/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="5"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="qDot_1/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="5"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="qDot_2/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="5"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="qDot_3/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mrv_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mrv_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="128" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mrv_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/14 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mrv_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/14 "/>
</bind>
</comp>

<comp id="150" class="1005" name="s_3_read_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_3_read_1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="s_2_read_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_2_read_1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="s_1_read_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_1_read_1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="s_0_read_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0_read_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="beta_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="178" class="1005" name="qDot_3_read_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="5"/>
<pin id="180" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qDot_3_read_1 "/>
</bind>
</comp>

<comp id="183" class="1005" name="qDot_2_read_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="5"/>
<pin id="185" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qDot_2_read_1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="qDot_1_read_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="5"/>
<pin id="190" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qDot_1_read_1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="qDot_0_read_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="5"/>
<pin id="195" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qDot_0_read_1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_s_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_3_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="18" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="16" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="14" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="106"><net_src comp="50" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="56" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="44" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="56" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="56" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="56" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="86" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="90" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="94" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="98" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="32" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="158"><net_src comp="38" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="163"><net_src comp="44" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="168"><net_src comp="50" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="173"><net_src comp="56" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="181"><net_src comp="62" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="186"><net_src comp="68" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="191"><net_src comp="74" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="196"><net_src comp="80" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="201"><net_src comp="102" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="206"><net_src comp="108" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="211"><net_src comp="114" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="216"><net_src comp="120" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: qDot_0_read | {}
	Port: qDot_1_read | {}
	Port: qDot_2_read | {}
	Port: qDot_3_read | {}
	Port: beta | {}
	Port: s_0_read | {}
	Port: s_1_read | {}
	Port: s_2_read | {}
	Port: s_3_read | {}
 - Input state : 
	Port: feedbackStep : qDot_0_read | {1 }
	Port: feedbackStep : qDot_1_read | {1 }
	Port: feedbackStep : qDot_2_read | {1 }
	Port: feedbackStep : qDot_3_read | {1 }
	Port: feedbackStep : beta | {1 }
	Port: feedbackStep : s_0_read | {1 }
	Port: feedbackStep : s_1_read | {1 }
	Port: feedbackStep : s_2_read | {1 }
	Port: feedbackStep : s_3_read | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		StgValue_85 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |         grp_fu_86        |    2    |   324   |   424   |
|   fadd   |         grp_fu_90        |    2    |   324   |   424   |
|          |         grp_fu_94        |    2    |   324   |   424   |
|          |         grp_fu_98        |    2    |   324   |   424   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_102        |    3    |   151   |   325   |
|   fmul   |        grp_fu_108        |    3    |   151   |   325   |
|          |        grp_fu_114        |    3    |   151   |   325   |
|          |        grp_fu_120        |    3    |   151   |   325   |
|----------|--------------------------|---------|---------|---------|
|          |   s_3_read_1_read_fu_32  |    0    |    0    |    0    |
|          |   s_2_read_1_read_fu_38  |    0    |    0    |    0    |
|          |   s_1_read_1_read_fu_44  |    0    |    0    |    0    |
|          |   s_0_read_1_read_fu_50  |    0    |    0    |    0    |
|   read   |   beta_read_read_fu_56   |    0    |    0    |    0    |
|          | qDot_3_read_1_read_fu_62 |    0    |    0    |    0    |
|          | qDot_2_read_1_read_fu_68 |    0    |    0    |    0    |
|          | qDot_1_read_1_read_fu_74 |    0    |    0    |    0    |
|          | qDot_0_read_1_read_fu_80 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        mrv_fu_126        |    0    |    0    |    0    |
|insertvalue|       mrv_1_fu_132       |    0    |    0    |    0    |
|          |       mrv_2_fu_138       |    0    |    0    |    0    |
|          |       mrv_3_fu_144       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    20   |   1900  |   2996  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  beta_read_reg_170  |   32   |
|qDot_0_read_1_reg_193|   32   |
|qDot_1_read_1_reg_188|   32   |
|qDot_2_read_1_reg_183|   32   |
|qDot_3_read_1_reg_178|   32   |
|  s_0_read_1_reg_165 |   32   |
|  s_1_read_1_reg_160 |   32   |
|  s_2_read_1_reg_155 |   32   |
|  s_3_read_1_reg_150 |   32   |
|    tmp_1_reg_203    |   32   |
|    tmp_2_reg_208    |   32   |
|    tmp_3_reg_213    |   32   |
|    tmp_s_reg_198    |   32   |
+---------------------+--------+
|        Total        |   416  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_102 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_102 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_108 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_108 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_114 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_114 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_120 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_120 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   512  ||  14.152 ||    72   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1900  |  2996  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   14   |  2316  |  3068  |
+-----------+--------+--------+--------+--------+
