INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sources_1/new/fpa_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sources_1/new/fpa_distance.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_distance
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sources_1/new/fpa_euclidean_distance.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_euclidean_distance
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sources_1/new/fpa_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sim_1/new/fpa_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpa_tb
