
---------- Begin Simulation Statistics ----------
final_tick                                 3041711500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146634                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874964                       # Number of bytes of host memory used
host_op_rate                                   167463                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.60                       # Real time elapsed on the host
host_tick_rate                               46369832                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003042                       # Number of seconds simulated
sim_ticks                                  3041711500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.324718                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1124328                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1131972                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1717272                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78378                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           80192                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1814                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2621307                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  347594                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          651                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4475476                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3677389                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24615                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                562038                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          949907                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5705381                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.926105                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.590853                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2618443     45.89%     45.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       909795     15.95%     61.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       554939      9.73%     71.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       405586      7.11%     78.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       232315      4.07%     82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       239216      4.19%     86.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       150257      2.63%     89.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32792      0.57%     90.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       562038      9.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5705381                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.632459                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.632459                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1198521                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2897                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1116892                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12115895                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2162987                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2304889                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24959                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  8942                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                144685                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2621307                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1944325                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3413563                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10773810                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   55598                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.430893                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2394481                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1550300                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.771011                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5836041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.104519                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.808642                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3193317     54.72%     54.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   177755      3.05%     57.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   480828      8.24%     66.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   448583      7.69%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   163273      2.80%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   380946      6.53%     83.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   269873      4.62%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   151890      2.60%     90.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   569576      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5836041                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        55786                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         1887                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        59393                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         69836                       # number of prefetches that crossed the page
system.cpu.idleCycles                          247383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27022                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2499319                       # Number of branches executed
system.cpu.iew.exec_nop                          6245                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.925330                       # Inst execution rate
system.cpu.iew.exec_refs                      2537902                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1155813                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  246905                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1336906                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                398                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3072                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1210557                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11939851                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1382089                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43151                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11712598                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1658                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 21016                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24959                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 24331                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1947                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36898                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          277                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        68276                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        89214                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       116096                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            277                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17256                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9766                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11187951                       # num instructions consuming a value
system.cpu.iew.wb_count                      11620526                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520437                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5822623                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.910195                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11630766                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13150177                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8473953                       # number of integer regfile writes
system.cpu.ipc                               1.581129                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.581129                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8886941     75.60%     75.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90767      0.77%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11869      0.10%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56302      0.48%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48939      0.42%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20586      0.18%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23883      0.20%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39781      0.34%     78.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3208      0.03%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1329      0.01%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3134      0.03%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2401      0.02%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1970      0.02%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1391546     11.84%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1164989      9.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11755749                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      118928                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010117                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36711     30.87%     30.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15182     12.77%     43.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.40%     44.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    10      0.01%     44.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10845      9.12%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     53.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.01%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22862     19.22%     72.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32812     27.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11553772                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28854698                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11332498                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12435340                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11933208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11755749                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          948574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2153                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       687879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5836041                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.014336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.032766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1760317     30.16%     30.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1206900     20.68%     50.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              879678     15.07%     65.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              785260     13.46%     79.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              333106      5.71%     85.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              393726      6.75%     91.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              277352      4.75%     96.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              129069      2.21%     98.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               70633      1.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5836041                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.932423                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 320306                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             613922                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       288028                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            447110                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            113116                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           100237                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1336906                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1210557                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8358722                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          6083424                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  398500                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 216090                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2224280                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4465                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8361                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19522031                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12029229                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12996103                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2381400                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 156840                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24959                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                429516                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1106992                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13468205                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         377386                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19283                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    689361                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            439                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412642                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17081020                       # The number of ROB reads
system.cpu.rob.rob_writes                    24009152                       # The number of ROB writes
system.cpu.timesIdled                           15010                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325897                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220497                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9159                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119627                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5314                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3767                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3767                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5314                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            78                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       581184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  581184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9159                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11094000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47905250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             55709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        36197                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4573                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         36326                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19384                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       108848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                180016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4641408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2137536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6778944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            60390                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005755                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  60388    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              60390                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          110833792                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36011455                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          54490993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                18082                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17191                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        15928                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51201                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               18082                       # number of overall hits
system.l2.overall_hits::.cpu.data               17191                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        15928                       # number of overall hits
system.l2.overall_hits::total                   51201                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6766                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9082                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2316                       # number of overall misses
system.l2.overall_misses::.cpu.data              6766                       # number of overall misses
system.l2.overall_misses::total                  9082                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    181294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    511607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        692901000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    181294000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    511607000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       692901000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            20398                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        15928                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           20398                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        15928                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.113541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282423                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150656                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.113541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282423                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150656                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78278.929188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75614.395507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76293.878000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78278.929188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75614.395507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76293.878000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9082                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    158143501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    443947000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    602090501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    158143501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    443947000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    602090501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.113541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150656                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.113541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150656                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68283.031520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65614.395507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66294.924136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68283.031520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65614.395507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66294.924136                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9442                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9442                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        36195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            36195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        36195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        36195                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   806                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3767                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    286251500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     286251500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.823748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.823748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75989.248739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75989.248739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3767                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    248581500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    248581500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.823748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.823748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65989.248739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65989.248739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          18082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        15928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34010                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    181294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    181294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        20398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        15928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          36326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.113541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78278.929188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78278.929188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    158143501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    158143501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.113541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.063756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68283.031520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68283.031520                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    225355500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    225355500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75143.547849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75143.547849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    195365500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    195365500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65143.547849                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65143.547849                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            29                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                29                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           78                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              78                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.728972                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.728972                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1494000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1494000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.728972                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.728972                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19153.846154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19153.846154                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6191.021698                       # Cycle average of tags in use
system.l2.tags.total_refs                      119546                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.026697                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.983930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1669.960069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4472.077699                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.050963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.136477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.188935                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8086                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279175                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    966177                       # Number of tag accesses
system.l2.tags.data_accesses                   966177                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         148160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             581184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       148160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148160                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9081                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          48709419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         142361956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             191071375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     48709419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         48709419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         48709419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        142361956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            191071375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000590500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18853                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9081                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     59000750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               229269500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6497.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25247.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.269447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   278.575676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.121899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          307     24.62%     24.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          257     20.61%     45.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          130     10.43%     55.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      4.89%     60.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           40      3.21%     63.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      3.05%     66.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      2.89%     69.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      3.77%     73.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          331     26.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1247                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 581184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  581184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       191.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    191.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3041621000                       # Total gap between requests
system.mem_ctrls.avgGap                     334943.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       148160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       433024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 48709419.022810019553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 142361956.418286204338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62893500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166376000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27167.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24590.01                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4669560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2455365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31573080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     239709600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        427860810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        807713760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1513982175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        497.740228                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2095183000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    101400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    845128500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4319700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2277000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33265260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     239709600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        417650970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        816311520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1513534050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.592901                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2117594500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    101400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    822717000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1919684                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1919684                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1919684                       # number of overall hits
system.cpu.icache.overall_hits::total         1919684                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        24641                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24641                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        24641                       # number of overall misses
system.cpu.icache.overall_misses::total         24641                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    504818493                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    504818493                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    504818493                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    504818493                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1944325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1944325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1944325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1944325                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012673                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012673                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012673                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012673                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20486.932064                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20486.932064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20486.932064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20486.932064                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3154                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               150                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.026667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              5333                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        36197                       # number of writebacks
system.cpu.icache.writebacks::total             36197                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4243                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4243                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4243                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4243                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        20398                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20398                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20398                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        15928                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        36326                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    418725995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    418725995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    418725995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    191706354                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    610432349                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010491                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010491                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010491                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018683                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20527.796598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20527.796598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20527.796598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12035.808262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16804.282029                       # average overall mshr miss latency
system.cpu.icache.replacements                  36197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1919684                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1919684                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        24641                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24641                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    504818493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    504818493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1944325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1944325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012673                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012673                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20486.932064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20486.932064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4243                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4243                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    418725995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    418725995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010491                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010491                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20527.796598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20527.796598                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        15928                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        15928                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    191706354                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    191706354                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12035.808262                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12035.808262                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.780216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1956009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             36325                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.847460                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    85.340396                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    42.439820                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.666722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.331561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3924975                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3924975                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2306454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2306454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2308077                       # number of overall hits
system.cpu.dcache.overall_hits::total         2308077                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66932                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66932                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66959                       # number of overall misses
system.cpu.dcache.overall_misses::total         66959                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2677509193                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2677509193                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2677509193                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2677509193                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2373386                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2373386                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2375036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2375036                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028201                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028201                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028193                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028193                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40003.424266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40003.424266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39987.293613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39987.293613                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        57420                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32807                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2027                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.327578                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.059041                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9442                       # number of writebacks
system.cpu.dcache.writebacks::total              9442                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42900                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42900                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24059                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    731676880                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    731676880                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    732222380                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    732222380                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30445.942077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30445.942077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30434.447816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30434.447816                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23040                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1238882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1238882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        39949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1138859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1138859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1278831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1278831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28507.834990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28507.834990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20597                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20597                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    426549000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    426549000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22041.597768                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22041.597768                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        26905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1536327751                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1536327751                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024586                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024586                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57101.942055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57101.942055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22303                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22303                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4602                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4602                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    302883938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    302883938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65815.718818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65815.718818                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1623                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1623                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1650                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1650                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       545500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       545500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20203.703704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20203.703704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2321942                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2321942                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29768.487179                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29768.487179                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2243942                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2243942                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28768.487179                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28768.487179                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016287                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016287                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           934.517801                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2332706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.937583                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   934.517801                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.912615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.912615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          562                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4775284                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4775284                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3041711500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3041711500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
