Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: FPA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPA"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : FPA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Multiplier.v" into library work
Parsing module <Floating_Point_Multiplier>.
Analyzing Verilog file "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Power.v" into library work
Parsing module <Floating_Point_Power>.
Analyzing Verilog file "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Adder.v" into library work
Parsing module <Floating_Point_Adder>.
Analyzing Verilog file "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" into library work
Parsing module <Floating_Point_Exponent>.
Analyzing Verilog file "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Div.v" into library work
Parsing module <Floating_Point_Div>.
Analyzing Verilog file "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Sigmoid.v" into library work
Parsing module <Floating_Point_Sigmoid>.
Analyzing Verilog file "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" into library work
Parsing module <Forward>.
Analyzing Verilog file "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\FPA.v" into library work
Parsing module <FPA>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FPA>.

Elaborating module <Forward>.
WARNING:HDLCompiler:872 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 33: Using initial value of bias_h since it is never assigned

Elaborating module <Floating_Point_Adder>.
WARNING:HDLCompiler:1127 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Adder.v" Line 31: Assignment to Exponent_B_Out ignored, since the identifier is never used

Elaborating module <Floating_Point_Multiplier>.

Elaborating module <Floating_Point_Sigmoid>.

Elaborating module <Floating_Point_Exponent>.

Elaborating module <Floating_Point_Power(POWER=2)>.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Power.v" Line 38: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Floating_Point_Power(POWER=3)>.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Power.v" Line 38: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Floating_Point_Power(POWER=4)>.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Power.v" Line 38: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Floating_Point_Power(POWER=5)>.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Power.v" Line 38: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 45: Signal <res_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 48: Signal <res_p1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 51: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 55: Signal <res_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 58: Signal <res_p2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 61: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 65: Signal <res_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 68: Signal <res_p3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 71: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 75: Signal <res_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 78: Signal <res_p4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" Line 81: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Floating_Point_Div>.
WARNING:HDLCompiler:413 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Div.v" Line 51: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Sigmoid.v" Line 39: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Sigmoid.v" Line 42: Signal <res_e> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Sigmoid.v" Line 45: Signal <res_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 105: Signal <weights_ih> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 108: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 110: Signal <res_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 114: Signal <bias_h> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 116: Signal <res_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 120: Signal <res_s> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 127: Signal <weights_ho> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 130: Signal <res_m> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 132: Signal <res_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 136: Signal <bias_o> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" Line 138: Signal <res_a> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\FPA.v" Line 44: Assignment to result ignored, since the identifier is never used
WARNING:Xst:2972 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\forward.v" line 93. All outputs of instance <mul> of block <Floating_Point_Multiplier> are unconnected in block <Forward>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" line 35. All outputs of instance <pow> of block <Floating_Point_Power> are unconnected in block <Floating_Point_Exponent>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" line 36. All outputs of instance <pow2> of block <Floating_Point_Power> are unconnected in block <Floating_Point_Exponent>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" line 37. All outputs of instance <pow3> of block <Floating_Point_Power> are unconnected in block <Floating_Point_Exponent>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\FPA.v" line 42. All outputs of instance <propogation> of block <Forward> are unconnected in block <FPA>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FPA>.
    Related source file is "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\FPA.v".
        binary_05 = 32'b00111111000000000000000000000000
        integer_05 = 8'b01111110
        fractional_05 = 23'b00000000000000000000000
INFO:Xst:3210 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\FPA.v" line 42: Output port <out> of the instance <propogation> is unconnected or connected to loadless signal.
    Summary:
Unit <FPA> synthesized.

Synthesizing Unit <Floating_Point_Adder>.
    Related source file is "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Adder.v".
    Found 8-bit subtractor for signal <a[30]_b[30]_sub_5_OUT> created at line 51.
    Found 8-bit subtractor for signal <b[30]_a[30]_sub_9_OUT> created at line 60.
    Found 25-bit subtractor for signal <GND_3_o_GND_3_o_sub_22_OUT> created at line 69.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_29_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_33_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_37_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_41_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_45_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_49_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_53_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_57_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_61_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_65_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_69_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_73_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_77_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_81_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_85_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_89_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_93_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_97_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_101_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_105_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_109_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_113_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_117_OUT> created at line 83.
    Found 8-bit subtractor for signal <b[30]_GND_3_o_sub_121_OUT> created at line 83.
    Found 8-bit adder for signal <a[30]_GND_3_o_add_5_OUT> created at line 52.
    Found 8-bit adder for signal <b[30]_GND_3_o_add_9_OUT> created at line 61.
    Found 25-bit adder for signal <n0224> created at line 71.
    Found 25-bit adder for signal <BUS_0007_GND_3_o_add_25_OUT> created at line 75.
    Found 24-bit shifter logical right for signal <PWR_3_o_a[30]_shift_right_7_OUT> created at line 55
    Found 24-bit shifter logical right for signal <PWR_3_o_b[30]_shift_right_11_OUT> created at line 64
    Found 8-bit comparator equal for signal <a[30]_b[30]_equal_1_o> created at line 41
    Found 8-bit comparator greater for signal <b[30]_a[30]_LessThan_4_o> created at line 49
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  61 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <Floating_Point_Adder> synthesized.

Synthesizing Unit <Floating_Point_Multiplier>.
    Related source file is "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Multiplier.v".
    Found 8-bit adder for signal <a[30]_GND_5_o_add_8_OUT> created at line 55.
    Found 8-bit subtractor for signal <_n0036> created at line 48.
    Found 8-bit adder for signal <n0033> created at line 48.
    Found 24x24-bit multiplier for signal <n0021> created at line 49.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <Floating_Point_Multiplier> synthesized.

Synthesizing Unit <Floating_Point_Sigmoid>.
    Related source file is "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Sigmoid.v".
    Summary:
	no macro.
Unit <Floating_Point_Sigmoid> synthesized.

Synthesizing Unit <Floating_Point_Exponent>.
    Related source file is "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v".
INFO:Xst:3210 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" line 35: Output port <res> of the instance <pow> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" line 36: Output port <res> of the instance <pow2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Exponent.v" line 37: Output port <res> of the instance <pow3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Floating_Point_Exponent> synthesized.

Synthesizing Unit <Floating_Point_Power_4>.
    Related source file is "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Power.v".
        POWER = 5
    Summary:
	no macro.
Unit <Floating_Point_Power_4> synthesized.

Synthesizing Unit <Floating_Point_Div>.
    Related source file is "C:\Users\LamerX\Documents\FPGA\Simple_XOR_NN_on_FPGA\Floating_Point_Div.v".
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_11_OUT<7:0>> created at line 51.
    Found 8-bit subtractor for signal <_n0121> created at line 46.
    Found 8-bit subtractor for signal <InA[30]_GND_13_o_add_7_OUT> created at line 46.
    Found 1-bit tristate buffer for signal <Out<31>> created at line 29
    Found 1-bit tristate buffer for signal <Out<30>> created at line 29
    Found 1-bit tristate buffer for signal <Out<29>> created at line 29
    Found 1-bit tristate buffer for signal <Out<28>> created at line 29
    Found 1-bit tristate buffer for signal <Out<27>> created at line 29
    Found 1-bit tristate buffer for signal <Out<26>> created at line 29
    Found 1-bit tristate buffer for signal <Out<25>> created at line 29
    Found 1-bit tristate buffer for signal <Out<24>> created at line 29
    Found 1-bit tristate buffer for signal <Out<23>> created at line 29
    Found 1-bit tristate buffer for signal <Out<22>> created at line 29
    Found 1-bit tristate buffer for signal <Out<21>> created at line 29
    Found 1-bit tristate buffer for signal <Out<20>> created at line 29
    Found 1-bit tristate buffer for signal <Out<19>> created at line 29
    Found 1-bit tristate buffer for signal <Out<18>> created at line 29
    Found 1-bit tristate buffer for signal <Out<17>> created at line 29
    Found 1-bit tristate buffer for signal <Out<16>> created at line 29
    Found 1-bit tristate buffer for signal <Out<15>> created at line 29
    Found 1-bit tristate buffer for signal <Out<14>> created at line 29
    Found 1-bit tristate buffer for signal <Out<13>> created at line 29
    Found 1-bit tristate buffer for signal <Out<12>> created at line 29
    Found 1-bit tristate buffer for signal <Out<11>> created at line 29
    Found 1-bit tristate buffer for signal <Out<10>> created at line 29
    Found 1-bit tristate buffer for signal <Out<9>> created at line 29
    Found 1-bit tristate buffer for signal <Out<8>> created at line 29
    Found 1-bit tristate buffer for signal <Out<7>> created at line 29
    Found 1-bit tristate buffer for signal <Out<6>> created at line 29
    Found 1-bit tristate buffer for signal <Out<5>> created at line 29
    Found 1-bit tristate buffer for signal <Out<4>> created at line 29
    Found 1-bit tristate buffer for signal <Out<3>> created at line 29
    Found 1-bit tristate buffer for signal <Out<2>> created at line 29
    Found 1-bit tristate buffer for signal <Out<1>> created at line 29
    Found 1-bit tristate buffer for signal <Out<0>> created at line 29
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  56 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Floating_Point_Div> synthesized.

Synthesizing Unit <div_48u_24u>.
    Related source file is "".
    Found 72-bit adder for signal <n5701> created at line 0.
    Found 72-bit adder for signal <GND_14_o_b[23]_add_1_OUT> created at line 0.
    Found 71-bit adder for signal <n5705> created at line 0.
    Found 71-bit adder for signal <GND_14_o_b[23]_add_3_OUT> created at line 0.
    Found 70-bit adder for signal <n5709> created at line 0.
    Found 70-bit adder for signal <GND_14_o_b[23]_add_5_OUT> created at line 0.
    Found 69-bit adder for signal <n5713> created at line 0.
    Found 69-bit adder for signal <GND_14_o_b[23]_add_7_OUT> created at line 0.
    Found 68-bit adder for signal <n5717> created at line 0.
    Found 68-bit adder for signal <GND_14_o_b[23]_add_9_OUT> created at line 0.
    Found 67-bit adder for signal <n5721> created at line 0.
    Found 67-bit adder for signal <GND_14_o_b[23]_add_11_OUT> created at line 0.
    Found 66-bit adder for signal <n5725> created at line 0.
    Found 66-bit adder for signal <GND_14_o_b[23]_add_13_OUT> created at line 0.
    Found 65-bit adder for signal <n5729> created at line 0.
    Found 65-bit adder for signal <GND_14_o_b[23]_add_15_OUT> created at line 0.
    Found 64-bit adder for signal <n5733> created at line 0.
    Found 64-bit adder for signal <GND_14_o_b[23]_add_17_OUT> created at line 0.
    Found 63-bit adder for signal <n5737> created at line 0.
    Found 63-bit adder for signal <GND_14_o_b[23]_add_19_OUT> created at line 0.
    Found 62-bit adder for signal <n5741> created at line 0.
    Found 62-bit adder for signal <GND_14_o_b[23]_add_21_OUT> created at line 0.
    Found 61-bit adder for signal <n5745> created at line 0.
    Found 61-bit adder for signal <GND_14_o_b[23]_add_23_OUT> created at line 0.
    Found 60-bit adder for signal <n5749> created at line 0.
    Found 60-bit adder for signal <GND_14_o_b[23]_add_25_OUT> created at line 0.
    Found 59-bit adder for signal <n5753> created at line 0.
    Found 59-bit adder for signal <GND_14_o_b[23]_add_27_OUT> created at line 0.
    Found 58-bit adder for signal <n5757> created at line 0.
    Found 58-bit adder for signal <GND_14_o_b[23]_add_29_OUT> created at line 0.
    Found 57-bit adder for signal <n5761> created at line 0.
    Found 57-bit adder for signal <GND_14_o_b[23]_add_31_OUT> created at line 0.
    Found 56-bit adder for signal <n5765> created at line 0.
    Found 56-bit adder for signal <GND_14_o_b[23]_add_33_OUT> created at line 0.
    Found 55-bit adder for signal <n5769> created at line 0.
    Found 55-bit adder for signal <GND_14_o_b[23]_add_35_OUT> created at line 0.
    Found 54-bit adder for signal <n5773> created at line 0.
    Found 54-bit adder for signal <GND_14_o_b[23]_add_37_OUT> created at line 0.
    Found 53-bit adder for signal <n5777> created at line 0.
    Found 53-bit adder for signal <GND_14_o_b[23]_add_39_OUT> created at line 0.
    Found 52-bit adder for signal <n5781> created at line 0.
    Found 52-bit adder for signal <GND_14_o_b[23]_add_41_OUT> created at line 0.
    Found 51-bit adder for signal <n5785> created at line 0.
    Found 51-bit adder for signal <GND_14_o_b[23]_add_43_OUT> created at line 0.
    Found 50-bit adder for signal <n5789> created at line 0.
    Found 50-bit adder for signal <GND_14_o_b[23]_add_45_OUT> created at line 0.
    Found 49-bit adder for signal <n5793> created at line 0.
    Found 49-bit adder for signal <GND_14_o_b[23]_add_47_OUT> created at line 0.
    Found 48-bit adder for signal <n5797> created at line 0.
    Found 48-bit adder for signal <a[47]_b[23]_add_49_OUT> created at line 0.
    Found 48-bit adder for signal <n5801> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_51_OUT> created at line 0.
    Found 48-bit adder for signal <n5805> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_53_OUT> created at line 0.
    Found 48-bit adder for signal <n5809> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_55_OUT> created at line 0.
    Found 48-bit adder for signal <n5813> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_57_OUT> created at line 0.
    Found 48-bit adder for signal <n5817> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_59_OUT> created at line 0.
    Found 48-bit adder for signal <n5821> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_61_OUT> created at line 0.
    Found 48-bit adder for signal <n5825> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_63_OUT> created at line 0.
    Found 48-bit adder for signal <n5829> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_65_OUT> created at line 0.
    Found 48-bit adder for signal <n5833> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_67_OUT> created at line 0.
    Found 48-bit adder for signal <n5837> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_69_OUT> created at line 0.
    Found 48-bit adder for signal <n5841> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_71_OUT> created at line 0.
    Found 48-bit adder for signal <n5845> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_73_OUT> created at line 0.
    Found 48-bit adder for signal <n5849> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_75_OUT> created at line 0.
    Found 48-bit adder for signal <n5853> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_77_OUT> created at line 0.
    Found 48-bit adder for signal <n5857> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_79_OUT> created at line 0.
    Found 48-bit adder for signal <n5861> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_81_OUT> created at line 0.
    Found 48-bit adder for signal <n5865> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_83_OUT> created at line 0.
    Found 48-bit adder for signal <n5869> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_85_OUT> created at line 0.
    Found 48-bit adder for signal <n5873> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_87_OUT> created at line 0.
    Found 48-bit adder for signal <n5877> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_89_OUT> created at line 0.
    Found 48-bit adder for signal <n5881> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_91_OUT[47:0]> created at line 0.
    Found 48-bit adder for signal <n5885> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_93_OUT[47:0]> created at line 0.
    Found 48-bit adder for signal <n5889> created at line 0.
    Found 48-bit adder for signal <a[47]_GND_14_o_add_95_OUT[47:0]> created at line 0.
    Found 72-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 71-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 70-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 69-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 68-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 67-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 66-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 65-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 64-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0033> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0034> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0035> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0036> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0037> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0038> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0039> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0040> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0041> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0042> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0043> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0044> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0045> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0046> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0047> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0048> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0049> created at line 0
    Summary:
	inferred  96 Adder/Subtractor(s).
	inferred  49 Comparator(s).
	inferred 2163 Multiplexer(s).
Unit <div_48u_24u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FPA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPA, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FPA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3
#      GND                         : 1
#      LUT2                        : 1
#      VCC                         : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                    1  out of   9112     0%  
    Number used as Logic:                 1  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      1
   Number with an unused Flip Flop:       1  out of      1   100%  
   Number with an unused LUT:             0  out of      1     0%  
   Number of fully used LUT-FF pairs:     0  out of      1     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 5.362ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Delay:               5.362ns (Levels of Logic = 3)
  Source:            pin_1 (PAD)
  Destination:       seg<6> (PAD)

  Data Path: pin_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  pin_1_IBUF (pin_1_IBUF)
     LUT2:I0->O            4   0.203   0.683  Mxor_xor_output_xo<0>1 (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      5.362ns (3.996ns logic, 1.366ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.50 secs
 
--> 

Total memory usage is 4516692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :    5 (   0 filtered)

