Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Jan  7 09:36:55 2021
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.881        0.000                      0                  532        0.036        0.000                      0                  532        4.500        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.881        0.000                      0                  532        0.036        0.000                      0                  532        4.500        0.000                       0                   309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 1.666ns (27.724%)  route 4.343ns (72.276%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.636     5.157    fdc/CLK
    SLICE_X62Y40         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  fdc/p2_pokemon_cur_hp_reg[0]/Q
                         net (fo=11, routed)          1.062     6.675    fdc/lights_OBUF[5]
    SLICE_X63Y41         LUT4 (Prop_lut4_I1_O)        0.152     6.827 f  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.499     7.327    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X64Y43         LUT5 (Prop_lut5_I0_O)        0.326     7.653 f  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           0.814     8.467    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I2_O)        0.152     8.619 r  fdc/FSM_sequential_cur_fight_state[2]_i_3/O
                         net (fo=2, routed)           0.800     9.419    fdc/FSM_sequential_cur_fight_state[2]_i_3_n_0
    SLICE_X58Y44         LUT5 (Prop_lut5_I1_O)        0.332     9.751 r  fdc/cur_option_state[2]_i_8/O
                         net (fo=1, routed)           0.635    10.387    fdc/state_last/cur_option_state_reg[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.511 r  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.532    11.042    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.166 r  fdc/state_last/cur_option_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.166    fdc/state_last_n_4
    SLICE_X57Y43         FDSE                                         r  fdc/cur_option_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.453    14.794    fdc/CLK
    SLICE_X57Y43         FDSE                                         r  fdc/cur_option_state_reg[0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y43         FDSE (Setup_fdse_C_D)        0.029    15.048    fdc/cur_option_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 1.666ns (27.669%)  route 4.355ns (72.331%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.636     5.157    fdc/CLK
    SLICE_X62Y40         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     5.613 f  fdc/p2_pokemon_cur_hp_reg[0]/Q
                         net (fo=11, routed)          1.062     6.675    fdc/lights_OBUF[5]
    SLICE_X63Y41         LUT4 (Prop_lut4_I1_O)        0.152     6.827 r  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.499     7.327    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X64Y43         LUT5 (Prop_lut5_I0_O)        0.326     7.653 r  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           0.814     8.467    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I2_O)        0.152     8.619 f  fdc/FSM_sequential_cur_fight_state[2]_i_3/O
                         net (fo=2, routed)           0.800     9.419    fdc/FSM_sequential_cur_fight_state[2]_i_3_n_0
    SLICE_X58Y44         LUT5 (Prop_lut5_I1_O)        0.332     9.751 f  fdc/cur_option_state[2]_i_8/O
                         net (fo=1, routed)           0.635    10.387    fdc/state_last/cur_option_state_reg[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.544    11.054    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I1_O)        0.124    11.178 r  fdc/state_last/cur_option_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.178    fdc/state_last_n_3
    SLICE_X58Y42         FDRE                                         r  fdc/cur_option_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.517    14.858    fdc/CLK
    SLICE_X58Y42         FDRE                                         r  fdc/cur_option_state_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y42         FDRE (Setup_fdre_C_D)        0.029    15.112    fdc/cur_option_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.666ns (27.683%)  route 4.352ns (72.317%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.636     5.157    fdc/CLK
    SLICE_X62Y40         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     5.613 f  fdc/p2_pokemon_cur_hp_reg[0]/Q
                         net (fo=11, routed)          1.062     6.675    fdc/lights_OBUF[5]
    SLICE_X63Y41         LUT4 (Prop_lut4_I1_O)        0.152     6.827 r  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.499     7.327    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X64Y43         LUT5 (Prop_lut5_I0_O)        0.326     7.653 r  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           0.814     8.467    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I2_O)        0.152     8.619 f  fdc/FSM_sequential_cur_fight_state[2]_i_3/O
                         net (fo=2, routed)           0.800     9.419    fdc/FSM_sequential_cur_fight_state[2]_i_3_n_0
    SLICE_X58Y44         LUT5 (Prop_lut5_I1_O)        0.332     9.751 f  fdc/cur_option_state[2]_i_8/O
                         net (fo=1, routed)           0.635    10.387    fdc/state_last/cur_option_state_reg[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.511 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.541    11.051    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I1_O)        0.124    11.175 r  fdc/state_last/cur_option_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.175    fdc/state_last_n_2
    SLICE_X58Y42         FDRE                                         r  fdc/cur_option_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.517    14.858    fdc/CLK
    SLICE_X58Y42         FDRE                                         r  fdc/cur_option_state_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y42         FDRE (Setup_fdre_C_D)        0.031    15.114    fdc/cur_option_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.770ns (29.909%)  route 4.148ns (70.091%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.158    fdc/hpReduceTime/CLK
    SLICE_X61Y46         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.419     5.577 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.007     6.584    fdc/hpReduceTime/count[1]
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.299     6.883 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.706     7.590    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.120     7.710 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.317     8.027    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.327     8.354 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.446     8.799    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.923 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.172    10.095    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.154    10.249 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.500    10.749    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.327    11.076 r  fdc/hpReduceTime/p2_pokemon_cur_hp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.076    fdc/hpReduceTime_n_7
    SLICE_X62Y40         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.517    14.858    fdc/CLK
    SLICE_X62Y40         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y40         FDRE (Setup_fdre_C_D)        0.029    15.112    fdc/p2_pokemon_cur_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.770ns (29.941%)  route 4.142ns (70.059%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.158    fdc/hpReduceTime/CLK
    SLICE_X61Y46         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.419     5.577 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.007     6.584    fdc/hpReduceTime/count[1]
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.299     6.883 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.706     7.590    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.120     7.710 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.317     8.027    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.327     8.354 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.446     8.799    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.923 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.172    10.095    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.154    10.249 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.494    10.743    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I5_O)        0.327    11.070 r  fdc/hpReduceTime/p2_pokemon_cur_hp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.070    fdc/hpReduceTime_n_4
    SLICE_X62Y41         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.518    14.859    fdc/CLK
    SLICE_X62Y41         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y41         FDRE (Setup_fdre_C_D)        0.031    15.115    fdc/p2_pokemon_cur_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.770ns (29.977%)  route 4.135ns (70.023%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.158    fdc/hpReduceTime/CLK
    SLICE_X61Y46         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.419     5.577 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.007     6.584    fdc/hpReduceTime/count[1]
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.299     6.883 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.706     7.590    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.120     7.710 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.317     8.027    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.327     8.354 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.446     8.799    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.923 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.172    10.095    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.154    10.249 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.487    10.736    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I1_O)        0.327    11.063 r  fdc/hpReduceTime/p2_pokemon_cur_hp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.063    fdc/hpReduceTime_n_5
    SLICE_X62Y41         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.518    14.859    fdc/CLK
    SLICE_X62Y41         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y41         FDRE (Setup_fdre_C_D)        0.031    15.115    fdc/p2_pokemon_cur_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.770ns (29.997%)  route 4.131ns (70.003%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.158    fdc/hpReduceTime/CLK
    SLICE_X61Y46         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.419     5.577 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.007     6.584    fdc/hpReduceTime/count[1]
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.299     6.883 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.706     7.590    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.120     7.710 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.317     8.027    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.327     8.354 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.446     8.799    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.923 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.172    10.095    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.154    10.249 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.483    10.732    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.327    11.059 r  fdc/hpReduceTime/p2_pokemon_cur_hp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.059    fdc/hpReduceTime_n_6
    SLICE_X62Y41         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.518    14.859    fdc/CLK
    SLICE_X62Y41         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y41         FDRE (Setup_fdre_C_D)        0.029    15.113    fdc/p2_pokemon_cur_hp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.770ns (30.138%)  route 4.103ns (69.862%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.158    fdc/hpReduceTime/CLK
    SLICE_X61Y46         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.419     5.577 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.007     6.584    fdc/hpReduceTime/count[1]
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.299     6.883 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.706     7.590    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.120     7.710 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.317     8.027    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.327     8.354 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.446     8.799    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.923 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.172    10.095    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.154    10.249 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.455    10.704    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.327    11.031 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.031    fdc/hpReduceTime_n_3
    SLICE_X63Y43         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.519    14.860    fdc/CLK
    SLICE_X63Y43         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[4]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)        0.029    15.114    fdc/p2_pokemon_cur_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.767ns (30.094%)  route 4.105ns (69.906%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.158    fdc/hpReduceTime/CLK
    SLICE_X61Y46         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.419     5.577 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.007     6.584    fdc/hpReduceTime/count[1]
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.299     6.883 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.706     7.590    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.120     7.710 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.317     8.027    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.327     8.354 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.446     8.799    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.923 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.172    10.095    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.152    10.247 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.457    10.704    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X59Y41         LUT4 (Prop_lut4_I2_O)        0.326    11.030 r  fdc/hpReduceTime/p1_pokemon_cur_hp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.030    fdc/hpReduceTime_n_15
    SLICE_X59Y41         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.517    14.858    fdc/CLK
    SLICE_X59Y41         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y41         FDRE (Setup_fdre_C_D)        0.032    15.129    fdc/p1_pokemon_cur_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 1.767ns (30.757%)  route 3.978ns (69.243%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.158    fdc/hpReduceTime/CLK
    SLICE_X61Y46         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.419     5.577 r  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           1.007     6.584    fdc/hpReduceTime/count[1]
    SLICE_X61Y47         LUT6 (Prop_lut6_I0_O)        0.299     6.883 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.706     7.590    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.120     7.710 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.317     8.027    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.327     8.354 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.446     8.799    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.923 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           1.172    10.095    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.152    10.247 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.330    10.577    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.326    10.903 r  fdc/hpReduceTime/p1_pokemon_cur_hp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.903    fdc/hpReduceTime_n_12
    SLICE_X59Y41         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.517    14.858    fdc/CLK
    SLICE_X59Y41         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y41         FDRE (Setup_fdre_C_D)        0.029    15.126    fdc/p1_pokemon_cur_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  4.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.980%)  route 0.210ns (53.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.450    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y49         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.210     1.801    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X49Y50         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.834     1.962    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y50         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.092     1.810    key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.627%)  route 0.213ns (53.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.450    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y49         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.213     1.804    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X49Y50         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.834     1.962    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y50         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.092     1.810    key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.565     1.448    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.078     1.667    key_de/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.712 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.712    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X46Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.835     1.962    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.120     1.581    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/err_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.340%)  route 0.312ns (62.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.565     1.448    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y50         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.589 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.312     1.901    key_de/inst/inst/Ps2Interface_i/state_next1
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.946 r  key_de/inst/inst/Ps2Interface_i/err_i_1/O
                         net (fo=1, routed)           0.000     1.946    key_de/inst/inst/Ps2Interface_i/err_next
    SLICE_X48Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.837     1.964    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/err_reg/C
                         clock pessimism             -0.244     1.720    
    SLICE_X48Y48         FDCE (Hold_fdce_C_D)         0.092     1.812    key_de/inst/inst/Ps2Interface_i/err_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.065%)  route 0.316ns (62.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.565     1.448    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y50         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.316     1.905    key_de/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.950 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.950    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X49Y49         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.837     1.964    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y49         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.244     1.720    
    SLICE_X49Y49         FDPE (Hold_fdpe_C_D)         0.092     1.812    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cdc/p1_pokemon_hp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.476    cdc/CLK
    SLICE_X61Y41         FDRE                                         r  cdc/p1_pokemon_hp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cdc/p1_pokemon_hp_reg[2]/Q
                         net (fo=1, routed)           0.087     1.704    fdc/hpReduceTime/p1_pokemon_cur_hp_reg[7]_2[1]
    SLICE_X60Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  fdc/hpReduceTime/p1_pokemon_cur_hp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.749    fdc/hpReduceTime_n_13
    SLICE_X60Y41         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.863     1.990    fdc/CLK
    SLICE_X60Y41         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[2]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y41         FDRE (Hold_fdre_C_D)         0.120     1.609    fdc/p1_pokemon_cur_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.762%)  route 0.126ns (47.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.450    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.126     1.717    key_de/inst/inst/rx_data[0]
    SLICE_X51Y46         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.837     1.964    key_de/inst/inst/clk
    SLICE_X51Y46         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.070     1.556    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.565%)  route 0.127ns (47.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.450    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.127     1.718    key_de/inst/inst/rx_data[2]
    SLICE_X51Y46         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.837     1.964    key_de/inst/inst/clk
    SLICE_X51Y46         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.070     1.556    key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cdc/p2_pokemon_hp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.496%)  route 0.116ns (38.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.476    cdc/CLK
    SLICE_X61Y41         FDRE                                         r  cdc/p2_pokemon_hp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cdc/p2_pokemon_hp_reg[5]/Q
                         net (fo=1, routed)           0.116     1.734    fdc/hpReduceTime/p2_pokemon_cur_hp_reg[7][4]
    SLICE_X62Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  fdc/hpReduceTime/p2_pokemon_cur_hp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.779    fdc/hpReduceTime_n_2
    SLICE_X62Y41         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.865     1.992    fdc/CLK
    SLICE_X62Y41         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[5]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.092     1.606    fdc/p2_pokemon_cur_hp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.565     1.448    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y50         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.103     1.692    key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.737 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.737    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X48Y50         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.834     1.962    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y50         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.501     1.461    
    SLICE_X48Y50         FDPE (Hold_fdpe_C_D)         0.092     1.553    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y39   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y41   cdc/FSM_sequential_p1_pokemon_id_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   cdc/FSM_sequential_p1_pokemon_id_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y42   cdc/p1_pokemon_hp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y41   cdc/p1_pokemon_hp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y42   cdc/p1_pokemon_hp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y42   cdc/p1_pokemon_hp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y40   fdc/endingTime/count_reg[38]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y40   fdc/endingTime/count_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   fdc/endingTime/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   fdc/endingTime/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   fdc/endingTime/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   fdc/endingTime/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   fdc/endingTime/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   fdc/endingTime/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   fdc/endingTime/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y39   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y40   fdc/endingTime/count_reg[38]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y40   fdc/endingTime/count_reg[39]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   fdc/p2_pokemon_cur_hp_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   fdc/target_p1_pokemon_hp_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   fdc/target_p1_pokemon_hp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   fdc/target_p1_pokemon_hp_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y43   fdc/target_p1_pokemon_hp_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C



