#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct  5 01:00:59 2018
# Process ID: 22284
# Current directory: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartB/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/partb/xsim_script.tcl}
# Log file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartB/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartB/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/partb/xsim_script.tcl
# xsim {partb} -autoloadwcfg -tclbatch {partb.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source partb.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 27 [n/a] @ "125000"
// RTL Simulation : 1 / 27 [n/a] @ "953645000"
// RTL Simulation : 2 / 27 [n/a] @ "1011715000"
// RTL Simulation : 3 / 27 [n/a] @ "2773305000"
// RTL Simulation : 4 / 27 [n/a] @ "2951915000"
// RTL Simulation : 5 / 27 [n/a] @ "2957915000"
// RTL Simulation : 6 / 27 [n/a] @ "3292295000"
// RTL Simulation : 7 / 27 [n/a] @ "4945105000"
// RTL Simulation : 8 / 27 [n/a] @ "5050165000"
// RTL Simulation : 9 / 27 [n/a] @ "8099725000"
// RTL Simulation : 10 / 27 [n/a] @ "8139755000"
// RTL Simulation : 11 / 27 [n/a] @ "8141655000"
// RTL Simulation : 12 / 27 [n/a] @ "8216095000"
// RTL Simulation : 13 / 27 [n/a] @ "8220865000"
// RTL Simulation : 14 / 27 [n/a] @ "8221125000"
// RTL Simulation : 15 / 27 [n/a] @ "8229965000"
// RTL Simulation : 16 / 27 [n/a] @ "8301815000"
// RTL Simulation : 17 / 27 [n/a] @ "8305195000"
// RTL Simulation : 18 / 27 [n/a] @ "8438835000"
// RTL Simulation : 19 / 27 [n/a] @ "10216705000"
// RTL Simulation : 20 / 27 [n/a] @ "10325465000"
// RTL Simulation : 21 / 27 [n/a] @ "13609605000"
// RTL Simulation : 22 / 27 [n/a] @ "13945095000"
// RTL Simulation : 23 / 27 [n/a] @ "13956275000"
// RTL Simulation : 24 / 27 [n/a] @ "14584435000"
// RTL Simulation : 25 / 27 [n/a] @ "17663965000"
// RTL Simulation : 26 / 27 [n/a] @ "17860785000"
// RTL Simulation : 27 / 27 [n/a] @ "23541785000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 23541825 ns : File "C:/Users/Patel/Downloads/ECE527/exp/MP3/PartB/solution1/sim/verilog/partb.autotb.v" Line 679
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 213.207 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct  5 01:02:00 2018...
