m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/IC_design/Verilog/vga
T_opt
!s110 1718792215
VM5Ui8GEBKSUI]KX<X:eaI2
Z1 04 6 4 work tb_add fast 0
=1-c85b76c4451a-6672b017-2f2-47b0
Z2 o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.5;63
R0
T_opt1
!s110 1718793407
V8ncNBllR^mc:zV_JlLS<a1
R1
=1-c85b76c4451a-6672b4bf-29e-3f78
R2
R3
n@_opt1
R4
vexecution
Z5 !s110 1718793392
!i10b 1
!s100 Gl2g3OnQ7X6nD]UI>QHBT1
I=_[QI;ZS=OJQa]l<TRoWz1
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 dE:/IC_design/RISCV_3_stage_CPU/modelsim_project
w1718707303
8E:/IC_design/RISCV_3_stage_CPU/rtl/execution.v
FE:/IC_design/RISCV_3_stage_CPU/rtl/execution.v
L0 3
Z8 OL;L;10.5;63
r1
!s85 0
31
Z9 !s108 1718793392.000000
!s107 E:\IC_design\RISCV_3_stage_CPU\rtl\defines.v|E:/IC_design/RISCV_3_stage_CPU/rtl/execution.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/rtl/execution.v|
!i113 0
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vid_ex
R5
!i10b 1
!s100 Fk[Fij[gNVd5fH3c7621k3
IzVkVi2eWKc2^APQ>:jSJG2
R6
R7
w1718697594
8E:/IC_design/RISCV_3_stage_CPU/rtl/id_ex.v
FE:/IC_design/RISCV_3_stage_CPU/rtl/id_ex.v
L0 1
R8
r1
!s85 0
31
R9
!s107 E:/IC_design/RISCV_3_stage_CPU/rtl/id_ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/rtl/id_ex.v|
!i113 0
R10
R3
vif_id
R5
!i10b 1
!s100 <Zg<F21Dg26=IM8FKa>041
IhEL<JP;:^1EK^R3U?LCFK3
R6
R7
w1718739986
8E:/IC_design/RISCV_3_stage_CPU/rtl/if_id.v
FE:/IC_design/RISCV_3_stage_CPU/rtl/if_id.v
L0 3
R8
r1
!s85 0
31
R9
!s107 E:\IC_design\RISCV_3_stage_CPU\rtl\defines.v|E:/IC_design/RISCV_3_stage_CPU/rtl/if_id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/rtl/if_id.v|
!i113 0
R10
R3
vinstruction_decode
R5
!i10b 1
!s100 LGU]aNizDFG@2OnMeaE412
ISoSZHJA9aYGC1NVPbgRLd3
R6
R7
w1718728359
8E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_decode.v
FE:/IC_design/RISCV_3_stage_CPU/rtl/instruction_decode.v
L0 3
R8
r1
!s85 0
31
R9
!s107 E:\IC_design\RISCV_3_stage_CPU\rtl\defines.v|E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_decode.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_decode.v|
!i113 0
R10
R3
vinstruction_delay
Z11 !s110 1718793393
!i10b 1
!s100 Cja=Kkz=:>6>eNTmhhEc>2
IZSRDzD=THcT[@MdXLzX6@2
R6
R7
w1718723739
8E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_delay.v
FE:/IC_design/RISCV_3_stage_CPU/rtl/instruction_delay.v
L0 1
R8
r1
!s85 0
31
Z12 !s108 1718793393.000000
!s107 E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_delay.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_delay.v|
!i113 0
R10
R3
vinstruction_fetch
R11
!i10b 1
!s100 6cV>OkQ=V8PFjzEnUh=GK2
I7QV`b0[i=jE29[]na`4W73
R6
R7
w1718739233
8E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_fetch.v
FE:/IC_design/RISCV_3_stage_CPU/rtl/instruction_fetch.v
L0 1
R8
r1
!s85 0
31
R12
!s107 E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_fetch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_fetch.v|
!i113 0
R10
R3
vopen_risc_v
R11
!i10b 1
!s100 ;48mhQD1`fzR;]zAfEDE10
I1dnjbF0_30P8PVMhgMO>:3
R6
R7
w1718789411
8E:/IC_design/RISCV_3_stage_CPU/modelsim_project/open_risc_v.v
FE:/IC_design/RISCV_3_stage_CPU/modelsim_project/open_risc_v.v
L0 1
R8
r1
!s85 0
31
R12
!s107 E:/IC_design/RISCV_3_stage_CPU/modelsim_project/open_risc_v.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/modelsim_project/open_risc_v.v|
!i113 0
R10
R3
vprogram_counter
R11
!i10b 1
!s100 Ga0=::oSBjO4:IOfJ08Sh2
I2F;Zo8J>UMAXDnE7akDl>2
R6
R7
w1718738654
8E:/IC_design/RISCV_3_stage_CPU/rtl/program_counter.v
FE:/IC_design/RISCV_3_stage_CPU/rtl/program_counter.v
L0 1
R8
r1
!s85 0
31
R12
!s107 E:/IC_design/RISCV_3_stage_CPU/rtl/program_counter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/rtl/program_counter.v|
!i113 0
R10
R3
vregister_file
R5
!i10b 1
!s100 Xd1hzGLaHRB5kXX`kWKaH0
IbNW72hBgB8Olm>_3@RDa>0
R6
R7
w1718701795
8E:/IC_design/RISCV_3_stage_CPU/rtl/register_file.v
FE:/IC_design/RISCV_3_stage_CPU/rtl/register_file.v
L0 1
R8
r1
!s85 0
31
!s108 1718793391.000000
!s107 E:/IC_design/RISCV_3_stage_CPU/rtl/register_file.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/rtl/register_file.v|
!i113 0
R10
R3
vtb_add
R11
!i10b 1
!s100 iWEEM0hHHXiog<Zb49Qkk1
IG2WM0hhon@J6oYBiLN?kG2
R6
R7
w1718788868
8E:/IC_design/RISCV_3_stage_CPU/modelsim_project/tb_add.v
FE:/IC_design/RISCV_3_stage_CPU/modelsim_project/tb_add.v
L0 3
R8
r1
!s85 0
31
R12
!s107 E:/IC_design/RISCV_3_stage_CPU/modelsim_project/tb_add.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/RISCV_3_stage_CPU/modelsim_project/tb_add.v|
!i113 0
R10
R3
