// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs___rs_hs_pipeline_aux_split_aux_1 #(
    parameter DATA_WIDTH                      = 32,
    parameter DEPTH                           = 24,
    parameter PIPELINE_READY_IN_HEAD          = 1,
    parameter PIPELINE_VALID_AND_DATA_IN_HEAD = 0,
    parameter BODY_LEVEL                      = 2,
    parameter EXTRA_PIPELINE_BEFORE_TAIL      = 0,
    parameter MEM_STYLE                       = 0,
    parameter __HEAD_REGION                   = "",
    parameter __BODY_0_REGION                 = "",
    parameter __BODY_1_REGION                 = "",
    parameter __BODY_2_REGION                 = "",
    parameter __BODY_3_REGION                 = "",
    parameter __BODY_4_REGION                 = "",
    parameter __BODY_5_REGION                 = "",
    parameter __BODY_6_REGION                 = "",
    parameter __BODY_7_REGION                 = "",
    parameter __BODY_8_REGION                 = "",
    parameter __TAIL_REGION                   = "",
    parameter GRACE_PERIOD                    = BODY_LEVEL * 2 + PIPELINE_READY_IN_HEAD + PIPELINE_VALID_AND_DATA_IN_HEAD + EXTRA_PIPELINE_BEFORE_TAIL * 2,
    parameter REAL_DEPTH                      = GRACE_PERIOD + DEPTH + 4,
    parameter REAL_ADDR_WIDTH                 = $clog2 ( REAL_DEPTH )
) (
    output wire RS_HS_PP_BODY_0_clk,
    output wire RS_HS_PP_BODY_1_clk,
    output wire RS_HS_PP_BODY_2_clk,
    output wire RS_HS_PP_BODY_3_clk,
    output wire RS_HS_PP_BODY_4_clk,
    output wire RS_HS_PP_BODY_5_clk,
    output wire RS_HS_PP_BODY_6_clk,
    output wire RS_HS_PP_BODY_7_clk,
    output wire RS_HS_PP_BODY_8_clk,
    output wire RS_HS_PP_HEAD_GATE_clk,
    output wire RS_HS_PP_HEAD_clk,
    output wire RS_HS_PP_TAIL_GATE_clk,
    output wire RS_HS_PP_TAIL_clk,
    input wire  clk
);
assign RS_HS_PP_BODY_0_clk = clk;
assign RS_HS_PP_BODY_1_clk = clk;
assign RS_HS_PP_BODY_2_clk = clk;
assign RS_HS_PP_BODY_3_clk = clk;
assign RS_HS_PP_BODY_4_clk = clk;
assign RS_HS_PP_BODY_5_clk = clk;
assign RS_HS_PP_BODY_6_clk = clk;
assign RS_HS_PP_BODY_7_clk = clk;
assign RS_HS_PP_BODY_8_clk = clk;
assign RS_HS_PP_HEAD_GATE_clk = clk;
assign RS_HS_PP_HEAD_clk = clk;
assign RS_HS_PP_TAIL_GATE_clk = clk;
assign RS_HS_PP_TAIL_clk = clk;
endmodule
