// Seed: 3724924020
`timescale 1 ps / 1 ps
module module_0;
  always @(1) begin
    id_0 <= 1;
  end
  assign id_1 = 1;
  always @(posedge id_1) begin
    id_1 <= 1;
    if (id_1) id_1 = id_1;
    else id_1 <= id_1;
  end
endmodule : id_2
