
ECSE_444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2f4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad0  0800c4b4  0800c4b4  0000d4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf84  0800cf84  0000e0ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cf84  0800cf84  0000df84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf8c  0800cf8c  0000e0ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf8c  0800cf8c  0000df8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cf90  0800cf90  0000df90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  0800cf94  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ee0  200000ac  0800d040  0000e0ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f8c  0800d040  0000ef8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e0ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024d78  00000000  00000000  0000e0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047de  00000000  00000000  00032e54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c58  00000000  00000000  00037638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015f0  00000000  00000000  00039290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f93d  00000000  00000000  0003a880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000225aa  00000000  00000000  0006a1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011bd1f  00000000  00000000  0008c767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001a8486  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000818c  00000000  00000000  001a8540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001b06cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  001b0740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001b083a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200000ac 	.word	0x200000ac
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800c49c 	.word	0x0800c49c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200000b0 	.word	0x200000b0
 80001fc:	0800c49c 	.word	0x0800c49c

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <transmit_char>:
/**
 * Transmission and reception macros
 */

#ifndef USE_ITM
	static void transmit_char(char ch){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Transmit(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000606:	1df9      	adds	r1, r7, #7
 8000608:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800060c:	2201      	movs	r2, #1
 800060e:	4803      	ldr	r0, [pc, #12]	@ (800061c <transmit_char+0x20>)
 8000610:	f009 fe1c 	bl	800a24c <HAL_UART_Transmit>
	}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000328 	.word	0x20000328

08000620 <receive_char>:
	static char receive_char(){
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
		char ch;
		HAL_UART_Receive(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000626:	1df9      	adds	r1, r7, #7
 8000628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800062c:	2201      	movs	r2, #1
 800062e:	4804      	ldr	r0, [pc, #16]	@ (8000640 <receive_char+0x20>)
 8000630:	f009 fe9a 	bl	800a368 <HAL_UART_Receive>
		return ch;
 8000634:	79fb      	ldrb	r3, [r7, #7]
	}
 8000636:	4618      	mov	r0, r3
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000328 	.word	0x20000328

08000644 <__io_putchar>:
/**
 * @brief PUTCHAR_PROTOTYPE function, called from printf
 * @param ch 	: Char to be written to console
 * @return
 */
PUTCHAR_PROTOTYPE{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]

	transmit_char((char) ch);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff ffd3 	bl	80005fc <transmit_char>

	return 0;
 8000656:	2300      	movs	r3, #0
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <__io_getchar>:
/**
 * @brief GETCHAR_PROTOTYPE function, called from scanf
 * @return read out character
 */
GETCHAR_PROTOTYPE{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
	char ch;

	ch = receive_char();
 8000666:	f7ff ffdb 	bl	8000620 <receive_char>
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
	transmit_char(ch);
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ffc3 	bl	80005fc <transmit_char>

	return (int)ch;
 8000676:	79fb      	ldrb	r3, [r7, #7]
}
 8000678:	4618      	mov	r0, r3
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <getDistance>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t getDistance(uint32_t time) {
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	float speed_of_sound = 0.0343f; // in centimeters per microsecond
 8000688:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <getDistance+0x48>)
 800068a:	60fb      	str	r3, [r7, #12]
	uint16_t distance = ((float)time * speed_of_sound) / 2.0f + 0.5f; // divide by 2 due to round trip, +0.5f to round to nearest int
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	ee07 3a90 	vmov	s15, r3
 8000692:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000696:	edd7 7a03 	vldr	s15, [r7, #12]
 800069a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800069e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80006a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006a6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80006aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006b2:	ee17 3a90 	vmov	r3, s15
 80006b6:	817b      	strh	r3, [r7, #10]
	return distance;
 80006b8:	897b      	ldrh	r3, [r7, #10]
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3714      	adds	r7, #20
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	3d0c7e28 	.word	0x3d0c7e28

080006cc <WIFI_Init_main>:

static void WIFI_Init_main(){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0

	hwifi.handle = &hspi3;
 80006d0:	4b13      	ldr	r3, [pc, #76]	@ (8000720 <WIFI_Init_main+0x54>)
 80006d2:	4a14      	ldr	r2, [pc, #80]	@ (8000724 <WIFI_Init_main+0x58>)
 80006d4:	601a      	str	r2, [r3, #0]
	hwifi.ssid = ssid;
 80006d6:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <WIFI_Init_main+0x54>)
 80006d8:	4a13      	ldr	r2, [pc, #76]	@ (8000728 <WIFI_Init_main+0x5c>)
 80006da:	605a      	str	r2, [r3, #4]
	hwifi.passphrase = passphrase;
 80006dc:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <WIFI_Init_main+0x54>)
 80006de:	4a13      	ldr	r2, [pc, #76]	@ (800072c <WIFI_Init_main+0x60>)
 80006e0:	609a      	str	r2, [r3, #8]
	hwifi.securityType = WPA_MIXED;
 80006e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <WIFI_Init_main+0x54>)
 80006e4:	2203      	movs	r2, #3
 80006e6:	731a      	strb	r2, [r3, #12]
	hwifi.DHCP = SET;
 80006e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <WIFI_Init_main+0x54>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	735a      	strb	r2, [r3, #13]
	hwifi.ipStatus = IP_V4;
 80006ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <WIFI_Init_main+0x54>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	739a      	strb	r2, [r3, #14]
	hwifi.transportProtocol = WIFI_TCP_PROTOCOL;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <WIFI_Init_main+0x54>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	73da      	strb	r2, [r3, #15]
	hwifi.port = 8080;
 80006fa:	4b09      	ldr	r3, [pc, #36]	@ (8000720 <WIFI_Init_main+0x54>)
 80006fc:	f641 7290 	movw	r2, #8080	@ 0x1f90
 8000700:	821a      	strh	r2, [r3, #16]
	snprintf(hwifi.remoteIpAddress, sizeof(hwifi.remoteIpAddress), "%s", remoteIpAddress);
 8000702:	4b0b      	ldr	r3, [pc, #44]	@ (8000730 <WIFI_Init_main+0x64>)
 8000704:	4a0b      	ldr	r2, [pc, #44]	@ (8000734 <WIFI_Init_main+0x68>)
 8000706:	2120      	movs	r1, #32
 8000708:	480b      	ldr	r0, [pc, #44]	@ (8000738 <WIFI_Init_main+0x6c>)
 800070a:	f00a fd5b 	bl	800b1c4 <sniprintf>
	hwifi.remotePort = 8080;
 800070e:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <WIFI_Init_main+0x54>)
 8000710:	f641 7290 	movw	r2, #8080	@ 0x1f90
 8000714:	825a      	strh	r2, [r3, #18]

	WIFI_Init(&hwifi);
 8000716:	4802      	ldr	r0, [pc, #8]	@ (8000720 <WIFI_Init_main+0x54>)
 8000718:	f002 f8ca 	bl	80028b0 <WIFI_Init>
}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	2000043c 	.word	0x2000043c
 8000724:	200001e0 	.word	0x200001e0
 8000728:	20000008 	.word	0x20000008
 800072c:	20000014 	.word	0x20000014
 8000730:	20000024 	.word	0x20000024
 8000734:	0800c4b4 	.word	0x0800c4b4
 8000738:	20000461 	.word	0x20000461

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b08e      	sub	sp, #56	@ 0x38
 8000740:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000742:	f002 fc9b 	bl	800307c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000746:	f000 f9e5 	bl	8000b14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800074a:	f000 fcf5 	bl	8001138 <MX_GPIO_Init>
  MX_DMA_Init();
 800074e:	f000 fcc9 	bl	80010e4 <MX_DMA_Init>
  MX_TIM3_Init();
 8000752:	f000 fbb5 	bl	8000ec0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000756:	f000 fc79 	bl	800104c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800075a:	f000 fb17 	bl	8000d8c <MX_TIM2_Init>
  MX_I2C2_Init();
 800075e:	f000 fa5f 	bl	8000c20 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8000762:	f000 fa9d 	bl	8000ca0 <MX_OCTOSPI1_Init>
  MX_SPI3_Init();
 8000766:	f000 fad3 	bl	8000d10 <MX_SPI3_Init>
  MX_DAC1_Init();
 800076a:	f000 fa25 	bl	8000bb8 <MX_DAC1_Init>
  MX_TIM4_Init();
 800076e:	f000 fc1f 	bl	8000fb0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000772:	2100      	movs	r1, #0
 8000774:	48af      	ldr	r0, [pc, #700]	@ (8000a34 <main+0x2f8>)
 8000776:	f008 f84d 	bl	8008814 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800077a:	2104      	movs	r1, #4
 800077c:	48ad      	ldr	r0, [pc, #692]	@ (8000a34 <main+0x2f8>)
 800077e:	f008 f945 	bl	8008a0c <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000782:	2108      	movs	r1, #8
 8000784:	48ac      	ldr	r0, [pc, #688]	@ (8000a38 <main+0x2fc>)
 8000786:	f007 fedd 	bl	8008544 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim4);
 800078a:	48ac      	ldr	r0, [pc, #688]	@ (8000a3c <main+0x300>)
 800078c:	f007 fe10 	bl	80083b0 <HAL_TIM_Base_Start>

  BSP_TSENSOR_Init();
 8000790:	f001 fbfe 	bl	8001f90 <BSP_TSENSOR_Init>
  BSP_QSPI_Init();
 8000794:	f000 ffb2 	bl	80016fc <BSP_QSPI_Init>

  sprintf(output, "Initializing\r\n");
 8000798:	49a9      	ldr	r1, [pc, #676]	@ (8000a40 <main+0x304>)
 800079a:	48aa      	ldr	r0, [pc, #680]	@ (8000a44 <main+0x308>)
 800079c:	f00a fd48 	bl	800b230 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007a0:	48a8      	ldr	r0, [pc, #672]	@ (8000a44 <main+0x308>)
 80007a2:	f7ff fd37 	bl	8000214 <strlen>
 80007a6:	4603      	mov	r3, r0
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007ae:	49a5      	ldr	r1, [pc, #660]	@ (8000a44 <main+0x308>)
 80007b0:	48a5      	ldr	r0, [pc, #660]	@ (8000a48 <main+0x30c>)
 80007b2:	f009 fd4b 	bl	800a24c <HAL_UART_Transmit>



  // WiFi
  WIFI_Init_main();
 80007b6:	f7ff ff89 	bl	80006cc <WIFI_Init_main>
  WIFI_StatusTypeDef status = WIFI_JoinNetwork(&hwifi);
 80007ba:	48a4      	ldr	r0, [pc, #656]	@ (8000a4c <main+0x310>)
 80007bc:	f002 f950 	bl	8002a60 <WIFI_JoinNetwork>
 80007c0:	4603      	mov	r3, r0
 80007c2:	75fb      	strb	r3, [r7, #23]
  if (status != WIFI_OK) {
 80007c4:	7dfb      	ldrb	r3, [r7, #23]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d010      	beq.n	80007ec <main+0xb0>
  	  sprintf(output, "Wi-Fi connection FAILED!\r\n");
 80007ca:	49a1      	ldr	r1, [pc, #644]	@ (8000a50 <main+0x314>)
 80007cc:	489d      	ldr	r0, [pc, #628]	@ (8000a44 <main+0x308>)
 80007ce:	f00a fd2f 	bl	800b230 <siprintf>
  	  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007d2:	489c      	ldr	r0, [pc, #624]	@ (8000a44 <main+0x308>)
 80007d4:	f7ff fd1e 	bl	8000214 <strlen>
 80007d8:	4603      	mov	r3, r0
 80007da:	b29a      	uxth	r2, r3
 80007dc:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007e0:	4998      	ldr	r1, [pc, #608]	@ (8000a44 <main+0x308>)
 80007e2:	4899      	ldr	r0, [pc, #612]	@ (8000a48 <main+0x30c>)
 80007e4:	f009 fd32 	bl	800a24c <HAL_UART_Transmit>
      while (1);
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <main+0xac>
  }
  sprintf(output, "Wi-Fi connected successfully!\r\n");
 80007ec:	4999      	ldr	r1, [pc, #612]	@ (8000a54 <main+0x318>)
 80007ee:	4895      	ldr	r0, [pc, #596]	@ (8000a44 <main+0x308>)
 80007f0:	f00a fd1e 	bl	800b230 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80007f4:	4893      	ldr	r0, [pc, #588]	@ (8000a44 <main+0x308>)
 80007f6:	f7ff fd0d 	bl	8000214 <strlen>
 80007fa:	4603      	mov	r3, r0
 80007fc:	b29a      	uxth	r2, r3
 80007fe:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000802:	4990      	ldr	r1, [pc, #576]	@ (8000a44 <main+0x308>)
 8000804:	4890      	ldr	r0, [pc, #576]	@ (8000a48 <main+0x30c>)
 8000806:	f009 fd21 	bl	800a24c <HAL_UART_Transmit>

  sprintf(output, "IP: %s\r\n", hwifi.ipAddress);
 800080a:	4a93      	ldr	r2, [pc, #588]	@ (8000a58 <main+0x31c>)
 800080c:	4993      	ldr	r1, [pc, #588]	@ (8000a5c <main+0x320>)
 800080e:	488d      	ldr	r0, [pc, #564]	@ (8000a44 <main+0x308>)
 8000810:	f00a fd0e 	bl	800b230 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)output, strlen(output), 1000);
 8000814:	488b      	ldr	r0, [pc, #556]	@ (8000a44 <main+0x308>)
 8000816:	f7ff fcfd 	bl	8000214 <strlen>
 800081a:	4603      	mov	r3, r0
 800081c:	b29a      	uxth	r2, r3
 800081e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000822:	4988      	ldr	r1, [pc, #544]	@ (8000a44 <main+0x308>)
 8000824:	4888      	ldr	r0, [pc, #544]	@ (8000a48 <main+0x30c>)
 8000826:	f009 fd11 	bl	800a24c <HAL_UART_Transmit>

  WIFI_SetupSocket(&hwifi);
 800082a:	4888      	ldr	r0, [pc, #544]	@ (8000a4c <main+0x310>)
 800082c:	f002 fa54 	bl	8002cd8 <WIFI_SetupSocket>
  }*/




  BSP_QSPI_Erase_Block(writeAddress); // Collecting baseline data for comparison
 8000830:	4b8b      	ldr	r3, [pc, #556]	@ (8000a60 <main+0x324>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4618      	mov	r0, r3
 8000836:	f001 f8b7 	bl	80019a8 <BSP_QSPI_Erase_Block>

  //speaker sound array initializtion
  for (int i = 0; i < 19; i ++) { //note C4
 800083a:	2300      	movs	r3, #0
 800083c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800083e:	e02f      	b.n	80008a0 <main+0x164>
  				  c[i] = (uint16_t) ( (arm_sin_f32( (float)sin_Value / 76.0f * 2.0f * PI ) + 1.0f) * 2000.0f );
 8000840:	4b88      	ldr	r3, [pc, #544]	@ (8000a64 <main+0x328>)
 8000842:	881b      	ldrh	r3, [r3, #0]
 8000844:	ee07 3a90 	vmov	s15, r3
 8000848:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800084c:	eddf 6a86 	vldr	s13, [pc, #536]	@ 8000a68 <main+0x32c>
 8000850:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000854:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000858:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8000a6c <main+0x330>
 800085c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000860:	eeb0 0a67 	vmov.f32	s0, s15
 8000864:	f00a fc68 	bl	800b138 <arm_sin_f32>
 8000868:	eef0 7a40 	vmov.f32	s15, s0
 800086c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000870:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000874:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8000a70 <main+0x334>
 8000878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800087c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000880:	ee17 3a90 	vmov	r3, s15
 8000884:	b299      	uxth	r1, r3
 8000886:	4a7b      	ldr	r2, [pc, #492]	@ (8000a74 <main+0x338>)
 8000888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800088a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  				  sin_Value += 4;
 800088e:	4b75      	ldr	r3, [pc, #468]	@ (8000a64 <main+0x328>)
 8000890:	881b      	ldrh	r3, [r3, #0]
 8000892:	3304      	adds	r3, #4
 8000894:	b29a      	uxth	r2, r3
 8000896:	4b73      	ldr	r3, [pc, #460]	@ (8000a64 <main+0x328>)
 8000898:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < 19; i ++) { //note C4
 800089a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800089c:	3301      	adds	r3, #1
 800089e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80008a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008a2:	2b12      	cmp	r3, #18
 80008a4:	ddcc      	ble.n	8000840 <main+0x104>
  		}


  ScanPoint baselineData;
  for (int i = 0; i < sweepDegree; i += 2) {
 80008a6:	2300      	movs	r3, #0
 80008a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008aa:	e029      	b.n	8000900 <main+0x1c4>

	  if(state == DISPLAY) {
 80008ac:	4b72      	ldr	r3, [pc, #456]	@ (8000a78 <main+0x33c>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d109      	bne.n	80008ca <main+0x18e>
		  uint16_t x_cm = getDistance(micro_sec);
 80008b6:	4b71      	ldr	r3, [pc, #452]	@ (8000a7c <main+0x340>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff fee0 	bl	8000680 <getDistance>
 80008c0:	4603      	mov	r3, r0
 80008c2:	817b      	strh	r3, [r7, #10]
		  baselineData.distance = x_cm;
 80008c4:	897b      	ldrh	r3, [r7, #10]
 80008c6:	80fb      	strh	r3, [r7, #6]
 80008c8:	e002      	b.n	80008d0 <main+0x194>
	  } else {
		  baselineData.distance = (uint16_t) 60000; // Not getting the correct distance
 80008ca:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80008ce:	80fb      	strh	r3, [r7, #6]
	  }
	  baselineData.angle = (uint16_t) i;
 80008d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008d2:	b29b      	uxth	r3, r3
 80008d4:	80bb      	strh	r3, [r7, #4]

	  stepDeg(2);
 80008d6:	2002      	movs	r0, #2
 80008d8:	f000 fd92 	bl	8001400 <stepDeg>
	  HAL_Delay(10);
 80008dc:	200a      	movs	r0, #10
 80008de:	f002 fc41 	bl	8003164 <HAL_Delay>

	  BSP_QSPI_Write((uint8_t*)&baselineData, writeAddress, sizeof(baselineData)); // Write to FLASH
 80008e2:	4b5f      	ldr	r3, [pc, #380]	@ (8000a60 <main+0x324>)
 80008e4:	6819      	ldr	r1, [r3, #0]
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	2204      	movs	r2, #4
 80008ea:	4618      	mov	r0, r3
 80008ec:	f000 ffd6 	bl	800189c <BSP_QSPI_Write>
	  writeAddress += sizeof(baselineData);
 80008f0:	4b5b      	ldr	r3, [pc, #364]	@ (8000a60 <main+0x324>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	3304      	adds	r3, #4
 80008f6:	4a5a      	ldr	r2, [pc, #360]	@ (8000a60 <main+0x324>)
 80008f8:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < sweepDegree; i += 2) {
 80008fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008fc:	3302      	adds	r3, #2
 80008fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000900:	4b5f      	ldr	r3, [pc, #380]	@ (8000a80 <main+0x344>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000906:	429a      	cmp	r2, r3
 8000908:	dbd0      	blt.n	80008ac <main+0x170>
  }

  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
 800090e:	e009      	b.n	8000924 <main+0x1e8>
	  stepDeg(-2);
 8000910:	f06f 0001 	mvn.w	r0, #1
 8000914:	f000 fd74 	bl	8001400 <stepDeg>
	  HAL_Delay(10);
 8000918:	200a      	movs	r0, #10
 800091a:	f002 fc23 	bl	8003164 <HAL_Delay>
  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 800091e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000920:	3302      	adds	r3, #2
 8000922:	627b      	str	r3, [r7, #36]	@ 0x24
 8000924:	4b56      	ldr	r3, [pc, #344]	@ (8000a80 <main+0x344>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800092a:	429a      	cmp	r2, r3
 800092c:	dbf0      	blt.n	8000910 <main+0x1d4>
  }

  ScanPoint readData; // Read the baseline data from flash
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 800092e:	2300      	movs	r3, #0
 8000930:	623b      	str	r3, [r7, #32]
 8000932:	e008      	b.n	8000946 <main+0x20a>
	  BSP_QSPI_Read((uint8_t*)&readData, readAddress, sizeof(readData));
 8000934:	463b      	mov	r3, r7
 8000936:	2204      	movs	r2, #4
 8000938:	6a39      	ldr	r1, [r7, #32]
 800093a:	4618      	mov	r0, r3
 800093c:	f000 ff5c 	bl	80017f8 <BSP_QSPI_Read>
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 8000940:	6a3b      	ldr	r3, [r7, #32]
 8000942:	3304      	adds	r3, #4
 8000944:	623b      	str	r3, [r7, #32]
 8000946:	4b46      	ldr	r3, [pc, #280]	@ (8000a60 <main+0x324>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	6a3a      	ldr	r2, [r7, #32]
 800094c:	429a      	cmp	r2, r3
 800094e:	d3f1      	bcc.n	8000934 <main+0x1f8>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  temp = BSP_TSENSOR_ReadTemp();
 8000950:	f001 fb3a 	bl	8001fc8 <BSP_TSENSOR_ReadTemp>
 8000954:	eef0 7a40 	vmov.f32	s15, s0
 8000958:	4b4a      	ldr	r3, [pc, #296]	@ (8000a84 <main+0x348>)
 800095a:	edc3 7a00 	vstr	s15, [r3]
		  if (temp >= 10 && s == 0) { //hasn't start
 800095e:	4b49      	ldr	r3, [pc, #292]	@ (8000a84 <main+0x348>)
 8000960:	edd3 7a00 	vldr	s15, [r3]
 8000964:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000968:	eef4 7ac7 	vcmpe.f32	s15, s14
 800096c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000970:	db11      	blt.n	8000996 <main+0x25a>
 8000972:	4b45      	ldr	r3, [pc, #276]	@ (8000a88 <main+0x34c>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d10d      	bne.n	8000996 <main+0x25a>
			 s=1;
 800097a:	4b43      	ldr	r3, [pc, #268]	@ (8000a88 <main+0x34c>)
 800097c:	2201      	movs	r2, #1
 800097e:	601a      	str	r2, [r3, #0]
			 HAL_StatusTypeDef ss = HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)c, 19, DAC_ALIGN_12B_R);
 8000980:	2300      	movs	r3, #0
 8000982:	9300      	str	r3, [sp, #0]
 8000984:	2313      	movs	r3, #19
 8000986:	4a3b      	ldr	r2, [pc, #236]	@ (8000a74 <main+0x338>)
 8000988:	2100      	movs	r1, #0
 800098a:	4840      	ldr	r0, [pc, #256]	@ (8000a8c <main+0x350>)
 800098c:	f002 fd42 	bl	8003414 <HAL_DAC_Start_DMA>
 8000990:	4603      	mov	r3, r0
 8000992:	75bb      	strb	r3, [r7, #22]
		  if (temp >= 10 && s == 0) { //hasn't start
 8000994:	e010      	b.n	80009b8 <main+0x27c>
		  }
		  else if (temp < 10) {
 8000996:	4b3b      	ldr	r3, [pc, #236]	@ (8000a84 <main+0x348>)
 8000998:	edd3 7a00 	vldr	s15, [r3]
 800099c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80009a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009a8:	d506      	bpl.n	80009b8 <main+0x27c>
			  s=0;
 80009aa:	4b37      	ldr	r3, [pc, #220]	@ (8000a88 <main+0x34c>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
			  //turn off DMA and the speaker
			 HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80009b0:	2100      	movs	r1, #0
 80009b2:	4836      	ldr	r0, [pc, #216]	@ (8000a8c <main+0x350>)
 80009b4:	f002 fdfa 	bl	80035ac <HAL_DAC_Stop_DMA>
		  }

	  if (clockwise) {
 80009b8:	4b35      	ldr	r3, [pc, #212]	@ (8000a90 <main+0x354>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d034      	beq.n	8000a2a <main+0x2ee>
		  for (int i = 0; i < sweepDegree; i += 2) {
 80009c0:	2300      	movs	r3, #0
 80009c2:	61fb      	str	r3, [r7, #28]
 80009c4:	e028      	b.n	8000a18 <main+0x2dc>
			  if (state == DISPLAY) {
 80009c6:	4b2c      	ldr	r3, [pc, #176]	@ (8000a78 <main+0x33c>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d11a      	bne.n	8000a06 <main+0x2ca>
				  int x_cm = getDistance(micro_sec);
 80009d0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a7c <main+0x340>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff fe53 	bl	8000680 <getDistance>
 80009da:	4603      	mov	r3, r0
 80009dc:	60fb      	str	r3, [r7, #12]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	69fa      	ldr	r2, [r7, #28]
 80009e2:	492c      	ldr	r1, [pc, #176]	@ (8000a94 <main+0x358>)
 80009e4:	4817      	ldr	r0, [pc, #92]	@ (8000a44 <main+0x308>)
 80009e6:	f00a fc23 	bl	800b230 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 80009ea:	4816      	ldr	r0, [pc, #88]	@ (8000a44 <main+0x308>)
 80009ec:	f7ff fc12 	bl	8000214 <strlen>
 80009f0:	4603      	mov	r3, r0
 80009f2:	b29a      	uxth	r2, r3
 80009f4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80009f8:	4912      	ldr	r1, [pc, #72]	@ (8000a44 <main+0x308>)
 80009fa:	4813      	ldr	r0, [pc, #76]	@ (8000a48 <main+0x30c>)
 80009fc:	f009 fc26 	bl	800a24c <HAL_UART_Transmit>
				  state = MEASURE;
 8000a00:	4b1d      	ldr	r3, [pc, #116]	@ (8000a78 <main+0x33c>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(2);
 8000a06:	2002      	movs	r0, #2
 8000a08:	f000 fcfa 	bl	8001400 <stepDeg>
			  HAL_Delay(10);
 8000a0c:	200a      	movs	r0, #10
 8000a0e:	f002 fba9 	bl	8003164 <HAL_Delay>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	3302      	adds	r3, #2
 8000a16:	61fb      	str	r3, [r7, #28]
 8000a18:	4b19      	ldr	r3, [pc, #100]	@ (8000a80 <main+0x344>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	69fa      	ldr	r2, [r7, #28]
 8000a1e:	429a      	cmp	r2, r3
 8000a20:	dbd1      	blt.n	80009c6 <main+0x28a>
		  }
		  clockwise = 0;
 8000a22:	4b1b      	ldr	r3, [pc, #108]	@ (8000a90 <main+0x354>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	701a      	strb	r2, [r3, #0]
 8000a28:	e792      	b.n	8000950 <main+0x214>
	  } else {
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <main+0x344>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	61bb      	str	r3, [r7, #24]
 8000a30:	e05c      	b.n	8000aec <main+0x3b0>
 8000a32:	bf00      	nop
 8000a34:	20000244 	.word	0x20000244
 8000a38:	20000290 	.word	0x20000290
 8000a3c:	200002dc 	.word	0x200002dc
 8000a40:	0800c4b8 	.word	0x0800c4b8
 8000a44:	200003f8 	.word	0x200003f8
 8000a48:	20000328 	.word	0x20000328
 8000a4c:	2000043c 	.word	0x2000043c
 8000a50:	0800c4c8 	.word	0x0800c4c8
 8000a54:	0800c4e4 	.word	0x0800c4e4
 8000a58:	20000450 	.word	0x20000450
 8000a5c:	0800c504 	.word	0x0800c504
 8000a60:	20000438 	.word	0x20000438
 8000a64:	200003c0 	.word	0x200003c0
 8000a68:	42980000 	.word	0x42980000
 8000a6c:	40490fdb 	.word	0x40490fdb
 8000a70:	44fa0000 	.word	0x44fa0000
 8000a74:	200003c4 	.word	0x200003c4
 8000a78:	200003f0 	.word	0x200003f0
 8000a7c:	200003f4 	.word	0x200003f4
 8000a80:	20000000 	.word	0x20000000
 8000a84:	200003bc 	.word	0x200003bc
 8000a88:	200003ec 	.word	0x200003ec
 8000a8c:	200000c8 	.word	0x200000c8
 8000a90:	20000004 	.word	0x20000004
 8000a94:	0800c510 	.word	0x0800c510
			  if (state == DISPLAY) {
 8000a98:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <main+0x3c0>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d11a      	bne.n	8000ad8 <main+0x39c>
				  int x_cm = getDistance(micro_sec);
 8000aa2:	4b17      	ldr	r3, [pc, #92]	@ (8000b00 <main+0x3c4>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff fdea 	bl	8000680 <getDistance>
 8000aac:	4603      	mov	r3, r0
 8000aae:	613b      	str	r3, [r7, #16]
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	69ba      	ldr	r2, [r7, #24]
 8000ab4:	4913      	ldr	r1, [pc, #76]	@ (8000b04 <main+0x3c8>)
 8000ab6:	4814      	ldr	r0, [pc, #80]	@ (8000b08 <main+0x3cc>)
 8000ab8:	f00a fbba 	bl	800b230 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000abc:	4812      	ldr	r0, [pc, #72]	@ (8000b08 <main+0x3cc>)
 8000abe:	f7ff fba9 	bl	8000214 <strlen>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	b29a      	uxth	r2, r3
 8000ac6:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000aca:	490f      	ldr	r1, [pc, #60]	@ (8000b08 <main+0x3cc>)
 8000acc:	480f      	ldr	r0, [pc, #60]	@ (8000b0c <main+0x3d0>)
 8000ace:	f009 fbbd 	bl	800a24c <HAL_UART_Transmit>
				  state = MEASURE;
 8000ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8000afc <main+0x3c0>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(-2);
 8000ad8:	f06f 0001 	mvn.w	r0, #1
 8000adc:	f000 fc90 	bl	8001400 <stepDeg>
			  HAL_Delay(10);
 8000ae0:	200a      	movs	r0, #10
 8000ae2:	f002 fb3f 	bl	8003164 <HAL_Delay>
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000ae6:	69bb      	ldr	r3, [r7, #24]
 8000ae8:	3b02      	subs	r3, #2
 8000aea:	61bb      	str	r3, [r7, #24]
 8000aec:	69bb      	ldr	r3, [r7, #24]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	dcd2      	bgt.n	8000a98 <main+0x35c>
		  }
		  clockwise = 1;
 8000af2:	4b07      	ldr	r3, [pc, #28]	@ (8000b10 <main+0x3d4>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	701a      	strb	r2, [r3, #0]
	  temp = BSP_TSENSOR_ReadTemp();
 8000af8:	e72a      	b.n	8000950 <main+0x214>
 8000afa:	bf00      	nop
 8000afc:	200003f0 	.word	0x200003f0
 8000b00:	200003f4 	.word	0x200003f4
 8000b04:	0800c510 	.word	0x0800c510
 8000b08:	200003f8 	.word	0x200003f8
 8000b0c:	20000328 	.word	0x20000328
 8000b10:	20000004 	.word	0x20000004

08000b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b096      	sub	sp, #88	@ 0x58
 8000b18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1a:	f107 0314 	add.w	r3, r7, #20
 8000b1e:	2244      	movs	r2, #68	@ 0x44
 8000b20:	2100      	movs	r1, #0
 8000b22:	4618      	mov	r0, r3
 8000b24:	f00a fc7a 	bl	800b41c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b28:	463b      	mov	r3, r7
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
 8000b34:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000b36:	2000      	movs	r0, #0
 8000b38:	f005 f822 	bl	8005b80 <HAL_PWREx_ControlVoltageScaling>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000b42:	f000 fbc7 	bl	80012d4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000b46:	2310      	movs	r3, #16
 8000b48:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000b52:	2360      	movs	r3, #96	@ 0x60
 8000b54:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b56:	2302      	movs	r3, #2
 8000b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000b62:	233c      	movs	r3, #60	@ 0x3c
 8000b64:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b66:	2302      	movs	r3, #2
 8000b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b72:	f107 0314 	add.w	r3, r7, #20
 8000b76:	4618      	mov	r0, r3
 8000b78:	f005 f8a6 	bl	8005cc8 <HAL_RCC_OscConfig>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b82:	f000 fba7 	bl	80012d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b86:	230f      	movs	r3, #15
 8000b88:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b96:	2300      	movs	r3, #0
 8000b98:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b9a:	463b      	mov	r3, r7
 8000b9c:	2105      	movs	r1, #5
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f005 fcac 	bl	80064fc <HAL_RCC_ClockConfig>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000baa:	f000 fb93 	bl	80012d4 <Error_Handler>
  }
}
 8000bae:	bf00      	nop
 8000bb0:	3758      	adds	r7, #88	@ 0x58
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08a      	sub	sp, #40	@ 0x28
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000bbe:	463b      	mov	r3, r7
 8000bc0:	2228      	movs	r2, #40	@ 0x28
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f00a fc29 	bl	800b41c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000bca:	4b13      	ldr	r3, [pc, #76]	@ (8000c18 <MX_DAC1_Init+0x60>)
 8000bcc:	4a13      	ldr	r2, [pc, #76]	@ (8000c1c <MX_DAC1_Init+0x64>)
 8000bce:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000bd0:	4811      	ldr	r0, [pc, #68]	@ (8000c18 <MX_DAC1_Init+0x60>)
 8000bd2:	f002 fbfc 	bl	80033ce <HAL_DAC_Init>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000bdc:	f000 fb7a 	bl	80012d4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000be0:	2300      	movs	r3, #0
 8000be2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 8000be4:	230e      	movs	r3, #14
 8000be6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000be8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bec:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000bfa:	463b      	mov	r3, r7
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4805      	ldr	r0, [pc, #20]	@ (8000c18 <MX_DAC1_Init+0x60>)
 8000c02:	f002 fd37 	bl	8003674 <HAL_DAC_ConfigChannel>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000c0c:	f000 fb62 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000c10:	bf00      	nop
 8000c12:	3728      	adds	r7, #40	@ 0x28
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	200000c8 	.word	0x200000c8
 8000c1c:	40007400 	.word	0x40007400

08000c20 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000c24:	4b1b      	ldr	r3, [pc, #108]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c26:	4a1c      	ldr	r2, [pc, #112]	@ (8000c98 <MX_I2C2_Init+0x78>)
 8000c28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 8000c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8000c9c <MX_I2C2_Init+0x7c>)
 8000c2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000c30:	4b18      	ldr	r3, [pc, #96]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c36:	4b17      	ldr	r3, [pc, #92]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c3c:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000c42:	4b14      	ldr	r3, [pc, #80]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c48:	4b12      	ldr	r3, [pc, #72]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c4e:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c54:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000c5a:	480e      	ldr	r0, [pc, #56]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c5c:	f003 fc85 	bl	800456a <HAL_I2C_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000c66:	f000 fb35 	bl	80012d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	4809      	ldr	r0, [pc, #36]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c6e:	f004 fa37 	bl	80050e0 <HAL_I2CEx_ConfigAnalogFilter>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000c78:	f000 fb2c 	bl	80012d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4805      	ldr	r0, [pc, #20]	@ (8000c94 <MX_I2C2_Init+0x74>)
 8000c80:	f004 fa79 	bl	8005176 <HAL_I2CEx_ConfigDigitalFilter>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000c8a:	f000 fb23 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	2000013c 	.word	0x2000013c
 8000c98:	40005800 	.word	0x40005800
 8000c9c:	30a175ab 	.word	0x30a175ab

08000ca0 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000ca4:	4b18      	ldr	r3, [pc, #96]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000ca6:	4a19      	ldr	r2, [pc, #100]	@ (8000d0c <MX_OCTOSPI1_Init+0x6c>)
 8000ca8:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000caa:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cac:	2201      	movs	r2, #1
 8000cae:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000cb0:	4b15      	ldr	r3, [pc, #84]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000cb6:	4b14      	ldr	r3, [pc, #80]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000cbc:	4b12      	ldr	r3, [pc, #72]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cbe:	2220      	movs	r2, #32
 8000cc0:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000cc2:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000cce:	4b0e      	ldr	r3, [pc, #56]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8000cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000cda:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000ce0:	4b09      	ldr	r3, [pc, #36]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000ce6:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000cec:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cee:	2208      	movs	r2, #8
 8000cf0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000cf2:	4805      	ldr	r0, [pc, #20]	@ (8000d08 <MX_OCTOSPI1_Init+0x68>)
 8000cf4:	f004 fa8c 	bl	8005210 <HAL_OSPI_Init>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 8000cfe:	f000 fae9 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000190 	.word	0x20000190
 8000d0c:	a0001000 	.word	0xa0001000

08000d10 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000d14:	4b1b      	ldr	r3, [pc, #108]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d16:	4a1c      	ldr	r2, [pc, #112]	@ (8000d88 <MX_SPI3_Init+0x78>)
 8000d18:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d1c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d20:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000d22:	4b18      	ldr	r3, [pc, #96]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8000d28:	4b16      	ldr	r3, [pc, #88]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d2a:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8000d2e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d30:	4b14      	ldr	r3, [pc, #80]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d36:	4b13      	ldr	r3, [pc, #76]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000d3c:	4b11      	ldr	r3, [pc, #68]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d42:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d44:	4b0f      	ldr	r3, [pc, #60]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d46:	2218      	movs	r2, #24
 8000d48:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d56:	4b0b      	ldr	r3, [pc, #44]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000d5c:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d5e:	2207      	movs	r2, #7
 8000d60:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d62:	4b08      	ldr	r3, [pc, #32]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d68:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d6a:	2208      	movs	r2, #8
 8000d6c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000d6e:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <MX_SPI3_Init+0x74>)
 8000d70:	f006 fb9a 	bl	80074a8 <HAL_SPI_Init>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000d7a:	f000 faab 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	200001e0 	.word	0x200001e0
 8000d88:	40003c00 	.word	0x40003c00

08000d8c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b090      	sub	sp, #64	@ 0x40
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d92:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
 8000d9e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000da0:	f107 031c 	add.w	r3, r7, #28
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	609a      	str	r2, [r3, #8]
 8000dac:	60da      	str	r2, [r3, #12]
 8000dae:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000db0:	f107 0310 	add.w	r3, r7, #16
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000dbc:	463b      	mov	r3, r7
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dc8:	4b3c      	ldr	r3, [pc, #240]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000dca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000dce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8000dd0:	4b3a      	ldr	r3, [pc, #232]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000dd2:	2277      	movs	r2, #119	@ 0x77
 8000dd4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd6:	4b39      	ldr	r3, [pc, #228]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000ddc:	4b37      	ldr	r3, [pc, #220]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000dde:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000de2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de4:	4b35      	ldr	r3, [pc, #212]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dea:	4b34      	ldr	r3, [pc, #208]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000df0:	4832      	ldr	r0, [pc, #200]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000df2:	f007 fa85 	bl	8008300 <HAL_TIM_Base_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000dfc:	f000 fa6a 	bl	80012d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e04:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e06:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	482b      	ldr	r0, [pc, #172]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000e0e:	f008 f9ff 	bl	8009210 <HAL_TIM_ConfigClockSource>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000e18:	f000 fa5c 	bl	80012d4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000e1c:	4827      	ldr	r0, [pc, #156]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000e1e:	f007 fc97 	bl	8008750 <HAL_TIM_IC_Init>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000e28:	f000 fa54 	bl	80012d4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000e2c:	2304      	movs	r3, #4
 8000e2e:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000e30:	2350      	movs	r3, #80	@ 0x50
 8000e32:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000e34:	2300      	movs	r3, #0
 8000e36:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000e3c:	f107 031c 	add.w	r3, r7, #28
 8000e40:	4619      	mov	r1, r3
 8000e42:	481e      	ldr	r0, [pc, #120]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000e44:	f008 faad 	bl	80093a2 <HAL_TIM_SlaveConfigSynchro>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000e4e:	f000 fa41 	bl	80012d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e52:	2300      	movs	r3, #0
 8000e54:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e5a:	f107 0310 	add.w	r3, r7, #16
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4816      	ldr	r0, [pc, #88]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000e62:	f009 f8fd 	bl	800a060 <HAL_TIMEx_MasterConfigSynchronization>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8000e6c:	f000 fa32 	bl	80012d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000e70:	2300      	movs	r3, #0
 8000e72:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000e74:	2301      	movs	r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000e80:	463b      	mov	r3, r7
 8000e82:	2200      	movs	r2, #0
 8000e84:	4619      	mov	r1, r3
 8000e86:	480d      	ldr	r0, [pc, #52]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000e88:	f008 f811 	bl	8008eae <HAL_TIM_IC_ConfigChannel>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8000e92:	f000 fa1f 	bl	80012d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000e96:	2302      	movs	r3, #2
 8000e98:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000e9e:	463b      	mov	r3, r7
 8000ea0:	2204      	movs	r2, #4
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4805      	ldr	r0, [pc, #20]	@ (8000ebc <MX_TIM2_Init+0x130>)
 8000ea6:	f008 f802 	bl	8008eae <HAL_TIM_IC_ConfigChannel>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8000eb0:	f000 fa10 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000eb4:	bf00      	nop
 8000eb6:	3740      	adds	r7, #64	@ 0x40
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000244 	.word	0x20000244

08000ec0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b08e      	sub	sp, #56	@ 0x38
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ec6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eca:	2200      	movs	r2, #0
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	605a      	str	r2, [r3, #4]
 8000ed0:	609a      	str	r2, [r3, #8]
 8000ed2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed4:	f107 031c 	add.w	r3, r7, #28
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ee0:	463b      	mov	r3, r7
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	605a      	str	r2, [r3, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	60da      	str	r2, [r3, #12]
 8000eec:	611a      	str	r2, [r3, #16]
 8000eee:	615a      	str	r2, [r3, #20]
 8000ef0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000ef4:	4a2d      	ldr	r2, [pc, #180]	@ (8000fac <MX_TIM3_Init+0xec>)
 8000ef6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 8000ef8:	4b2b      	ldr	r3, [pc, #172]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000efa:	22ef      	movs	r2, #239	@ 0xef
 8000efc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000efe:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000f04:	4b28      	ldr	r3, [pc, #160]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f06:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000f0a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f0c:	4b26      	ldr	r3, [pc, #152]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f12:	4b25      	ldr	r3, [pc, #148]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f14:	2280      	movs	r2, #128	@ 0x80
 8000f16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f18:	4823      	ldr	r0, [pc, #140]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f1a:	f007 f9f1 	bl	8008300 <HAL_TIM_Base_Init>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000f24:	f000 f9d6 	bl	80012d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f2e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f32:	4619      	mov	r1, r3
 8000f34:	481c      	ldr	r0, [pc, #112]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f36:	f008 f96b 	bl	8009210 <HAL_TIM_ConfigClockSource>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000f40:	f000 f9c8 	bl	80012d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000f44:	4818      	ldr	r0, [pc, #96]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f46:	f007 fa9b 	bl	8008480 <HAL_TIM_PWM_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000f50:	f000 f9c0 	bl	80012d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f54:	2300      	movs	r3, #0
 8000f56:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f5c:	f107 031c 	add.w	r3, r7, #28
 8000f60:	4619      	mov	r1, r3
 8000f62:	4811      	ldr	r0, [pc, #68]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f64:	f009 f87c 	bl	800a060 <HAL_TIMEx_MasterConfigSynchronization>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000f6e:	f000 f9b1 	bl	80012d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f72:	2360      	movs	r3, #96	@ 0x60
 8000f74:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8000f76:	230a      	movs	r3, #10
 8000f78:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f82:	463b      	mov	r3, r7
 8000f84:	2208      	movs	r2, #8
 8000f86:	4619      	mov	r1, r3
 8000f88:	4807      	ldr	r0, [pc, #28]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f8a:	f008 f82d 	bl	8008fe8 <HAL_TIM_PWM_ConfigChannel>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000f94:	f000 f99e 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f98:	4803      	ldr	r0, [pc, #12]	@ (8000fa8 <MX_TIM3_Init+0xe8>)
 8000f9a:	f001 fa55 	bl	8002448 <HAL_TIM_MspPostInit>

}
 8000f9e:	bf00      	nop
 8000fa0:	3738      	adds	r7, #56	@ 0x38
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000290 	.word	0x20000290
 8000fac:	40000400 	.word	0x40000400

08000fb0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fb6:	f107 0310 	add.w	r3, r7, #16
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc4:	1d3b      	adds	r3, r7, #4
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000fce:	4b1d      	ldr	r3, [pc, #116]	@ (8001044 <MX_TIM4_Init+0x94>)
 8000fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8001048 <MX_TIM4_Init+0x98>)
 8000fd2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001044 <MX_TIM4_Init+0x94>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fda:	4b1a      	ldr	r3, [pc, #104]	@ (8001044 <MX_TIM4_Init+0x94>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 6000;
 8000fe0:	4b18      	ldr	r3, [pc, #96]	@ (8001044 <MX_TIM4_Init+0x94>)
 8000fe2:	f241 7270 	movw	r2, #6000	@ 0x1770
 8000fe6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe8:	4b16      	ldr	r3, [pc, #88]	@ (8001044 <MX_TIM4_Init+0x94>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fee:	4b15      	ldr	r3, [pc, #84]	@ (8001044 <MX_TIM4_Init+0x94>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000ff4:	4813      	ldr	r0, [pc, #76]	@ (8001044 <MX_TIM4_Init+0x94>)
 8000ff6:	f007 f983 	bl	8008300 <HAL_TIM_Base_Init>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001000:	f000 f968 	bl	80012d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001004:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001008:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800100a:	f107 0310 	add.w	r3, r7, #16
 800100e:	4619      	mov	r1, r3
 8001010:	480c      	ldr	r0, [pc, #48]	@ (8001044 <MX_TIM4_Init+0x94>)
 8001012:	f008 f8fd 	bl	8009210 <HAL_TIM_ConfigClockSource>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800101c:	f000 f95a 	bl	80012d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001020:	2320      	movs	r3, #32
 8001022:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001024:	2300      	movs	r3, #0
 8001026:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	4619      	mov	r1, r3
 800102c:	4805      	ldr	r0, [pc, #20]	@ (8001044 <MX_TIM4_Init+0x94>)
 800102e:	f009 f817 	bl	800a060 <HAL_TIMEx_MasterConfigSynchronization>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001038:	f000 f94c 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800103c:	bf00      	nop
 800103e:	3720      	adds	r7, #32
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	200002dc 	.word	0x200002dc
 8001048:	40000800 	.word	0x40000800

0800104c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001050:	4b22      	ldr	r3, [pc, #136]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 8001052:	4a23      	ldr	r2, [pc, #140]	@ (80010e0 <MX_USART1_UART_Init+0x94>)
 8001054:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001056:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 8001058:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800105c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800105e:	4b1f      	ldr	r3, [pc, #124]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001064:	4b1d      	ldr	r3, [pc, #116]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800106a:	4b1c      	ldr	r3, [pc, #112]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001070:	4b1a      	ldr	r3, [pc, #104]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 8001072:	220c      	movs	r2, #12
 8001074:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001076:	4b19      	ldr	r3, [pc, #100]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800107c:	4b17      	ldr	r3, [pc, #92]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001082:	4b16      	ldr	r3, [pc, #88]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 8001084:	2200      	movs	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001088:	4b14      	ldr	r3, [pc, #80]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 800108a:	2200      	movs	r2, #0
 800108c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800108e:	4b13      	ldr	r3, [pc, #76]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 8001090:	2200      	movs	r2, #0
 8001092:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001094:	4811      	ldr	r0, [pc, #68]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 8001096:	f009 f889 	bl	800a1ac <HAL_UART_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80010a0:	f000 f918 	bl	80012d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010a4:	2100      	movs	r1, #0
 80010a6:	480d      	ldr	r0, [pc, #52]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 80010a8:	f009 ff7c 	bl	800afa4 <HAL_UARTEx_SetTxFifoThreshold>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80010b2:	f000 f90f 	bl	80012d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010b6:	2100      	movs	r1, #0
 80010b8:	4808      	ldr	r0, [pc, #32]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 80010ba:	f009 ffb1 	bl	800b020 <HAL_UARTEx_SetRxFifoThreshold>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80010c4:	f000 f906 	bl	80012d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80010c8:	4804      	ldr	r0, [pc, #16]	@ (80010dc <MX_USART1_UART_Init+0x90>)
 80010ca:	f009 ff32 	bl	800af32 <HAL_UARTEx_DisableFifoMode>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80010d4:	f000 f8fe 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000328 	.word	0x20000328
 80010e0:	40013800 	.word	0x40013800

080010e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80010ea:	4b12      	ldr	r3, [pc, #72]	@ (8001134 <MX_DMA_Init+0x50>)
 80010ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010ee:	4a11      	ldr	r2, [pc, #68]	@ (8001134 <MX_DMA_Init+0x50>)
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	6493      	str	r3, [r2, #72]	@ 0x48
 80010f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001134 <MX_DMA_Init+0x50>)
 80010f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010fa:	f003 0304 	and.w	r3, r3, #4
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001102:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <MX_DMA_Init+0x50>)
 8001104:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001106:	4a0b      	ldr	r2, [pc, #44]	@ (8001134 <MX_DMA_Init+0x50>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6493      	str	r3, [r2, #72]	@ 0x48
 800110e:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <MX_DMA_Init+0x50>)
 8001110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	603b      	str	r3, [r7, #0]
 8001118:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2100      	movs	r1, #0
 800111e:	200b      	movs	r0, #11
 8001120:	f002 f91f 	bl	8003362 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001124:	200b      	movs	r0, #11
 8001126:	f002 f938 	bl	800339a <HAL_NVIC_EnableIRQ>

}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000

08001138 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	@ 0x28
 800113c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800114e:	4b4c      	ldr	r3, [pc, #304]	@ (8001280 <MX_GPIO_Init+0x148>)
 8001150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001152:	4a4b      	ldr	r2, [pc, #300]	@ (8001280 <MX_GPIO_Init+0x148>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800115a:	4b49      	ldr	r3, [pc, #292]	@ (8001280 <MX_GPIO_Init+0x148>)
 800115c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001166:	4b46      	ldr	r3, [pc, #280]	@ (8001280 <MX_GPIO_Init+0x148>)
 8001168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116a:	4a45      	ldr	r2, [pc, #276]	@ (8001280 <MX_GPIO_Init+0x148>)
 800116c:	f043 0302 	orr.w	r3, r3, #2
 8001170:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001172:	4b43      	ldr	r3, [pc, #268]	@ (8001280 <MX_GPIO_Init+0x148>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800117e:	4b40      	ldr	r3, [pc, #256]	@ (8001280 <MX_GPIO_Init+0x148>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001182:	4a3f      	ldr	r2, [pc, #252]	@ (8001280 <MX_GPIO_Init+0x148>)
 8001184:	f043 0310 	orr.w	r3, r3, #16
 8001188:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800118a:	4b3d      	ldr	r3, [pc, #244]	@ (8001280 <MX_GPIO_Init+0x148>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118e:	f003 0310 	and.w	r3, r3, #16
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001196:	4b3a      	ldr	r3, [pc, #232]	@ (8001280 <MX_GPIO_Init+0x148>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119a:	4a39      	ldr	r2, [pc, #228]	@ (8001280 <MX_GPIO_Init+0x148>)
 800119c:	f043 0304 	orr.w	r3, r3, #4
 80011a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a2:	4b37      	ldr	r3, [pc, #220]	@ (8001280 <MX_GPIO_Init+0x148>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	f003 0304 	and.w	r3, r3, #4
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	210f      	movs	r1, #15
 80011b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b6:	f003 f99d 	bl	80044f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, WIFI_RESET_Pin|WIFI_NSS_Pin, GPIO_PIN_RESET);
 80011ba:	2200      	movs	r2, #0
 80011bc:	f240 1101 	movw	r1, #257	@ 0x101
 80011c0:	4830      	ldr	r0, [pc, #192]	@ (8001284 <MX_GPIO_Init+0x14c>)
 80011c2:	f003 f997 	bl	80044f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80011cc:	482e      	ldr	r0, [pc, #184]	@ (8001288 <MX_GPIO_Init+0x150>)
 80011ce:	f003 f991 	bl	80044f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 80011d2:	230f      	movs	r3, #15
 80011d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011de:	2300      	movs	r3, #0
 80011e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	4619      	mov	r1, r3
 80011e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ec:	f002 fee6 	bl	8003fbc <HAL_GPIO_Init>

  /*Configure GPIO pins : WIFI_RESET_Pin WIFI_NSS_Pin */
  GPIO_InitStruct.Pin = WIFI_RESET_Pin|WIFI_NSS_Pin;
 80011f0:	f240 1301 	movw	r3, #257	@ 0x101
 80011f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fe:	2300      	movs	r3, #0
 8001200:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001202:	f107 0314 	add.w	r3, r7, #20
 8001206:	4619      	mov	r1, r3
 8001208:	481e      	ldr	r0, [pc, #120]	@ (8001284 <MX_GPIO_Init+0x14c>)
 800120a:	f002 fed7 	bl	8003fbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800120e:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001212:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001214:	2302      	movs	r3, #2
 8001216:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121c:	2303      	movs	r3, #3
 800121e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001220:	230a      	movs	r3, #10
 8001222:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	4619      	mov	r1, r3
 800122a:	4816      	ldr	r0, [pc, #88]	@ (8001284 <MX_GPIO_Init+0x14c>)
 800122c:	f002 fec6 	bl	8003fbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001230:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001234:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001236:	2301      	movs	r3, #1
 8001238:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123e:	2300      	movs	r3, #0
 8001240:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001242:	f107 0314 	add.w	r3, r7, #20
 8001246:	4619      	mov	r1, r3
 8001248:	480f      	ldr	r0, [pc, #60]	@ (8001288 <MX_GPIO_Init+0x150>)
 800124a:	f002 feb7 	bl	8003fbc <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_CMD_DATA_READY_Pin */
  GPIO_InitStruct.Pin = WIFI_CMD_DATA_READY_Pin;
 800124e:	2302      	movs	r3, #2
 8001250:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001252:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001256:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WIFI_CMD_DATA_READY_GPIO_Port, &GPIO_InitStruct);
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	4619      	mov	r1, r3
 8001262:	4808      	ldr	r0, [pc, #32]	@ (8001284 <MX_GPIO_Init+0x14c>)
 8001264:	f002 feaa 	bl	8003fbc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	2100      	movs	r1, #0
 800126c:	2007      	movs	r0, #7
 800126e:	f002 f878 	bl	8003362 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001272:	2007      	movs	r0, #7
 8001274:	f002 f891 	bl	800339a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001278:	bf00      	nop
 800127a:	3728      	adds	r7, #40	@ 0x28
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40021000 	.word	0x40021000
 8001284:	48001000 	.word	0x48001000
 8001288:	48000400 	.word	0x48000400

0800128c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	7f1b      	ldrb	r3, [r3, #28]
 8001298:	2b02      	cmp	r3, #2
 800129a:	d111      	bne.n	80012c0 <HAL_TIM_IC_CaptureCallback+0x34>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012a4:	d10d      	bne.n	80012c2 <HAL_TIM_IC_CaptureCallback+0x36>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	7f1b      	ldrb	r3, [r3, #28]
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d109      	bne.n	80012c2 <HAL_TIM_IC_CaptureCallback+0x36>
		micro_sec = TIM2->CCR2;
 80012ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012b4:	4a05      	ldr	r2, [pc, #20]	@ (80012cc <HAL_TIM_IC_CaptureCallback+0x40>)
 80012b6:	6013      	str	r3, [r2, #0]
		state = DISPLAY;
 80012b8:	4b05      	ldr	r3, [pc, #20]	@ (80012d0 <HAL_TIM_IC_CaptureCallback+0x44>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
 80012be:	e000      	b.n	80012c2 <HAL_TIM_IC_CaptureCallback+0x36>
		return;
 80012c0:	bf00      	nop
	}
}
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	200003f4 	.word	0x200003f4
 80012d0:	200003f0 	.word	0x200003f0

080012d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d8:	b672      	cpsid	i
}
 80012da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <Error_Handler+0x8>

080012e0 <stepMotor>:
#include "motor.h"
#include "main.h"

const uint32_t seq_bit = 0b10011000110001000110001000110001;

void stepMotor(int step) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	uint32_t step_bit = (seq_bit >> step * 4) & 0b1111;
 80012e8:	4a15      	ldr	r2, [pc, #84]	@ (8001340 <stepMotor+0x60>)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	fa22 f303 	lsr.w	r3, r2, r3
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	60fb      	str	r3, [r7, #12]
	uint8_t pin = 0b0001;
 80012f8:	2301      	movs	r3, #1
 80012fa:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	e015      	b.n	800132e <stepMotor+0x4e>
		uint32_t pin_state = (step_bit >> i) & 0b1;
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	fa22 f303 	lsr.w	r3, r2, r3
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOA, pin, pin_state);
 8001310:	7dfb      	ldrb	r3, [r7, #23]
 8001312:	b29b      	uxth	r3, r3
 8001314:	68ba      	ldr	r2, [r7, #8]
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	4619      	mov	r1, r3
 800131a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800131e:	f003 f8e9 	bl	80044f4 <HAL_GPIO_WritePin>
		pin = pin << 1;
 8001322:	7dfb      	ldrb	r3, [r7, #23]
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	3301      	adds	r3, #1
 800132c:	613b      	str	r3, [r7, #16]
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	2b03      	cmp	r3, #3
 8001332:	d9e6      	bls.n	8001302 <stepMotor+0x22>
	}
}
 8001334:	bf00      	nop
 8001336:	bf00      	nop
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	98c46231 	.word	0x98c46231

08001344 <stepForward>:

void stepForward(int steps) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 800134c:	2300      	movs	r3, #0
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	e010      	b.n	8001374 <stepForward+0x30>
    stepMotor(i % 8);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	425a      	negs	r2, r3
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	f002 0207 	and.w	r2, r2, #7
 800135e:	bf58      	it	pl
 8001360:	4253      	negpl	r3, r2
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff ffbc 	bl	80012e0 <stepMotor>
    HAL_Delay(2);
 8001368:	2002      	movs	r0, #2
 800136a:	f001 fefb 	bl	8003164 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	3301      	adds	r3, #1
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fa      	ldr	r2, [r7, #12]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	429a      	cmp	r2, r3
 800137a:	dbea      	blt.n	8001352 <stepForward+0xe>
  }
}
 800137c:	bf00      	nop
 800137e:	bf00      	nop
 8001380:	3710      	adds	r7, #16
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <stepBackward>:

void stepBackward(int steps) {
 8001386:	b580      	push	{r7, lr}
 8001388:	b084      	sub	sp, #16
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 800138e:	2300      	movs	r3, #0
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	e012      	b.n	80013ba <stepBackward+0x34>
    stepMotor(7 - (i % 8));
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	425a      	negs	r2, r3
 8001398:	f003 0307 	and.w	r3, r3, #7
 800139c:	f002 0207 	and.w	r2, r2, #7
 80013a0:	bf58      	it	pl
 80013a2:	4253      	negpl	r3, r2
 80013a4:	f1c3 0307 	rsb	r3, r3, #7
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff99 	bl	80012e0 <stepMotor>
    HAL_Delay(2);
 80013ae:	2002      	movs	r0, #2
 80013b0:	f001 fed8 	bl	8003164 <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	3301      	adds	r3, #1
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fa      	ldr	r2, [r7, #12]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	429a      	cmp	r2, r3
 80013c0:	dbe8      	blt.n	8001394 <stepBackward+0xe>
  }
}
 80013c2:	bf00      	nop
 80013c4:	bf00      	nop
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <absoluteValue>:

float absoluteValue(float x) {
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	ed87 0a01 	vstr	s0, [r7, #4]
	if (x > 0) return x;
 80013d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80013da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e2:	dd02      	ble.n	80013ea <absoluteValue+0x1e>
 80013e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80013e8:	e003      	b.n	80013f2 <absoluteValue+0x26>
	else return -x;
 80013ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80013ee:	eef1 7a67 	vneg.f32	s15, s15
}
 80013f2:	eeb0 0a67 	vmov.f32	s0, s15
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <stepDeg>:

void stepDeg(int deg) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	int steps = (int)(absoluteValue(deg) / 360 * 4096);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	ee07 3a90 	vmov	s15, r3
 800140e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001412:	eeb0 0a67 	vmov.f32	s0, s15
 8001416:	f7ff ffd9 	bl	80013cc <absoluteValue>
 800141a:	eeb0 7a40 	vmov.f32	s14, s0
 800141e:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8001454 <stepDeg+0x54>
 8001422:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001426:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001458 <stepDeg+0x58>
 800142a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800142e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001432:	ee17 3a90 	vmov	r3, s15
 8001436:	60fb      	str	r3, [r7, #12]
	if (deg > 0) {
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	dd03      	ble.n	8001446 <stepDeg+0x46>
		stepForward(steps);
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f7ff ff80 	bl	8001344 <stepForward>
	} else {
		stepBackward(steps);
	}
}
 8001444:	e002      	b.n	800144c <stepDeg+0x4c>
		stepBackward(steps);
 8001446:	68f8      	ldr	r0, [r7, #12]
 8001448:	f7ff ff9d 	bl	8001386 <stepBackward>
}
 800144c:	bf00      	nop
 800144e:	3710      	adds	r7, #16
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	43b40000 	.word	0x43b40000
 8001458:	45800000 	.word	0x45800000

0800145c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	@ 0x28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001464:	4b27      	ldr	r3, [pc, #156]	@ (8001504 <I2Cx_MspInit+0xa8>)
 8001466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001468:	4a26      	ldr	r2, [pc, #152]	@ (8001504 <I2Cx_MspInit+0xa8>)
 800146a:	f043 0302 	orr.w	r3, r3, #2
 800146e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001470:	4b24      	ldr	r3, [pc, #144]	@ (8001504 <I2Cx_MspInit+0xa8>)
 8001472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	613b      	str	r3, [r7, #16]
 800147a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 800147c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001480:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001482:	2312      	movs	r3, #18
 8001484:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001486:	2301      	movs	r3, #1
 8001488:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148a:	2303      	movs	r3, #3
 800148c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800148e:	2304      	movs	r3, #4
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	4619      	mov	r1, r3
 8001498:	481b      	ldr	r0, [pc, #108]	@ (8001508 <I2Cx_MspInit+0xac>)
 800149a:	f002 fd8f 	bl	8003fbc <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	4818      	ldr	r0, [pc, #96]	@ (8001508 <I2Cx_MspInit+0xac>)
 80014a6:	f002 fd89 	bl	8003fbc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80014aa:	4b16      	ldr	r3, [pc, #88]	@ (8001504 <I2Cx_MspInit+0xa8>)
 80014ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ae:	4a15      	ldr	r2, [pc, #84]	@ (8001504 <I2Cx_MspInit+0xa8>)
 80014b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80014b6:	4b13      	ldr	r3, [pc, #76]	@ (8001504 <I2Cx_MspInit+0xa8>)
 80014b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80014c2:	4b10      	ldr	r3, [pc, #64]	@ (8001504 <I2Cx_MspInit+0xa8>)
 80014c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001504 <I2Cx_MspInit+0xa8>)
 80014c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014cc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80014ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001504 <I2Cx_MspInit+0xa8>)
 80014d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014d2:	4a0c      	ldr	r2, [pc, #48]	@ (8001504 <I2Cx_MspInit+0xa8>)
 80014d4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80014d8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80014da:	2200      	movs	r2, #0
 80014dc:	210f      	movs	r1, #15
 80014de:	2021      	movs	r0, #33	@ 0x21
 80014e0:	f001 ff3f 	bl	8003362 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80014e4:	2021      	movs	r0, #33	@ 0x21
 80014e6:	f001 ff58 	bl	800339a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80014ea:	2200      	movs	r2, #0
 80014ec:	210f      	movs	r1, #15
 80014ee:	2022      	movs	r0, #34	@ 0x22
 80014f0:	f001 ff37 	bl	8003362 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80014f4:	2022      	movs	r0, #34	@ 0x22
 80014f6:	f001 ff50 	bl	800339a <HAL_NVIC_EnableIRQ>
}
 80014fa:	bf00      	nop
 80014fc:	3728      	adds	r7, #40	@ 0x28
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40021000 	.word	0x40021000
 8001508:	48000400 	.word	0x48000400

0800150c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	4a12      	ldr	r2, [pc, #72]	@ (8001560 <I2Cx_Init+0x54>)
 8001518:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a11      	ldr	r2, [pc, #68]	@ (8001564 <I2Cx_Init+0x58>)
 800151e:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2201      	movs	r2, #1
 800152a:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2200      	movs	r2, #0
 800153c:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff ff89 	bl	800145c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f003 f80d 	bl	800456a <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001550:	2100      	movs	r1, #0
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f003 fdc4 	bl	80050e0 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40005800 	.word	0x40005800
 8001564:	00702681 	.word	0x00702681

08001568 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	@ 0x28
 800156c:	af04      	add	r7, sp, #16
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	4608      	mov	r0, r1
 8001572:	4611      	mov	r1, r2
 8001574:	461a      	mov	r2, r3
 8001576:	4603      	mov	r3, r0
 8001578:	72fb      	strb	r3, [r7, #11]
 800157a:	460b      	mov	r3, r1
 800157c:	813b      	strh	r3, [r7, #8]
 800157e:	4613      	mov	r3, r2
 8001580:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001582:	2300      	movs	r3, #0
 8001584:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001586:	7afb      	ldrb	r3, [r7, #11]
 8001588:	b299      	uxth	r1, r3
 800158a:	88f8      	ldrh	r0, [r7, #6]
 800158c:	893a      	ldrh	r2, [r7, #8]
 800158e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001592:	9302      	str	r3, [sp, #8]
 8001594:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001596:	9301      	str	r3, [sp, #4]
 8001598:	6a3b      	ldr	r3, [r7, #32]
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	4603      	mov	r3, r0
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f003 f9c2 	bl	8004928 <HAL_I2C_Mem_Read>
 80015a4:	4603      	mov	r3, r0
 80015a6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80015a8:	7dfb      	ldrb	r3, [r7, #23]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d004      	beq.n	80015b8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80015ae:	7afb      	ldrb	r3, [r7, #11]
 80015b0:	4619      	mov	r1, r3
 80015b2:	68f8      	ldr	r0, [r7, #12]
 80015b4:	f000 f832 	bl	800161c <I2Cx_Error>
  }
  return status;
 80015b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b08a      	sub	sp, #40	@ 0x28
 80015c6:	af04      	add	r7, sp, #16
 80015c8:	60f8      	str	r0, [r7, #12]
 80015ca:	4608      	mov	r0, r1
 80015cc:	4611      	mov	r1, r2
 80015ce:	461a      	mov	r2, r3
 80015d0:	4603      	mov	r3, r0
 80015d2:	72fb      	strb	r3, [r7, #11]
 80015d4:	460b      	mov	r3, r1
 80015d6:	813b      	strh	r3, [r7, #8]
 80015d8:	4613      	mov	r3, r2
 80015da:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80015dc:	2300      	movs	r3, #0
 80015de:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80015e0:	7afb      	ldrb	r3, [r7, #11]
 80015e2:	b299      	uxth	r1, r3
 80015e4:	88f8      	ldrh	r0, [r7, #6]
 80015e6:	893a      	ldrh	r2, [r7, #8]
 80015e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ec:	9302      	str	r3, [sp, #8]
 80015ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80015f0:	9301      	str	r3, [sp, #4]
 80015f2:	6a3b      	ldr	r3, [r7, #32]
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	4603      	mov	r3, r0
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f003 f881 	bl	8004700 <HAL_I2C_Mem_Write>
 80015fe:	4603      	mov	r3, r0
 8001600:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001602:	7dfb      	ldrb	r3, [r7, #23]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d004      	beq.n	8001612 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001608:	7afb      	ldrb	r3, [r7, #11]
 800160a:	4619      	mov	r1, r3
 800160c:	68f8      	ldr	r0, [r7, #12]
 800160e:	f000 f805 	bl	800161c <I2Cx_Error>
  }
  return status;
 8001612:	7dfb      	ldrb	r3, [r7, #23]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}

0800161c <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	460b      	mov	r3, r1
 8001626:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f003 f839 	bl	80046a0 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff ff6c 	bl	800150c <I2Cx_Init>
}
 8001634:	bf00      	nop
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001640:	4802      	ldr	r0, [pc, #8]	@ (800164c <SENSOR_IO_Init+0x10>)
 8001642:	f7ff ff63 	bl	800150c <I2Cx_Init>
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000590 	.word	0x20000590

08001650 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af02      	add	r7, sp, #8
 8001656:	4603      	mov	r3, r0
 8001658:	71fb      	strb	r3, [r7, #7]
 800165a:	460b      	mov	r3, r1
 800165c:	71bb      	strb	r3, [r7, #6]
 800165e:	4613      	mov	r3, r2
 8001660:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001662:	79bb      	ldrb	r3, [r7, #6]
 8001664:	b29a      	uxth	r2, r3
 8001666:	79f9      	ldrb	r1, [r7, #7]
 8001668:	2301      	movs	r3, #1
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	1d7b      	adds	r3, r7, #5
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	2301      	movs	r3, #1
 8001672:	4803      	ldr	r0, [pc, #12]	@ (8001680 <SENSOR_IO_Write+0x30>)
 8001674:	f7ff ffa5 	bl	80015c2 <I2Cx_WriteMultiple>
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	20000590 	.word	0x20000590

08001684 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af02      	add	r7, sp, #8
 800168a:	4603      	mov	r3, r0
 800168c:	460a      	mov	r2, r1
 800168e:	71fb      	strb	r3, [r7, #7]
 8001690:	4613      	mov	r3, r2
 8001692:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001698:	79bb      	ldrb	r3, [r7, #6]
 800169a:	b29a      	uxth	r2, r3
 800169c:	79f9      	ldrb	r1, [r7, #7]
 800169e:	2301      	movs	r3, #1
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	f107 030f 	add.w	r3, r7, #15
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	2301      	movs	r3, #1
 80016aa:	4804      	ldr	r0, [pc, #16]	@ (80016bc <SENSOR_IO_Read+0x38>)
 80016ac:	f7ff ff5c 	bl	8001568 <I2Cx_ReadMultiple>

  return read_value;
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000590 	.word	0x20000590

080016c0 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	603a      	str	r2, [r7, #0]
 80016c8:	461a      	mov	r2, r3
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
 80016ce:	460b      	mov	r3, r1
 80016d0:	71bb      	strb	r3, [r7, #6]
 80016d2:	4613      	mov	r3, r2
 80016d4:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80016d6:	79bb      	ldrb	r3, [r7, #6]
 80016d8:	b29a      	uxth	r2, r3
 80016da:	79f9      	ldrb	r1, [r7, #7]
 80016dc:	88bb      	ldrh	r3, [r7, #4]
 80016de:	9301      	str	r3, [sp, #4]
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	2301      	movs	r3, #1
 80016e6:	4804      	ldr	r0, [pc, #16]	@ (80016f8 <SENSOR_IO_ReadMultiple+0x38>)
 80016e8:	f7ff ff3e 	bl	8001568 <I2Cx_ReadMultiple>
 80016ec:	4603      	mov	r3, r0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20000590 	.word	0x20000590

080016fc <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 8001702:	4b3b      	ldr	r3, [pc, #236]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 8001704:	4a3b      	ldr	r2, [pc, #236]	@ (80017f4 <BSP_QSPI_Init+0xf8>)
 8001706:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001708:	4839      	ldr	r0, [pc, #228]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 800170a:	f003 fe2b 	bl	8005364 <HAL_OSPI_DeInit>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e067      	b.n	80017e8 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001718:	f000 f990 	bl	8001a3c <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 800171c:	4b34      	ldr	r3, [pc, #208]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 800171e:	2204      	movs	r2, #4
 8001720:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 8001722:	4b33      	ldr	r3, [pc, #204]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001728:	4b31      	ldr	r3, [pc, #196]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 800172a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800172e:	60da      	str	r2, [r3, #12]
 8001730:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001734:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	fa93 f3a3 	rbit	r3, r3
 800173c:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d101      	bne.n	800174c <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8001748:	2320      	movs	r3, #32
 800174a:	e003      	b.n	8001754 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	fab3 f383 	clz	r3, r3
 8001752:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8001754:	461a      	mov	r2, r3
 8001756:	4b26      	ldr	r3, [pc, #152]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 8001758:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 800175a:	4b25      	ldr	r3, [pc, #148]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 800175c:	2201      	movs	r2, #1
 800175e:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8001760:	4b23      	ldr	r3, [pc, #140]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 8001762:	2200      	movs	r2, #0
 8001764:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8001766:	4b22      	ldr	r3, [pc, #136]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 8001768:	2200      	movs	r2, #0
 800176a:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 800176c:	4b20      	ldr	r3, [pc, #128]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 800176e:	2204      	movs	r2, #4
 8001770:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001772:	4b1f      	ldr	r3, [pc, #124]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 8001774:	2200      	movs	r2, #0
 8001776:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001778:	4b1d      	ldr	r3, [pc, #116]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 800177a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800177e:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8001780:	4b1b      	ldr	r3, [pc, #108]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 8001782:	2200      	movs	r2, #0
 8001784:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8001786:	4b1a      	ldr	r3, [pc, #104]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 8001788:	2200      	movs	r2, #0
 800178a:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 800178c:	4818      	ldr	r0, [pc, #96]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 800178e:	f003 fd3f 	bl	8005210 <HAL_OSPI_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e025      	b.n	80017e8 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 800179c:	4814      	ldr	r0, [pc, #80]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 800179e:	f000 f98d 	bl	8001abc <QSPI_ResetMemory>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 80017a8:	2304      	movs	r3, #4
 80017aa:	e01d      	b.n	80017e8 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 80017ac:	2101      	movs	r1, #1
 80017ae:	4810      	ldr	r0, [pc, #64]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 80017b0:	f000 fa72 	bl	8001c98 <QSPI_QuadMode>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e014      	b.n	80017e8 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 80017be:	2101      	movs	r1, #1
 80017c0:	480b      	ldr	r0, [pc, #44]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 80017c2:	f000 fb15 	bl	8001df0 <QSPI_HighPerfMode>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e00b      	b.n	80017e8 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 80017d0:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 80017d2:	2202      	movs	r2, #2
 80017d4:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80017d6:	4806      	ldr	r0, [pc, #24]	@ (80017f0 <BSP_QSPI_Init+0xf4>)
 80017d8:	f003 fd1a 	bl	8005210 <HAL_OSPI_Init>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e000      	b.n	80017e8 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 80017e6:	2300      	movs	r3, #0
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3710      	adds	r7, #16
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	200005e4 	.word	0x200005e4
 80017f4:	a0001000 	.word	0xa0001000

080017f8 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b098      	sub	sp, #96	@ 0x60
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001804:	2300      	movs	r3, #0
 8001806:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 800180c:	23eb      	movs	r3, #235	@ 0xeb
 800180e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 8001810:	2301      	movs	r3, #1
 8001812:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 8001814:	2300      	movs	r3, #0
 8001816:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001818:	2300      	movs	r3, #0
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 8001820:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001824:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 8001826:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800182a:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800182c:	2300      	movs	r3, #0
 800182e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8001830:	23aa      	movs	r3, #170	@ 0xaa
 8001832:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 8001834:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001838:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 800183a:	2300      	movs	r3, #0
 800183c:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 800183e:	2300      	movs	r3, #0
 8001840:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 8001842:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001846:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 8001850:	2304      	movs	r3, #4
 8001852:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001858:	2300      	movs	r3, #0
 800185a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001864:	4619      	mov	r1, r3
 8001866:	480c      	ldr	r0, [pc, #48]	@ (8001898 <BSP_QSPI_Read+0xa0>)
 8001868:	f003 fda3 	bl	80053b2 <HAL_OSPI_Command>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e00b      	b.n	800188e <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800187a:	68f9      	ldr	r1, [r7, #12]
 800187c:	4806      	ldr	r0, [pc, #24]	@ (8001898 <BSP_QSPI_Read+0xa0>)
 800187e:	f003 fe8c 	bl	800559a <HAL_OSPI_Receive>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e000      	b.n	800188e <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3760      	adds	r7, #96	@ 0x60
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	200005e4 	.word	0x200005e4

0800189c <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b09c      	sub	sp, #112	@ 0x70
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80018b0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80018b2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d901      	bls.n	80018be <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4413      	add	r3, r2
 80018c8:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 80018d2:	2338      	movs	r3, #56	@ 0x38
 80018d4:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80018d6:	2301      	movs	r3, #1
 80018d8:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80018da:	2300      	movs	r3, #0
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 80018e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018e6:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80018e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ec:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80018ee:	2300      	movs	r3, #0
 80018f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 80018f6:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80018fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80018fc:	2300      	movs	r3, #0
 80018fe:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 8001900:	2300      	movs	r3, #0
 8001902:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001904:	2300      	movs	r3, #0
 8001906:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001908:	2300      	movs	r3, #0
 800190a:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 800190c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800190e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 8001910:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001912:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001914:	4823      	ldr	r0, [pc, #140]	@ (80019a4 <BSP_QSPI_Write+0x108>)
 8001916:	f000 f918 	bl	8001b4a <QSPI_WriteEnable>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e03b      	b.n	800199c <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	f241 3288 	movw	r2, #5000	@ 0x1388
 800192c:	4619      	mov	r1, r3
 800192e:	481d      	ldr	r0, [pc, #116]	@ (80019a4 <BSP_QSPI_Write+0x108>)
 8001930:	f003 fd3f 	bl	80053b2 <HAL_OSPI_Command>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e02e      	b.n	800199c <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800193e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001942:	68f9      	ldr	r1, [r7, #12]
 8001944:	4817      	ldr	r0, [pc, #92]	@ (80019a4 <BSP_QSPI_Write+0x108>)
 8001946:	f003 fdb5 	bl	80054b4 <HAL_OSPI_Transmit>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e023      	b.n	800199c <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001954:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001958:	4812      	ldr	r0, [pc, #72]	@ (80019a4 <BSP_QSPI_Write+0x108>)
 800195a:	f000 f952 	bl	8001c02 <QSPI_AutoPollingMemReady>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e019      	b.n	800199c <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001968:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800196a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800196c:	4413      	add	r3, r2
 800196e:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001974:	4413      	add	r3, r2
 8001976:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8001978:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800197a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800197e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001980:	429a      	cmp	r2, r3
 8001982:	d203      	bcs.n	800198c <BSP_QSPI_Write+0xf0>
 8001984:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001986:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	e001      	b.n	8001990 <BSP_QSPI_Write+0xf4>
 800198c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001990:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 8001992:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001994:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001996:	429a      	cmp	r2, r3
 8001998:	d3b8      	bcc.n	800190c <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 800199a:	2300      	movs	r3, #0
}
 800199c:	4618      	mov	r0, r3
 800199e:	3770      	adds	r7, #112	@ 0x70
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	200005e4 	.word	0x200005e4

080019a8 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b096      	sub	sp, #88	@ 0x58
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 80019b8:	23d8      	movs	r3, #216	@ 0xd8
 80019ba:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80019bc:	2301      	movs	r3, #1
 80019be:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 80019cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019d0:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80019d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80019d8:	2300      	movs	r3, #0
 80019da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80019dc:	2300      	movs	r3, #0
 80019de:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80019e0:	2300      	movs	r3, #0
 80019e2:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80019e8:	2300      	movs	r3, #0
 80019ea:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80019ec:	2300      	movs	r3, #0
 80019ee:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 80019f0:	4811      	ldr	r0, [pc, #68]	@ (8001a38 <BSP_QSPI_Erase_Block+0x90>)
 80019f2:	f000 f8aa 	bl	8001b4a <QSPI_WriteEnable>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e017      	b.n	8001a30 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a00:	f107 0308 	add.w	r3, r7, #8
 8001a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a08:	4619      	mov	r1, r3
 8001a0a:	480b      	ldr	r0, [pc, #44]	@ (8001a38 <BSP_QSPI_Erase_Block+0x90>)
 8001a0c:	f003 fcd1 	bl	80053b2 <HAL_OSPI_Command>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e00a      	b.n	8001a30 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001a1a:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8001a1e:	4806      	ldr	r0, [pc, #24]	@ (8001a38 <BSP_QSPI_Erase_Block+0x90>)
 8001a20:	f000 f8ef 	bl	8001c02 <QSPI_AutoPollingMemReady>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e000      	b.n	8001a30 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3758      	adds	r7, #88	@ 0x58
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	200005e4 	.word	0x200005e4

08001a3c <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8001a42:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a46:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a4c:	6513      	str	r3, [r2, #80]	@ 0x50
 8001a4e:	4b19      	ldr	r3, [pc, #100]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a56:	60bb      	str	r3, [r7, #8]
 8001a58:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001a5a:	4b16      	ldr	r3, [pc, #88]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4a15      	ldr	r2, [pc, #84]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001a66:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4a12      	ldr	r2, [pc, #72]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a72:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	4a0f      	ldr	r2, [pc, #60]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a78:	f043 0310 	orr.w	r3, r3, #16
 8001a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab4 <BSP_QSPI_MspInit+0x78>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	f003 0310 	and.w	r3, r3, #16
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001a8a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001a8e:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001a90:	2302      	movs	r3, #2
 8001a92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001a9c:	230a      	movs	r3, #10
 8001a9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa0:	f107 030c 	add.w	r3, r7, #12
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4804      	ldr	r0, [pc, #16]	@ (8001ab8 <BSP_QSPI_MspInit+0x7c>)
 8001aa8:	f002 fa88 	bl	8003fbc <HAL_GPIO_Init>
}
 8001aac:	bf00      	nop
 8001aae:	3720      	adds	r7, #32
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	48001000 	.word	0x48001000

08001abc <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b096      	sub	sp, #88	@ 0x58
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001acc:	2366      	movs	r3, #102	@ 0x66
 8001ace:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001adc:	2300      	movs	r3, #0
 8001ade:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001af0:	2300      	movs	r3, #0
 8001af2:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001af4:	f107 0308 	add.w	r3, r7, #8
 8001af8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001afc:	4619      	mov	r1, r3
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f003 fc57 	bl	80053b2 <HAL_OSPI_Command>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e019      	b.n	8001b42 <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001b0e:	2399      	movs	r3, #153	@ 0x99
 8001b10:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b12:	f107 0308 	add.w	r3, r7, #8
 8001b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f003 fc48 	bl	80053b2 <HAL_OSPI_Command>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e00a      	b.n	8001b42 <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001b2c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f000 f866 	bl	8001c02 <QSPI_AutoPollingMemReady>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e000      	b.n	8001b42 <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3758      	adds	r7, #88	@ 0x58
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b09c      	sub	sp, #112	@ 0x70
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001b56:	2300      	movs	r3, #0
 8001b58:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8001b5a:	2306      	movs	r3, #6
 8001b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001b62:	2300      	movs	r3, #0
 8001b64:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001b66:	2300      	movs	r3, #0
 8001b68:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b82:	f107 0320 	add.w	r3, r7, #32
 8001b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f003 fc10 	bl	80053b2 <HAL_OSPI_Command>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e02e      	b.n	8001bfa <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001ba8:	2310      	movs	r3, #16
 8001baa:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001bac:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bb0:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8001bb2:	2305      	movs	r3, #5
 8001bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8001bb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bba:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bc4:	f107 0320 	add.w	r3, r7, #32
 8001bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bcc:	4619      	mov	r1, r3
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f003 fbef 	bl	80053b2 <HAL_OSPI_Command>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e00d      	b.n	8001bfa <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be6:	4619      	mov	r1, r3
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f003 fd79 	bl	80056e0 <HAL_OSPI_AutoPolling>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e000      	b.n	8001bfa <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3770      	adds	r7, #112	@ 0x70
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b09c      	sub	sp, #112	@ 0x70
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
 8001c0a:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001c10:	2300      	movs	r3, #0
 8001c12:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001c14:	2305      	movs	r3, #5
 8001c16:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001c20:	2300      	movs	r3, #0
 8001c22:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001c2c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c30:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8001c32:	2301      	movs	r3, #1
 8001c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001c36:	2300      	movs	r3, #0
 8001c38:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001c42:	2300      	movs	r3, #0
 8001c44:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001c52:	2310      	movs	r3, #16
 8001c54:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001c56:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c5a:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c5c:	f107 0320 	add.w	r3, r7, #32
 8001c60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c64:	4619      	mov	r1, r3
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f003 fba3 	bl	80053b2 <HAL_OSPI_Command>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e00c      	b.n	8001c90 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8001c76:	f107 030c 	add.w	r3, r7, #12
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f003 fd2e 	bl	80056e0 <HAL_OSPI_AutoPolling>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e000      	b.n	8001c90 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3770      	adds	r7, #112	@ 0x70
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b098      	sub	sp, #96	@ 0x60
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001cac:	2305      	movs	r3, #5
 8001cae:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001cc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cde:	f107 0310 	add.w	r3, r7, #16
 8001ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f003 fb62 	bl	80053b2 <HAL_OSPI_Command>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e077      	b.n	8001de8 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cf8:	f107 030f 	add.w	r3, r7, #15
 8001cfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d00:	4619      	mov	r1, r3
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f003 fc49 	bl	800559a <HAL_OSPI_Receive>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e06a      	b.n	8001de8 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ff19 	bl	8001b4a <QSPI_WriteEnable>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e062      	b.n	8001de8 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8001d22:	78fb      	ldrb	r3, [r7, #3]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d105      	bne.n	8001d34 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001d28:	7bfb      	ldrb	r3, [r7, #15]
 8001d2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	73fb      	strb	r3, [r7, #15]
 8001d32:	e004      	b.n	8001d3e <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001d34:	7bfb      	ldrb	r3, [r7, #15]
 8001d36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d42:	f107 0310 	add.w	r3, r7, #16
 8001d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f003 fb30 	bl	80053b2 <HAL_OSPI_Command>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e045      	b.n	8001de8 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d5c:	f107 030f 	add.w	r3, r7, #15
 8001d60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d64:	4619      	mov	r1, r3
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f003 fba4 	bl	80054b4 <HAL_OSPI_Transmit>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e038      	b.n	8001de8 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001d76:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff ff41 	bl	8001c02 <QSPI_AutoPollingMemReady>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e02e      	b.n	8001de8 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001d8a:	2305      	movs	r3, #5
 8001d8c:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d8e:	f107 0310 	add.w	r3, r7, #16
 8001d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d96:	4619      	mov	r1, r3
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f003 fb0a 	bl	80053b2 <HAL_OSPI_Command>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e01f      	b.n	8001de8 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001da8:	f107 030f 	add.w	r3, r7, #15
 8001dac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001db0:	4619      	mov	r1, r3
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f003 fbf1 	bl	800559a <HAL_OSPI_Receive>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e012      	b.n	8001de8 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d102      	bne.n	8001dd2 <QSPI_QuadMode+0x13a>
 8001dcc:	78fb      	ldrb	r3, [r7, #3]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d007      	beq.n	8001de2 <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
 8001dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d004      	beq.n	8001de6 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001ddc:	78fb      	ldrb	r3, [r7, #3]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d101      	bne.n	8001de6 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e000      	b.n	8001de8 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3760      	adds	r7, #96	@ 0x60
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b098      	sub	sp, #96	@ 0x60
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	460b      	mov	r3, r1
 8001dfa:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001e04:	2305      	movs	r3, #5
 8001e06:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001e1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e20:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001e32:	2300      	movs	r3, #0
 8001e34:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e36:	f107 0310 	add.w	r3, r7, #16
 8001e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e3e:	4619      	mov	r1, r3
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f003 fab6 	bl	80053b2 <HAL_OSPI_Command>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e09a      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e58:	4619      	mov	r1, r3
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f003 fb9d 	bl	800559a <HAL_OSPI_Receive>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e08d      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001e6a:	2315      	movs	r3, #21
 8001e6c:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e72:	f107 0310 	add.w	r3, r7, #16
 8001e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f003 fa98 	bl	80053b2 <HAL_OSPI_Command>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e07c      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e8c:	f107 030c 	add.w	r3, r7, #12
 8001e90:	3301      	adds	r3, #1
 8001e92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e96:	4619      	mov	r1, r3
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f003 fb7e 	bl	800559a <HAL_OSPI_Receive>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e06e      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f7ff fe4e 	bl	8001b4a <QSPI_WriteEnable>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e066      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001eb8:	78fb      	ldrb	r3, [r7, #3]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d105      	bne.n	8001eca <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001ebe:	7bbb      	ldrb	r3, [r7, #14]
 8001ec0:	f043 0302 	orr.w	r3, r3, #2
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	73bb      	strb	r3, [r7, #14]
 8001ec8:	e004      	b.n	8001ed4 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001eca:	7bbb      	ldrb	r3, [r7, #14]
 8001ecc:	f023 0302 	bic.w	r3, r3, #2
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f003 fa63 	bl	80053b2 <HAL_OSPI_Command>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e047      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ef6:	f107 030c 	add.w	r3, r7, #12
 8001efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001efe:	4619      	mov	r1, r3
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f003 fad7 	bl	80054b4 <HAL_OSPI_Transmit>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e03a      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001f10:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7ff fe74 	bl	8001c02 <QSPI_AutoPollingMemReady>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e030      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001f24:	2315      	movs	r3, #21
 8001f26:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f2c:	f107 0310 	add.w	r3, r7, #16
 8001f30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f34:	4619      	mov	r1, r3
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f003 fa3b 	bl	80053b2 <HAL_OSPI_Command>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e01f      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f46:	f107 030c 	add.w	r3, r7, #12
 8001f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f4e:	4619      	mov	r1, r3
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f003 fb22 	bl	800559a <HAL_OSPI_Receive>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e012      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001f60:	7b7b      	ldrb	r3, [r7, #13]
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d102      	bne.n	8001f70 <QSPI_HighPerfMode+0x180>
 8001f6a:	78fb      	ldrb	r3, [r7, #3]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d007      	beq.n	8001f80 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001f70:	7b7b      	ldrb	r3, [r7, #13]
 8001f72:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d004      	beq.n	8001f84 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001f7a:	78fb      	ldrb	r3, [r7, #3]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d101      	bne.n	8001f84 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e000      	b.n	8001f86 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3760      	adds	r7, #96	@ 0x60
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001f9a:	4b09      	ldr	r3, [pc, #36]	@ (8001fc0 <BSP_TSENSOR_Init+0x30>)
 8001f9c:	4a09      	ldr	r2, [pc, #36]	@ (8001fc4 <BSP_TSENSOR_Init+0x34>)
 8001f9e:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001fa0:	f7ff fb4c 	bl	800163c <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001fa4:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <BSP_TSENSOR_Init+0x30>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2100      	movs	r1, #0
 8001fac:	20be      	movs	r0, #190	@ 0xbe
 8001fae:	4798      	blx	r3

  ret = TSENSOR_OK;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000634 	.word	0x20000634
 8001fc4:	20000038 	.word	0x20000038

08001fc8 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8001fcc:	4b04      	ldr	r3, [pc, #16]	@ (8001fe0 <BSP_TSENSOR_ReadTemp+0x18>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	20be      	movs	r0, #190	@ 0xbe
 8001fd4:	4798      	blx	r3
 8001fd6:	eef0 7a40 	vmov.f32	s15, s0
}
 8001fda:	eeb0 0a67 	vmov.f32	s0, s15
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000634 	.word	0x20000634

08001fe4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fea:	4b0f      	ldr	r3, [pc, #60]	@ (8002028 <HAL_MspInit+0x44>)
 8001fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fee:	4a0e      	ldr	r2, [pc, #56]	@ (8002028 <HAL_MspInit+0x44>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8002028 <HAL_MspInit+0x44>)
 8001ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	607b      	str	r3, [r7, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002002:	4b09      	ldr	r3, [pc, #36]	@ (8002028 <HAL_MspInit+0x44>)
 8002004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002006:	4a08      	ldr	r2, [pc, #32]	@ (8002028 <HAL_MspInit+0x44>)
 8002008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800200c:	6593      	str	r3, [r2, #88]	@ 0x58
 800200e:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <HAL_MspInit+0x44>)
 8002010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	40021000 	.word	0x40021000

0800202c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08a      	sub	sp, #40	@ 0x28
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002034:	f107 0314 	add.w	r3, r7, #20
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
 8002042:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a2b      	ldr	r2, [pc, #172]	@ (80020f8 <HAL_DAC_MspInit+0xcc>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d14f      	bne.n	80020ee <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800204e:	4b2b      	ldr	r3, [pc, #172]	@ (80020fc <HAL_DAC_MspInit+0xd0>)
 8002050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002052:	4a2a      	ldr	r2, [pc, #168]	@ (80020fc <HAL_DAC_MspInit+0xd0>)
 8002054:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002058:	6593      	str	r3, [r2, #88]	@ 0x58
 800205a:	4b28      	ldr	r3, [pc, #160]	@ (80020fc <HAL_DAC_MspInit+0xd0>)
 800205c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002066:	4b25      	ldr	r3, [pc, #148]	@ (80020fc <HAL_DAC_MspInit+0xd0>)
 8002068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206a:	4a24      	ldr	r2, [pc, #144]	@ (80020fc <HAL_DAC_MspInit+0xd0>)
 800206c:	f043 0301 	orr.w	r3, r3, #1
 8002070:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002072:	4b22      	ldr	r3, [pc, #136]	@ (80020fc <HAL_DAC_MspInit+0xd0>)
 8002074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002076:	f003 0301 	and.w	r3, r3, #1
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800207e:	2310      	movs	r3, #16
 8002080:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002082:	2303      	movs	r3, #3
 8002084:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208a:	f107 0314 	add.w	r3, r7, #20
 800208e:	4619      	mov	r1, r3
 8002090:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002094:	f001 ff92 	bl	8003fbc <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8002098:	4b19      	ldr	r3, [pc, #100]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 800209a:	4a1a      	ldr	r2, [pc, #104]	@ (8002104 <HAL_DAC_MspInit+0xd8>)
 800209c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800209e:	4b18      	ldr	r3, [pc, #96]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020a0:	2206      	movs	r2, #6
 80020a2:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020a4:	4b16      	ldr	r3, [pc, #88]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020a6:	2210      	movs	r2, #16
 80020a8:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020aa:	4b15      	ldr	r3, [pc, #84]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80020b0:	4b13      	ldr	r3, [pc, #76]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020b2:	2280      	movs	r2, #128	@ 0x80
 80020b4:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020b6:	4b12      	ldr	r3, [pc, #72]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020bc:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020be:	4b10      	ldr	r3, [pc, #64]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020c4:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80020c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020c8:	2220      	movs	r2, #32
 80020ca:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80020cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80020d2:	480b      	ldr	r0, [pc, #44]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020d4:	f001 fca4 	bl	8003a20 <HAL_DMA_Init>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80020de:	f7ff f8f9 	bl	80012d4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a06      	ldr	r2, [pc, #24]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	4a05      	ldr	r2, [pc, #20]	@ (8002100 <HAL_DAC_MspInit+0xd4>)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80020ee:	bf00      	nop
 80020f0:	3728      	adds	r7, #40	@ 0x28
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40007400 	.word	0x40007400
 80020fc:	40021000 	.word	0x40021000
 8002100:	200000dc 	.word	0x200000dc
 8002104:	40020008 	.word	0x40020008

08002108 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b0ae      	sub	sp, #184	@ 0xb8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002110:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002120:	f107 0310 	add.w	r3, r7, #16
 8002124:	2294      	movs	r2, #148	@ 0x94
 8002126:	2100      	movs	r1, #0
 8002128:	4618      	mov	r0, r3
 800212a:	f009 f977 	bl	800b41c <memset>
  if(hi2c->Instance==I2C2)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a21      	ldr	r2, [pc, #132]	@ (80021b8 <HAL_I2C_MspInit+0xb0>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d13b      	bne.n	80021b0 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002138:	2380      	movs	r3, #128	@ 0x80
 800213a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800213c:	2300      	movs	r3, #0
 800213e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002140:	f107 0310 	add.w	r3, r7, #16
 8002144:	4618      	mov	r0, r3
 8002146:	f004 fc97 	bl	8006a78 <HAL_RCCEx_PeriphCLKConfig>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002150:	f7ff f8c0 	bl	80012d4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002154:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <HAL_I2C_MspInit+0xb4>)
 8002156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002158:	4a18      	ldr	r2, [pc, #96]	@ (80021bc <HAL_I2C_MspInit+0xb4>)
 800215a:	f043 0302 	orr.w	r3, r3, #2
 800215e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002160:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <HAL_I2C_MspInit+0xb4>)
 8002162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800216c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002170:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002174:	2312      	movs	r3, #18
 8002176:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002180:	2303      	movs	r3, #3
 8002182:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002186:	2304      	movs	r3, #4
 8002188:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002190:	4619      	mov	r1, r3
 8002192:	480b      	ldr	r0, [pc, #44]	@ (80021c0 <HAL_I2C_MspInit+0xb8>)
 8002194:	f001 ff12 	bl	8003fbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002198:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <HAL_I2C_MspInit+0xb4>)
 800219a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219c:	4a07      	ldr	r2, [pc, #28]	@ (80021bc <HAL_I2C_MspInit+0xb4>)
 800219e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80021a4:	4b05      	ldr	r3, [pc, #20]	@ (80021bc <HAL_I2C_MspInit+0xb4>)
 80021a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80021b0:	bf00      	nop
 80021b2:	37b8      	adds	r7, #184	@ 0xb8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40005800 	.word	0x40005800
 80021bc:	40021000 	.word	0x40021000
 80021c0:	48000400 	.word	0x48000400

080021c4 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002200 <HAL_I2C_MspDeInit+0x3c>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d10f      	bne.n	80021f6 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80021d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002204 <HAL_I2C_MspDeInit+0x40>)
 80021d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021da:	4a0a      	ldr	r2, [pc, #40]	@ (8002204 <HAL_I2C_MspDeInit+0x40>)
 80021dc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80021e0:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80021e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021e6:	4808      	ldr	r0, [pc, #32]	@ (8002208 <HAL_I2C_MspDeInit+0x44>)
 80021e8:	f002 f87a 	bl	80042e0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80021ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80021f0:	4805      	ldr	r0, [pc, #20]	@ (8002208 <HAL_I2C_MspDeInit+0x44>)
 80021f2:	f002 f875 	bl	80042e0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40005800 	.word	0x40005800
 8002204:	40021000 	.word	0x40021000
 8002208:	48000400 	.word	0x48000400

0800220c <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b0aa      	sub	sp, #168	@ 0xa8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	2294      	movs	r2, #148	@ 0x94
 800221a:	2100      	movs	r1, #0
 800221c:	4618      	mov	r0, r3
 800221e:	f009 f8fd 	bl	800b41c <memset>
  if(hospi->Instance==OCTOSPI1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a17      	ldr	r2, [pc, #92]	@ (8002284 <HAL_OSPI_MspInit+0x78>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d127      	bne.n	800227c <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800222c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002230:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8002232:	2300      	movs	r3, #0
 8002234:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002238:	f107 0314 	add.w	r3, r7, #20
 800223c:	4618      	mov	r0, r3
 800223e:	f004 fc1b 	bl	8006a78 <HAL_RCCEx_PeriphCLKConfig>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 8002248:	f7ff f844 	bl	80012d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 800224c:	4b0e      	ldr	r3, [pc, #56]	@ (8002288 <HAL_OSPI_MspInit+0x7c>)
 800224e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002250:	4a0d      	ldr	r2, [pc, #52]	@ (8002288 <HAL_OSPI_MspInit+0x7c>)
 8002252:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002256:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002258:	4b0b      	ldr	r3, [pc, #44]	@ (8002288 <HAL_OSPI_MspInit+0x7c>)
 800225a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002264:	4b08      	ldr	r3, [pc, #32]	@ (8002288 <HAL_OSPI_MspInit+0x7c>)
 8002266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002268:	4a07      	ldr	r2, [pc, #28]	@ (8002288 <HAL_OSPI_MspInit+0x7c>)
 800226a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800226e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002270:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <HAL_OSPI_MspInit+0x7c>)
 8002272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 800227c:	bf00      	nop
 800227e:	37a8      	adds	r7, #168	@ 0xa8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	a0001000 	.word	0xa0001000
 8002288:	40021000 	.word	0x40021000

0800228c <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <HAL_OSPI_MspDeInit+0x38>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d10b      	bne.n	80022b6 <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 800229e:	4b0a      	ldr	r3, [pc, #40]	@ (80022c8 <HAL_OSPI_MspDeInit+0x3c>)
 80022a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a2:	4a09      	ldr	r2, [pc, #36]	@ (80022c8 <HAL_OSPI_MspDeInit+0x3c>)
 80022a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80022a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 80022aa:	4b07      	ldr	r3, [pc, #28]	@ (80022c8 <HAL_OSPI_MspDeInit+0x3c>)
 80022ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022ae:	4a06      	ldr	r2, [pc, #24]	@ (80022c8 <HAL_OSPI_MspDeInit+0x3c>)
 80022b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022b4:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 80022b6:	bf00      	nop
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	a0001000 	.word	0xa0001000
 80022c8:	40021000 	.word	0x40021000

080022cc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b08a      	sub	sp, #40	@ 0x28
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
 80022dc:	605a      	str	r2, [r3, #4]
 80022de:	609a      	str	r2, [r3, #8]
 80022e0:	60da      	str	r2, [r3, #12]
 80022e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a17      	ldr	r2, [pc, #92]	@ (8002348 <HAL_SPI_MspInit+0x7c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d128      	bne.n	8002340 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022ee:	4b17      	ldr	r3, [pc, #92]	@ (800234c <HAL_SPI_MspInit+0x80>)
 80022f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f2:	4a16      	ldr	r2, [pc, #88]	@ (800234c <HAL_SPI_MspInit+0x80>)
 80022f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80022fa:	4b14      	ldr	r3, [pc, #80]	@ (800234c <HAL_SPI_MspInit+0x80>)
 80022fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002302:	613b      	str	r3, [r7, #16]
 8002304:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002306:	4b11      	ldr	r3, [pc, #68]	@ (800234c <HAL_SPI_MspInit+0x80>)
 8002308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230a:	4a10      	ldr	r2, [pc, #64]	@ (800234c <HAL_SPI_MspInit+0x80>)
 800230c:	f043 0304 	orr.w	r3, r3, #4
 8002310:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002312:	4b0e      	ldr	r3, [pc, #56]	@ (800234c <HAL_SPI_MspInit+0x80>)
 8002314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800231e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002322:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002324:	2302      	movs	r3, #2
 8002326:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002328:	2300      	movs	r3, #0
 800232a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800232c:	2303      	movs	r3, #3
 800232e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002330:	2306      	movs	r3, #6
 8002332:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002334:	f107 0314 	add.w	r3, r7, #20
 8002338:	4619      	mov	r1, r3
 800233a:	4805      	ldr	r0, [pc, #20]	@ (8002350 <HAL_SPI_MspInit+0x84>)
 800233c:	f001 fe3e 	bl	8003fbc <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002340:	bf00      	nop
 8002342:	3728      	adds	r7, #40	@ 0x28
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40003c00 	.word	0x40003c00
 800234c:	40021000 	.word	0x40021000
 8002350:	48000800 	.word	0x48000800

08002354 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08c      	sub	sp, #48	@ 0x30
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 031c 	add.w	r3, r7, #28
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002374:	d132      	bne.n	80023dc <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002376:	4b31      	ldr	r3, [pc, #196]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 8002378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237a:	4a30      	ldr	r2, [pc, #192]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 800237c:	f043 0301 	orr.w	r3, r3, #1
 8002380:	6593      	str	r3, [r2, #88]	@ 0x58
 8002382:	4b2e      	ldr	r3, [pc, #184]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 8002384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	61bb      	str	r3, [r7, #24]
 800238c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800238e:	4b2b      	ldr	r3, [pc, #172]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 8002390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002392:	4a2a      	ldr	r2, [pc, #168]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800239a:	4b28      	ldr	r3, [pc, #160]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 800239c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ac:	2302      	movs	r3, #2
 80023ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b0:	2300      	movs	r3, #0
 80023b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b4:	2300      	movs	r3, #0
 80023b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023b8:	2301      	movs	r3, #1
 80023ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023bc:	f107 031c 	add.w	r3, r7, #28
 80023c0:	4619      	mov	r1, r3
 80023c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023c6:	f001 fdf9 	bl	8003fbc <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023ca:	2200      	movs	r2, #0
 80023cc:	2100      	movs	r1, #0
 80023ce:	201c      	movs	r0, #28
 80023d0:	f000 ffc7 	bl	8003362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023d4:	201c      	movs	r0, #28
 80023d6:	f000 ffe0 	bl	800339a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80023da:	e02a      	b.n	8002432 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM3)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a17      	ldr	r2, [pc, #92]	@ (8002440 <HAL_TIM_Base_MspInit+0xec>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d10c      	bne.n	8002400 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023e6:	4b15      	ldr	r3, [pc, #84]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 80023e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ea:	4a14      	ldr	r2, [pc, #80]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 80023ec:	f043 0302 	orr.w	r3, r3, #2
 80023f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80023f2:	4b12      	ldr	r3, [pc, #72]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 80023f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	613b      	str	r3, [r7, #16]
 80023fc:	693b      	ldr	r3, [r7, #16]
}
 80023fe:	e018      	b.n	8002432 <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM4)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a0f      	ldr	r2, [pc, #60]	@ (8002444 <HAL_TIM_Base_MspInit+0xf0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d113      	bne.n	8002432 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800240a:	4b0c      	ldr	r3, [pc, #48]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 800240c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240e:	4a0b      	ldr	r2, [pc, #44]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 8002410:	f043 0304 	orr.w	r3, r3, #4
 8002414:	6593      	str	r3, [r2, #88]	@ 0x58
 8002416:	4b09      	ldr	r3, [pc, #36]	@ (800243c <HAL_TIM_Base_MspInit+0xe8>)
 8002418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002422:	2200      	movs	r2, #0
 8002424:	2100      	movs	r1, #0
 8002426:	201e      	movs	r0, #30
 8002428:	f000 ff9b 	bl	8003362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800242c:	201e      	movs	r0, #30
 800242e:	f000 ffb4 	bl	800339a <HAL_NVIC_EnableIRQ>
}
 8002432:	bf00      	nop
 8002434:	3730      	adds	r7, #48	@ 0x30
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40021000 	.word	0x40021000
 8002440:	40000400 	.word	0x40000400
 8002444:	40000800 	.word	0x40000800

08002448 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b088      	sub	sp, #32
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 030c 	add.w	r3, r7, #12
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a11      	ldr	r2, [pc, #68]	@ (80024ac <HAL_TIM_MspPostInit+0x64>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d11b      	bne.n	80024a2 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800246a:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <HAL_TIM_MspPostInit+0x68>)
 800246c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246e:	4a10      	ldr	r2, [pc, #64]	@ (80024b0 <HAL_TIM_MspPostInit+0x68>)
 8002470:	f043 0302 	orr.w	r3, r3, #2
 8002474:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002476:	4b0e      	ldr	r3, [pc, #56]	@ (80024b0 <HAL_TIM_MspPostInit+0x68>)
 8002478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	60bb      	str	r3, [r7, #8]
 8002480:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002482:	2301      	movs	r3, #1
 8002484:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002486:	2302      	movs	r3, #2
 8002488:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248e:	2300      	movs	r3, #0
 8002490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002492:	2302      	movs	r3, #2
 8002494:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002496:	f107 030c 	add.w	r3, r7, #12
 800249a:	4619      	mov	r1, r3
 800249c:	4805      	ldr	r0, [pc, #20]	@ (80024b4 <HAL_TIM_MspPostInit+0x6c>)
 800249e:	f001 fd8d 	bl	8003fbc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80024a2:	bf00      	nop
 80024a4:	3720      	adds	r7, #32
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40000400 	.word	0x40000400
 80024b0:	40021000 	.word	0x40021000
 80024b4:	48000400 	.word	0x48000400

080024b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b0ae      	sub	sp, #184	@ 0xb8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
 80024ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024d0:	f107 0310 	add.w	r3, r7, #16
 80024d4:	2294      	movs	r2, #148	@ 0x94
 80024d6:	2100      	movs	r1, #0
 80024d8:	4618      	mov	r0, r3
 80024da:	f008 ff9f 	bl	800b41c <memset>
  if(huart->Instance==USART1)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a21      	ldr	r2, [pc, #132]	@ (8002568 <HAL_UART_MspInit+0xb0>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d13a      	bne.n	800255e <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80024e8:	2301      	movs	r3, #1
 80024ea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80024ec:	2300      	movs	r3, #0
 80024ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024f0:	f107 0310 	add.w	r3, r7, #16
 80024f4:	4618      	mov	r0, r3
 80024f6:	f004 fabf 	bl	8006a78 <HAL_RCCEx_PeriphCLKConfig>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002500:	f7fe fee8 	bl	80012d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002504:	4b19      	ldr	r3, [pc, #100]	@ (800256c <HAL_UART_MspInit+0xb4>)
 8002506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002508:	4a18      	ldr	r2, [pc, #96]	@ (800256c <HAL_UART_MspInit+0xb4>)
 800250a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800250e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002510:	4b16      	ldr	r3, [pc, #88]	@ (800256c <HAL_UART_MspInit+0xb4>)
 8002512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002514:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800251c:	4b13      	ldr	r3, [pc, #76]	@ (800256c <HAL_UART_MspInit+0xb4>)
 800251e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002520:	4a12      	ldr	r2, [pc, #72]	@ (800256c <HAL_UART_MspInit+0xb4>)
 8002522:	f043 0302 	orr.w	r3, r3, #2
 8002526:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002528:	4b10      	ldr	r3, [pc, #64]	@ (800256c <HAL_UART_MspInit+0xb4>)
 800252a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	60bb      	str	r3, [r7, #8]
 8002532:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002534:	23c0      	movs	r3, #192	@ 0xc0
 8002536:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253a:	2302      	movs	r3, #2
 800253c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002540:	2300      	movs	r3, #0
 8002542:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002546:	2303      	movs	r3, #3
 8002548:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800254c:	2307      	movs	r3, #7
 800254e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002552:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002556:	4619      	mov	r1, r3
 8002558:	4805      	ldr	r0, [pc, #20]	@ (8002570 <HAL_UART_MspInit+0xb8>)
 800255a:	f001 fd2f 	bl	8003fbc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800255e:	bf00      	nop
 8002560:	37b8      	adds	r7, #184	@ 0xb8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40013800 	.word	0x40013800
 800256c:	40021000 	.word	0x40021000
 8002570:	48000400 	.word	0x48000400

08002574 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002578:	bf00      	nop
 800257a:	e7fd      	b.n	8002578 <NMI_Handler+0x4>

0800257c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <HardFault_Handler+0x4>

08002584 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002588:	bf00      	nop
 800258a:	e7fd      	b.n	8002588 <MemManage_Handler+0x4>

0800258c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002590:	bf00      	nop
 8002592:	e7fd      	b.n	8002590 <BusFault_Handler+0x4>

08002594 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002598:	bf00      	nop
 800259a:	e7fd      	b.n	8002598 <UsageFault_Handler+0x4>

0800259c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025aa:	b480      	push	{r7}
 80025ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025ca:	f000 fdab 	bl	8003124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WIFI_CMD_DATA_READY_Pin);
 80025d6:	2002      	movs	r0, #2
 80025d8:	f001 ffa4 	bl	8004524 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80025dc:	bf00      	nop
 80025de:	bd80      	pop	{r7, pc}

080025e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80025e4:	4802      	ldr	r0, [pc, #8]	@ (80025f0 <DMA1_Channel1_IRQHandler+0x10>)
 80025e6:	f001 fb9a 	bl	8003d1e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	200000dc 	.word	0x200000dc

080025f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025f8:	4802      	ldr	r0, [pc, #8]	@ (8002604 <TIM2_IRQHandler+0x10>)
 80025fa:	f006 fb51 	bl	8008ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000244 	.word	0x20000244

08002608 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800260c:	4802      	ldr	r0, [pc, #8]	@ (8002618 <TIM4_IRQHandler+0x10>)
 800260e:	f006 fb47 	bl	8008ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	200002dc 	.word	0x200002dc

0800261c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	e00a      	b.n	8002644 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800262e:	f7fe f817 	bl	8000660 <__io_getchar>
 8002632:	4601      	mov	r1, r0
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	1c5a      	adds	r2, r3, #1
 8002638:	60ba      	str	r2, [r7, #8]
 800263a:	b2ca      	uxtb	r2, r1
 800263c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	3301      	adds	r3, #1
 8002642:	617b      	str	r3, [r7, #20]
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	429a      	cmp	r2, r3
 800264a:	dbf0      	blt.n	800262e <_read+0x12>
  }

  return len;
 800264c:	687b      	ldr	r3, [r7, #4]
}
 800264e:	4618      	mov	r0, r3
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b086      	sub	sp, #24
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002662:	2300      	movs	r3, #0
 8002664:	617b      	str	r3, [r7, #20]
 8002666:	e009      	b.n	800267c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	1c5a      	adds	r2, r3, #1
 800266c:	60ba      	str	r2, [r7, #8]
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	4618      	mov	r0, r3
 8002672:	f7fd ffe7 	bl	8000644 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	3301      	adds	r3, #1
 800267a:	617b      	str	r3, [r7, #20]
 800267c:	697a      	ldr	r2, [r7, #20]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	429a      	cmp	r2, r3
 8002682:	dbf1      	blt.n	8002668 <_write+0x12>
  }
  return len;
 8002684:	687b      	ldr	r3, [r7, #4]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <_close>:

int _close(int file)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002696:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800269a:	4618      	mov	r0, r3
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr

080026a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026a6:	b480      	push	{r7}
 80026a8:	b083      	sub	sp, #12
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
 80026ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026b6:	605a      	str	r2, [r3, #4]
  return 0;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <_isatty>:

int _isatty(int file)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026ce:	2301      	movs	r3, #1
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
	...

080026f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b086      	sub	sp, #24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002700:	4a14      	ldr	r2, [pc, #80]	@ (8002754 <_sbrk+0x5c>)
 8002702:	4b15      	ldr	r3, [pc, #84]	@ (8002758 <_sbrk+0x60>)
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800270c:	4b13      	ldr	r3, [pc, #76]	@ (800275c <_sbrk+0x64>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d102      	bne.n	800271a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002714:	4b11      	ldr	r3, [pc, #68]	@ (800275c <_sbrk+0x64>)
 8002716:	4a12      	ldr	r2, [pc, #72]	@ (8002760 <_sbrk+0x68>)
 8002718:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800271a:	4b10      	ldr	r3, [pc, #64]	@ (800275c <_sbrk+0x64>)
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4413      	add	r3, r2
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	429a      	cmp	r2, r3
 8002726:	d207      	bcs.n	8002738 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002728:	f008 feb2 	bl	800b490 <__errno>
 800272c:	4603      	mov	r3, r0
 800272e:	220c      	movs	r2, #12
 8002730:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002732:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002736:	e009      	b.n	800274c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002738:	4b08      	ldr	r3, [pc, #32]	@ (800275c <_sbrk+0x64>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800273e:	4b07      	ldr	r3, [pc, #28]	@ (800275c <_sbrk+0x64>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4413      	add	r3, r2
 8002746:	4a05      	ldr	r2, [pc, #20]	@ (800275c <_sbrk+0x64>)
 8002748:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800274a:	68fb      	ldr	r3, [r7, #12]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	200a0000 	.word	0x200a0000
 8002758:	00000400 	.word	0x00000400
 800275c:	20000638 	.word	0x20000638
 8002760:	20000f90 	.word	0x20000f90

08002764 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002768:	4b06      	ldr	r3, [pc, #24]	@ (8002784 <SystemInit+0x20>)
 800276a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800276e:	4a05      	ldr	r2, [pc, #20]	@ (8002784 <SystemInit+0x20>)
 8002770:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002774:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	e000ed00 	.word	0xe000ed00

08002788 <WIFI_SPI_Receive>:
  * @param  buffer: A char buffer, where the received data will be saved in.
  * @param  size: Buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Receive(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	4613      	mov	r3, r2
 8002794:	80fb      	strh	r3, [r7, #6]

	uint16_t cnt = 0;
 8002796:	2300      	movs	r3, #0
 8002798:	82fb      	strh	r3, [r7, #22]
	memset(buffer, '\0', size); // Erase buffer
 800279a:	88fb      	ldrh	r3, [r7, #6]
 800279c:	461a      	mov	r2, r3
 800279e:	2100      	movs	r1, #0
 80027a0:	68b8      	ldr	r0, [r7, #8]
 80027a2:	f008 fe3b 	bl	800b41c <memset>

	while (WIFI_IS_CMDDATA_READY())
 80027a6:	e015      	b.n	80027d4 <WIFI_SPI_Receive+0x4c>
	{
		// Fill buffer as long there is still space
		if ( (cnt > (size - 2)) || (HAL_SPI_Receive(hwifi->handle , (uint8_t*) buffer + cnt, 1, WIFI_TIMEOUT) != HAL_OK) )
 80027a8:	88fb      	ldrh	r3, [r7, #6]
 80027aa:	1e5a      	subs	r2, r3, #1
 80027ac:	8afb      	ldrh	r3, [r7, #22]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	dd0b      	ble.n	80027ca <WIFI_SPI_Receive+0x42>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6818      	ldr	r0, [r3, #0]
 80027b6:	8afb      	ldrh	r3, [r7, #22]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	18d1      	adds	r1, r2, r3
 80027bc:	2303      	movs	r3, #3
 80027be:	2201      	movs	r2, #1
 80027c0:	f005 f88b 	bl	80078da <HAL_SPI_Receive>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <WIFI_SPI_Receive+0x46>
		  {
			Error_Handler();
 80027ca:	f7fe fd83 	bl	80012d4 <Error_Handler>
		  }
		cnt+=2;
 80027ce:	8afb      	ldrh	r3, [r7, #22]
 80027d0:	3302      	adds	r3, #2
 80027d2:	82fb      	strh	r3, [r7, #22]
	while (WIFI_IS_CMDDATA_READY())
 80027d4:	2102      	movs	r1, #2
 80027d6:	4808      	ldr	r0, [pc, #32]	@ (80027f8 <WIFI_SPI_Receive+0x70>)
 80027d8:	f001 fe74 	bl	80044c4 <HAL_GPIO_ReadPin>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d0e2      	beq.n	80027a8 <WIFI_SPI_Receive+0x20>
	}

	// Trim padding chars from data
	trimstr(buffer, size, (char) WIFI_RX_PADDING);
 80027e2:	88fb      	ldrh	r3, [r7, #6]
 80027e4:	2215      	movs	r2, #21
 80027e6:	4619      	mov	r1, r3
 80027e8:	68b8      	ldr	r0, [r7, #8]
 80027ea:	f000 fb07 	bl	8002dfc <trimstr>

	return WIFI_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	48001000 	.word	0x48001000

080027fc <WIFI_SPI_Transmit>:
  * @param  buffer: A char buffer, where the data to be sent is saved in.
  * @param  size: Buffer size (including \0, so it is compatible with sizeof())
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Transmit(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 80027fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002800:	b087      	sub	sp, #28
 8002802:	af00      	add	r7, sp, #0
 8002804:	60f8      	str	r0, [r7, #12]
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	4613      	mov	r3, r2
 800280a:	80fb      	strh	r3, [r7, #6]
 800280c:	466b      	mov	r3, sp
 800280e:	461e      	mov	r6, r3

	char bTx[(size/2)*2 + 1]; // Make a buffer that has an even amount of bytes (even is meant for the chars excluding \0)
 8002810:	88fb      	ldrh	r3, [r7, #6]
 8002812:	085b      	lsrs	r3, r3, #1
 8002814:	b29b      	uxth	r3, r3
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	1c59      	adds	r1, r3, #1
 800281a:	1e4b      	subs	r3, r1, #1
 800281c:	617b      	str	r3, [r7, #20]
 800281e:	460a      	mov	r2, r1
 8002820:	2300      	movs	r3, #0
 8002822:	4690      	mov	r8, r2
 8002824:	4699      	mov	r9, r3
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	f04f 0300 	mov.w	r3, #0
 800282e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002832:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002836:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800283a:	460a      	mov	r2, r1
 800283c:	2300      	movs	r3, #0
 800283e:	4614      	mov	r4, r2
 8002840:	461d      	mov	r5, r3
 8002842:	f04f 0200 	mov.w	r2, #0
 8002846:	f04f 0300 	mov.w	r3, #0
 800284a:	00eb      	lsls	r3, r5, #3
 800284c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002850:	00e2      	lsls	r2, r4, #3
 8002852:	460b      	mov	r3, r1
 8002854:	3307      	adds	r3, #7
 8002856:	08db      	lsrs	r3, r3, #3
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	ebad 0d03 	sub.w	sp, sp, r3
 800285e:	466b      	mov	r3, sp
 8002860:	3300      	adds	r3, #0
 8002862:	613b      	str	r3, [r7, #16]
	snprintf( bTx, size, buffer ); // Copy buffer in bTx
 8002864:	88fb      	ldrh	r3, [r7, #6]
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	4619      	mov	r1, r3
 800286a:	6938      	ldr	r0, [r7, #16]
 800286c:	f008 fcaa 	bl	800b1c4 <sniprintf>

	if ( !(size % 2) ) strcat(bTx, (char) WIFI_TX_PADDING); // If buffer had an odd amount of bytes, append a filler char to bTx
 8002870:	88fb      	ldrh	r3, [r7, #6]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	b29b      	uxth	r3, r3
 8002878:	2b00      	cmp	r3, #0
 800287a:	d103      	bne.n	8002884 <WIFI_SPI_Transmit+0x88>
 800287c:	210a      	movs	r1, #10
 800287e:	6938      	ldr	r0, [r7, #16]
 8002880:	f008 fdd4 	bl	800b42c <strcat>

	if (HAL_SPI_Transmit(hwifi->handle, (uint8_t*)bTx, size/2, WIFI_TIMEOUT) != HAL_OK) // size must be halved since 16bits are sent via SPI
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6818      	ldr	r0, [r3, #0]
 8002888:	88fb      	ldrh	r3, [r7, #6]
 800288a:	085b      	lsrs	r3, r3, #1
 800288c:	b29a      	uxth	r2, r3
 800288e:	2303      	movs	r3, #3
 8002890:	6939      	ldr	r1, [r7, #16]
 8002892:	f004 feac 	bl	80075ee <HAL_SPI_Transmit>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d001      	beq.n	80028a0 <WIFI_SPI_Transmit+0xa4>
	  {
		Error_Handler();
 800289c:	f7fe fd1a 	bl	80012d4 <Error_Handler>
	  }

	return WIFI_OK;
 80028a0:	2300      	movs	r3, #0
 80028a2:	46b5      	mov	sp, r6
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	371c      	adds	r7, #28
 80028a8:	46bd      	mov	sp, r7
 80028aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

080028b0 <WIFI_Init>:
  * @brief  Resets and initialises the Wifi module.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_Init(WIFI_HandleTypeDef* hwifi){
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af02      	add	r7, sp, #8
 80028b6:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 80028b8:	2300      	movs	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]

	WIFI_RESET_MODULE();
 80028bc:	2200      	movs	r2, #0
 80028be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028c2:	4831      	ldr	r0, [pc, #196]	@ (8002988 <WIFI_Init+0xd8>)
 80028c4:	f001 fe16 	bl	80044f4 <HAL_GPIO_WritePin>
 80028c8:	200a      	movs	r0, #10
 80028ca:	f000 fc4b 	bl	8003164 <HAL_Delay>
 80028ce:	2201      	movs	r2, #1
 80028d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028d4:	482c      	ldr	r0, [pc, #176]	@ (8002988 <WIFI_Init+0xd8>)
 80028d6:	f001 fe0d 	bl	80044f4 <HAL_GPIO_WritePin>
 80028da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80028de:	f000 fc41 	bl	8003164 <HAL_Delay>
	WIFI_ENABLE_NSS();
 80028e2:	2200      	movs	r2, #0
 80028e4:	2101      	movs	r1, #1
 80028e6:	4828      	ldr	r0, [pc, #160]	@ (8002988 <WIFI_Init+0xd8>)
 80028e8:	f001 fe04 	bl	80044f4 <HAL_GPIO_WritePin>
 80028ec:	200a      	movs	r0, #10
 80028ee:	f000 fc39 	bl	8003164 <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 80028f2:	bf00      	nop
 80028f4:	2102      	movs	r1, #2
 80028f6:	4824      	ldr	r0, [pc, #144]	@ (8002988 <WIFI_Init+0xd8>)
 80028f8:	f001 fde4 	bl	80044c4 <HAL_GPIO_ReadPin>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d1f8      	bne.n	80028f4 <WIFI_Init+0x44>

	if(WIFI_SPI_Receive(hwifi, wifiRxBuffer, WIFI_RX_BUFFER_SIZE) != WIFI_OK) Error_Handler();
 8002902:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002906:	4921      	ldr	r1, [pc, #132]	@ (800298c <WIFI_Init+0xdc>)
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7ff ff3d 	bl	8002788 <WIFI_SPI_Receive>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <WIFI_Init+0x68>
 8002914:	f7fe fcde 	bl	80012d4 <Error_Handler>

	if( strcmp(wifiRxBuffer, WIFI_MSG_POWERUP) ) Error_Handler();
 8002918:	491d      	ldr	r1, [pc, #116]	@ (8002990 <WIFI_Init+0xe0>)
 800291a:	481c      	ldr	r0, [pc, #112]	@ (800298c <WIFI_Init+0xdc>)
 800291c:	f7fd fc70 	bl	8000200 <strcmp>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <WIFI_Init+0x7a>
 8002926:	f7fe fcd5 	bl	80012d4 <Error_Handler>

	WIFI_DISABLE_NSS();
 800292a:	2201      	movs	r2, #1
 800292c:	2101      	movs	r1, #1
 800292e:	4816      	ldr	r0, [pc, #88]	@ (8002988 <WIFI_Init+0xd8>)
 8002930:	f001 fde0 	bl	80044f4 <HAL_GPIO_WritePin>
 8002934:	200a      	movs	r0, #10
 8002936:	f000 fc15 	bl	8003164 <HAL_Delay>


	msgLength = sprintf(wifiTxBuffer, "Z3=0\r");
 800293a:	4916      	ldr	r1, [pc, #88]	@ (8002994 <WIFI_Init+0xe4>)
 800293c:	4816      	ldr	r0, [pc, #88]	@ (8002998 <WIFI_Init+0xe8>)
 800293e:	f008 fc77 	bl	800b230 <siprintf>
 8002942:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002944:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	4b10      	ldr	r3, [pc, #64]	@ (800298c <WIFI_Init+0xdc>)
 800294c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002950:	4911      	ldr	r1, [pc, #68]	@ (8002998 <WIFI_Init+0xe8>)
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f826 	bl	80029a4 <WIFI_SendATCommand>

	msgLength = sprintf(wifiTxBuffer, "Z0\r");
 8002958:	4910      	ldr	r1, [pc, #64]	@ (800299c <WIFI_Init+0xec>)
 800295a:	480f      	ldr	r0, [pc, #60]	@ (8002998 <WIFI_Init+0xe8>)
 800295c:	f008 fc68 	bl	800b230 <siprintf>
 8002960:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002962:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002966:	9300      	str	r3, [sp, #0]
 8002968:	4b08      	ldr	r3, [pc, #32]	@ (800298c <WIFI_Init+0xdc>)
 800296a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800296e:	490a      	ldr	r1, [pc, #40]	@ (8002998 <WIFI_Init+0xe8>)
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f000 f817 	bl	80029a4 <WIFI_SendATCommand>
	printf("Answer reset:\n %s", wifiRxBuffer);
 8002976:	4905      	ldr	r1, [pc, #20]	@ (800298c <WIFI_Init+0xdc>)
 8002978:	4809      	ldr	r0, [pc, #36]	@ (80029a0 <WIFI_Init+0xf0>)
 800297a:	f008 fd3d 	bl	800b3f8 <iprintf>


	return WIFI_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	48001000 	.word	0x48001000
 800298c:	20000a3c 	.word	0x20000a3c
 8002990:	0800c534 	.word	0x0800c534
 8002994:	0800c53c 	.word	0x0800c53c
 8002998:	2000063c 	.word	0x2000063c
 800299c:	0800c544 	.word	0x0800c544
 80029a0:	0800c548 	.word	0x0800c548

080029a4 <WIFI_SendATCommand>:
  * @param  bRx: Response buffer
  * @param  sizeCmd: Response buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SendATCommand(WIFI_HandleTypeDef* hwifi, char* bCmd, uint16_t sizeCmd, char* bRx, uint16_t sizeRx){
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	603b      	str	r3, [r7, #0]
 80029b0:	4613      	mov	r3, r2
 80029b2:	80fb      	strh	r3, [r7, #6]

	while(!WIFI_IS_CMDDATA_READY());
 80029b4:	bf00      	nop
 80029b6:	2102      	movs	r1, #2
 80029b8:	4828      	ldr	r0, [pc, #160]	@ (8002a5c <WIFI_SendATCommand+0xb8>)
 80029ba:	f001 fd83 	bl	80044c4 <HAL_GPIO_ReadPin>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d1f8      	bne.n	80029b6 <WIFI_SendATCommand+0x12>

	WIFI_ENABLE_NSS();
 80029c4:	2200      	movs	r2, #0
 80029c6:	2101      	movs	r1, #1
 80029c8:	4824      	ldr	r0, [pc, #144]	@ (8002a5c <WIFI_SendATCommand+0xb8>)
 80029ca:	f001 fd93 	bl	80044f4 <HAL_GPIO_WritePin>
 80029ce:	200a      	movs	r0, #10
 80029d0:	f000 fbc8 	bl	8003164 <HAL_Delay>

	if(WIFI_SPI_Transmit(hwifi, bCmd, sizeCmd) != WIFI_OK) Error_Handler();
 80029d4:	88fb      	ldrh	r3, [r7, #6]
 80029d6:	461a      	mov	r2, r3
 80029d8:	68b9      	ldr	r1, [r7, #8]
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f7ff ff0e 	bl	80027fc <WIFI_SPI_Transmit>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <WIFI_SendATCommand+0x46>
 80029e6:	f7fe fc75 	bl	80012d4 <Error_Handler>

	WIFI_DISABLE_NSS();
 80029ea:	2201      	movs	r2, #1
 80029ec:	2101      	movs	r1, #1
 80029ee:	481b      	ldr	r0, [pc, #108]	@ (8002a5c <WIFI_SendATCommand+0xb8>)
 80029f0:	f001 fd80 	bl	80044f4 <HAL_GPIO_WritePin>
 80029f4:	200a      	movs	r0, #10
 80029f6:	f000 fbb5 	bl	8003164 <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 80029fa:	bf00      	nop
 80029fc:	2102      	movs	r1, #2
 80029fe:	4817      	ldr	r0, [pc, #92]	@ (8002a5c <WIFI_SendATCommand+0xb8>)
 8002a00:	f001 fd60 	bl	80044c4 <HAL_GPIO_ReadPin>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d1f8      	bne.n	80029fc <WIFI_SendATCommand+0x58>

	WIFI_ENABLE_NSS();
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	4813      	ldr	r0, [pc, #76]	@ (8002a5c <WIFI_SendATCommand+0xb8>)
 8002a10:	f001 fd70 	bl	80044f4 <HAL_GPIO_WritePin>
 8002a14:	200a      	movs	r0, #10
 8002a16:	f000 fba5 	bl	8003164 <HAL_Delay>

	if(WIFI_SPI_Receive(hwifi, bRx, sizeRx) != WIFI_OK) Error_Handler();
 8002a1a:	8b3b      	ldrh	r3, [r7, #24]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	6839      	ldr	r1, [r7, #0]
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f7ff feb1 	bl	8002788 <WIFI_SPI_Receive>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <WIFI_SendATCommand+0x8c>
 8002a2c:	f7fe fc52 	bl	80012d4 <Error_Handler>

	if(WIFI_IS_CMDDATA_READY()) Error_Handler(); // If CMDDATA_READY is still high, then the buffer is too small for the data
 8002a30:	2102      	movs	r1, #2
 8002a32:	480a      	ldr	r0, [pc, #40]	@ (8002a5c <WIFI_SendATCommand+0xb8>)
 8002a34:	f001 fd46 	bl	80044c4 <HAL_GPIO_ReadPin>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d101      	bne.n	8002a42 <WIFI_SendATCommand+0x9e>
 8002a3e:	f7fe fc49 	bl	80012d4 <Error_Handler>

	WIFI_DISABLE_NSS();
 8002a42:	2201      	movs	r2, #1
 8002a44:	2101      	movs	r1, #1
 8002a46:	4805      	ldr	r0, [pc, #20]	@ (8002a5c <WIFI_SendATCommand+0xb8>)
 8002a48:	f001 fd54 	bl	80044f4 <HAL_GPIO_WritePin>
 8002a4c:	200a      	movs	r0, #10
 8002a4e:	f000 fb89 	bl	8003164 <HAL_Delay>

	return WIFI_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	48001000 	.word	0x48001000

08002a60 <WIFI_JoinNetwork>:
  * 		the Wifi handle.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_JoinNetwork(WIFI_HandleTypeDef* hwifi){
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b088      	sub	sp, #32
 8002a64:	af02      	add	r7, sp, #8
 8002a66:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]

	// Set SSID
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002a6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a70:	2100      	movs	r1, #0
 8002a72:	488d      	ldr	r0, [pc, #564]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002a74:	f008 fcd2 	bl	800b41c <memset>
	msgLength = sprintf(wifiTxBuffer, "C1=%s\r", hwifi->ssid);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	498b      	ldr	r1, [pc, #556]	@ (8002cac <WIFI_JoinNetwork+0x24c>)
 8002a80:	4889      	ldr	r0, [pc, #548]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002a82:	f008 fbd5 	bl	800b230 <siprintf>
 8002a86:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a94:	9300      	str	r3, [sp, #0]
 8002a96:	4b86      	ldr	r3, [pc, #536]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002a98:	4983      	ldr	r1, [pc, #524]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff ff82 	bl	80029a4 <WIFI_SendATCommand>

	// Set passphrase
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002aa0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4880      	ldr	r0, [pc, #512]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002aa8:	f008 fcb8 	bl	800b41c <memset>
	msgLength = sprintf(wifiTxBuffer, "C2=%s\r", hwifi->passphrase);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	4980      	ldr	r1, [pc, #512]	@ (8002cb4 <WIFI_JoinNetwork+0x254>)
 8002ab4:	487c      	ldr	r0, [pc, #496]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002ab6:	f008 fbbb 	bl	800b230 <siprintf>
 8002aba:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	4b79      	ldr	r3, [pc, #484]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002acc:	4976      	ldr	r1, [pc, #472]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f7ff ff68 	bl	80029a4 <WIFI_SendATCommand>

	// Set security type
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002ad4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ad8:	2100      	movs	r1, #0
 8002ada:	4873      	ldr	r0, [pc, #460]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002adc:	f008 fc9e 	bl	800b41c <memset>
	msgLength = sprintf(wifiTxBuffer, "C3=%d\r", hwifi->securityType);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	7b1b      	ldrb	r3, [r3, #12]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4974      	ldr	r1, [pc, #464]	@ (8002cb8 <WIFI_JoinNetwork+0x258>)
 8002ae8:	486f      	ldr	r0, [pc, #444]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002aea:	f008 fba1 	bl	800b230 <siprintf>
 8002aee:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	3301      	adds	r3, #1
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	4b6c      	ldr	r3, [pc, #432]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002b00:	4969      	ldr	r1, [pc, #420]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7ff ff4e 	bl	80029a4 <WIFI_SendATCommand>

	// Set if IP is requested via DHCP
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002b08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	4866      	ldr	r0, [pc, #408]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002b10:	f008 fc84 	bl	800b41c <memset>
	msgLength = sprintf(wifiTxBuffer, "C4=%d\r", hwifi->DHCP);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	7b5b      	ldrb	r3, [r3, #13]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	4968      	ldr	r1, [pc, #416]	@ (8002cbc <WIFI_JoinNetwork+0x25c>)
 8002b1c:	4862      	ldr	r0, [pc, #392]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002b1e:	f008 fb87 	bl	800b230 <siprintf>
 8002b22:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	3301      	adds	r3, #1
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	4b5f      	ldr	r3, [pc, #380]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002b34:	495c      	ldr	r1, [pc, #368]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7ff ff34 	bl	80029a4 <WIFI_SendATCommand>

	// If DHCP is not used, set the additionally needed configurations
	if(hwifi->DHCP != SET){
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	7b5b      	ldrb	r3, [r3, #13]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d067      	beq.n	8002c14 <WIFI_JoinNetwork+0x1b4>

		// Set module's IP address
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002b44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b48:	2100      	movs	r1, #0
 8002b4a:	4857      	ldr	r0, [pc, #348]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002b4c:	f008 fc66 	bl	800b41c <memset>
		msgLength = sprintf(wifiTxBuffer, "C6=%s\r", hwifi->ipAddress);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	3314      	adds	r3, #20
 8002b54:	461a      	mov	r2, r3
 8002b56:	495a      	ldr	r1, [pc, #360]	@ (8002cc0 <WIFI_JoinNetwork+0x260>)
 8002b58:	4853      	ldr	r0, [pc, #332]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002b5a:	f008 fb69 	bl	800b230 <siprintf>
 8002b5e:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	3301      	adds	r3, #1
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b6c:	9300      	str	r3, [sp, #0]
 8002b6e:	4b50      	ldr	r3, [pc, #320]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002b70:	494d      	ldr	r1, [pc, #308]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7ff ff16 	bl	80029a4 <WIFI_SendATCommand>

		// Set module's network mask
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002b78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	484a      	ldr	r0, [pc, #296]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002b80:	f008 fc4c 	bl	800b41c <memset>
		msgLength = sprintf(wifiTxBuffer, "C7=%s\r", hwifi->networkMask);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3345      	adds	r3, #69	@ 0x45
 8002b88:	461a      	mov	r2, r3
 8002b8a:	494e      	ldr	r1, [pc, #312]	@ (8002cc4 <WIFI_JoinNetwork+0x264>)
 8002b8c:	4846      	ldr	r0, [pc, #280]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002b8e:	f008 fb4f 	bl	800b230 <siprintf>
 8002b92:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	3301      	adds	r3, #1
 8002b9a:	b29a      	uxth	r2, r3
 8002b9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ba0:	9300      	str	r3, [sp, #0]
 8002ba2:	4b43      	ldr	r3, [pc, #268]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002ba4:	4940      	ldr	r1, [pc, #256]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7ff fefc 	bl	80029a4 <WIFI_SendATCommand>

		// Set module's default gateway
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002bac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	483d      	ldr	r0, [pc, #244]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002bb4:	f008 fc32 	bl	800b41c <memset>
		msgLength = sprintf(wifiTxBuffer, "C8=%s\r", hwifi->defaultGateway);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3356      	adds	r3, #86	@ 0x56
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4942      	ldr	r1, [pc, #264]	@ (8002cc8 <WIFI_JoinNetwork+0x268>)
 8002bc0:	4839      	ldr	r0, [pc, #228]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002bc2:	f008 fb35 	bl	800b230 <siprintf>
 8002bc6:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	3301      	adds	r3, #1
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bd4:	9300      	str	r3, [sp, #0]
 8002bd6:	4b36      	ldr	r3, [pc, #216]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002bd8:	4933      	ldr	r1, [pc, #204]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7ff fee2 	bl	80029a4 <WIFI_SendATCommand>

		// Set module's primary DNS server
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002be0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002be4:	2100      	movs	r1, #0
 8002be6:	4830      	ldr	r0, [pc, #192]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002be8:	f008 fc18 	bl	800b41c <memset>
		msgLength = sprintf(wifiTxBuffer, "C9=%s\r", hwifi->primaryDNSServer);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3367      	adds	r3, #103	@ 0x67
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	4936      	ldr	r1, [pc, #216]	@ (8002ccc <WIFI_JoinNetwork+0x26c>)
 8002bf4:	482c      	ldr	r0, [pc, #176]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002bf6:	f008 fb1b 	bl	800b230 <siprintf>
 8002bfa:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	3301      	adds	r3, #1
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c08:	9300      	str	r3, [sp, #0]
 8002c0a:	4b29      	ldr	r3, [pc, #164]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002c0c:	4926      	ldr	r1, [pc, #152]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7ff fec8 	bl	80029a4 <WIFI_SendATCommand>

	}

	// Join the network
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002c14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c18:	2100      	movs	r1, #0
 8002c1a:	4823      	ldr	r0, [pc, #140]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002c1c:	f008 fbfe 	bl	800b41c <memset>
	msgLength = sprintf(wifiTxBuffer, "C0\r");
 8002c20:	492b      	ldr	r1, [pc, #172]	@ (8002cd0 <WIFI_JoinNetwork+0x270>)
 8002c22:	4821      	ldr	r0, [pc, #132]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002c24:	f008 fb04 	bl	800b230 <siprintf>
 8002c28:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	3301      	adds	r3, #1
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c36:	9300      	str	r3, [sp, #0]
 8002c38:	4b1d      	ldr	r3, [pc, #116]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002c3a:	491b      	ldr	r1, [pc, #108]	@ (8002ca8 <WIFI_JoinNetwork+0x248>)
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff feb1 	bl	80029a4 <WIFI_SendATCommand>

	// If there was an error, call the error handler
	if(strstr(wifiRxBuffer, "ERROR") != NULL) Error_Handler();
 8002c42:	4924      	ldr	r1, [pc, #144]	@ (8002cd4 <WIFI_JoinNetwork+0x274>)
 8002c44:	481a      	ldr	r0, [pc, #104]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002c46:	f008 fc0d 	bl	800b464 <strstr>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <WIFI_JoinNetwork+0x1f4>
 8002c50:	f7fe fb40 	bl	80012d4 <Error_Handler>

	// If the module's IP address was assigned by DHCP, then parse it
	// from the response and save it in the Wifi handle.
	if(hwifi->DHCP == SET){
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	7b5b      	ldrb	r3, [r3, #13]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d11f      	bne.n	8002c9c <WIFI_JoinNetwork+0x23c>
		// The IP address is between the first and second comma
		char* startPos = strstr(wifiRxBuffer, ",");
 8002c5c:	212c      	movs	r1, #44	@ 0x2c
 8002c5e:	4814      	ldr	r0, [pc, #80]	@ (8002cb0 <WIFI_JoinNetwork+0x250>)
 8002c60:	f008 fbf3 	bl	800b44a <strchr>
 8002c64:	6138      	str	r0, [r7, #16]
		char* endPos = strstr(startPos+1, ",");
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	212c      	movs	r1, #44	@ 0x2c
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f008 fbec 	bl	800b44a <strchr>
 8002c72:	60f8      	str	r0, [r7, #12]

		// Check whether the commas have been found
		if(startPos == NULL || endPos == NULL) Error_Handler();
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d002      	beq.n	8002c80 <WIFI_JoinNetwork+0x220>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <WIFI_JoinNetwork+0x224>
 8002c80:	f7fe fb28 	bl	80012d4 <Error_Handler>

		// Copy the IP address from the response buffer into the Wifi handle
		// For n set IP_length+1, because the ending char \0 must be considered
		snprintf(hwifi->ipAddress, endPos - startPos, startPos+1);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f103 0014 	add.w	r0, r3, #20
 8002c8a:	68fa      	ldr	r2, [r7, #12]
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	4619      	mov	r1, r3
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	3301      	adds	r3, #1
 8002c96:	461a      	mov	r2, r3
 8002c98:	f008 fa94 	bl	800b1c4 <sniprintf>
	}

	return WIFI_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3718      	adds	r7, #24
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	2000063c 	.word	0x2000063c
 8002cac:	0800c610 	.word	0x0800c610
 8002cb0:	20000a3c 	.word	0x20000a3c
 8002cb4:	0800c618 	.word	0x0800c618
 8002cb8:	0800c620 	.word	0x0800c620
 8002cbc:	0800c628 	.word	0x0800c628
 8002cc0:	0800c630 	.word	0x0800c630
 8002cc4:	0800c638 	.word	0x0800c638
 8002cc8:	0800c640 	.word	0x0800c640
 8002ccc:	0800c648 	.word	0x0800c648
 8002cd0:	0800c650 	.word	0x0800c650
 8002cd4:	0800c5f0 	.word	0x0800c5f0

08002cd8 <WIFI_SetupSocket>:
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);

	return WIFI_OK;
}

WIFI_StatusTypeDef WIFI_SetupSocket(WIFI_HandleTypeDef* hwifi) {
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af02      	add	r7, sp, #8
 8002cde:	6078      	str	r0, [r7, #4]

	int len = 0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	60fb      	str	r3, [r7, #12]

	// Set socket number to 1
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002ce4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ce8:	2100      	movs	r1, #0
 8002cea:	483d      	ldr	r0, [pc, #244]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002cec:	f008 fb96 	bl	800b41c <memset>
	len = sprintf(wifiTxBuffer, "P0=1\r");
 8002cf0:	493c      	ldr	r1, [pc, #240]	@ (8002de4 <WIFI_SetupSocket+0x10c>)
 8002cf2:	483b      	ldr	r0, [pc, #236]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002cf4:	f008 fa9c 	bl	800b230 <siprintf>
 8002cf8:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	3301      	adds	r3, #1
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d06:	9300      	str	r3, [sp, #0]
 8002d08:	4b37      	ldr	r3, [pc, #220]	@ (8002de8 <WIFI_SetupSocket+0x110>)
 8002d0a:	4935      	ldr	r1, [pc, #212]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f7ff fe49 	bl	80029a4 <WIFI_SendATCommand>

	// Set protocol = TCP (0)
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002d12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d16:	2100      	movs	r1, #0
 8002d18:	4831      	ldr	r0, [pc, #196]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002d1a:	f008 fb7f 	bl	800b41c <memset>
	len = sprintf(wifiTxBuffer, "P1=0\r");
 8002d1e:	4933      	ldr	r1, [pc, #204]	@ (8002dec <WIFI_SetupSocket+0x114>)
 8002d20:	482f      	ldr	r0, [pc, #188]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002d22:	f008 fa85 	bl	800b230 <siprintf>
 8002d26:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	b29a      	uxth	r2, r3
 8002d30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	4b2c      	ldr	r3, [pc, #176]	@ (8002de8 <WIFI_SetupSocket+0x110>)
 8002d38:	4929      	ldr	r1, [pc, #164]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7ff fe32 	bl	80029a4 <WIFI_SendATCommand>

    // Remote IP
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002d40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d44:	2100      	movs	r1, #0
 8002d46:	4826      	ldr	r0, [pc, #152]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002d48:	f008 fb68 	bl	800b41c <memset>
	len = sprintf(wifiTxBuffer, "P3=%s\r", hwifi->remoteIpAddress);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	3325      	adds	r3, #37	@ 0x25
 8002d50:	461a      	mov	r2, r3
 8002d52:	4927      	ldr	r1, [pc, #156]	@ (8002df0 <WIFI_SetupSocket+0x118>)
 8002d54:	4822      	ldr	r0, [pc, #136]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002d56:	f008 fa6b 	bl	800b230 <siprintf>
 8002d5a:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	3301      	adds	r3, #1
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002de8 <WIFI_SetupSocket+0x110>)
 8002d6c:	491c      	ldr	r1, [pc, #112]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7ff fe18 	bl	80029a4 <WIFI_SendATCommand>

	// Remote Port
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002d74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d78:	2100      	movs	r1, #0
 8002d7a:	4819      	ldr	r0, [pc, #100]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002d7c:	f008 fb4e 	bl	800b41c <memset>
	len = sprintf(wifiTxBuffer, "P4=%u\r", hwifi->remotePort);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	8a5b      	ldrh	r3, [r3, #18]
 8002d84:	461a      	mov	r2, r3
 8002d86:	491b      	ldr	r1, [pc, #108]	@ (8002df4 <WIFI_SetupSocket+0x11c>)
 8002d88:	4815      	ldr	r0, [pc, #84]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002d8a:	f008 fa51 	bl	800b230 <siprintf>
 8002d8e:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	3301      	adds	r3, #1
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	4b12      	ldr	r3, [pc, #72]	@ (8002de8 <WIFI_SetupSocket+0x110>)
 8002da0:	490f      	ldr	r1, [pc, #60]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7ff fdfe 	bl	80029a4 <WIFI_SendATCommand>

	// Start client
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002da8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002dac:	2100      	movs	r1, #0
 8002dae:	480c      	ldr	r0, [pc, #48]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002db0:	f008 fb34 	bl	800b41c <memset>
	len = sprintf(wifiTxBuffer, "P6=1\r");
 8002db4:	4910      	ldr	r1, [pc, #64]	@ (8002df8 <WIFI_SetupSocket+0x120>)
 8002db6:	480a      	ldr	r0, [pc, #40]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002db8:	f008 fa3a 	bl	800b230 <siprintf>
 8002dbc:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dca:	9300      	str	r3, [sp, #0]
 8002dcc:	4b06      	ldr	r3, [pc, #24]	@ (8002de8 <WIFI_SetupSocket+0x110>)
 8002dce:	4904      	ldr	r1, [pc, #16]	@ (8002de0 <WIFI_SetupSocket+0x108>)
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff fde7 	bl	80029a4 <WIFI_SendATCommand>

	return WIFI_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	2000063c 	.word	0x2000063c
 8002de4:	0800c6b4 	.word	0x0800c6b4
 8002de8:	20000a3c 	.word	0x20000a3c
 8002dec:	0800c6bc 	.word	0x0800c6bc
 8002df0:	0800c6c4 	.word	0x0800c6c4
 8002df4:	0800c6cc 	.word	0x0800c6cc
 8002df8:	0800c6a4 	.word	0x0800c6a4

08002dfc <trimstr>:
  * @param  strSize: C string size
  * @param  size: Character to trim
  * @retval None
  */

void trimstr(char* str, uint32_t strSize, char c){
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b08a      	sub	sp, #40	@ 0x28
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	4613      	mov	r3, r2
 8002e08:	71fb      	strb	r3, [r7, #7]

	uint32_t trimPos = 0;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t endPos = 0;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	623b      	str	r3, [r7, #32]

	// Find end of string a.k.a. first occurrence of '\0'
	for(uint32_t i = 0; i < strSize; i++){
 8002e12:	2300      	movs	r3, #0
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	e00c      	b.n	8002e32 <trimstr+0x36>
		if( str[i] != '\0' ) continue;
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d102      	bne.n	8002e2a <trimstr+0x2e>
		else{
			endPos = i;
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	623b      	str	r3, [r7, #32]
			break;
 8002e28:	e007      	b.n	8002e3a <trimstr+0x3e>
		if( str[i] != '\0' ) continue;
 8002e2a:	bf00      	nop
	for(uint32_t i = 0; i < strSize; i++){
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	61fb      	str	r3, [r7, #28]
 8002e32:	69fa      	ldr	r2, [r7, #28]
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d3ee      	bcc.n	8002e18 <trimstr+0x1c>

	/**
	 * If c is at the end of the string, replace it with '\0'.
	 * Repeat until a char emerges that is not c.
	 */
	for(uint32_t i = endPos -1; i > 0; i--){
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	61bb      	str	r3, [r7, #24]
 8002e40:	e010      	b.n	8002e64 <trimstr+0x68>
		if( str[i] == c ){
 8002e42:	68fa      	ldr	r2, [r7, #12]
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	4413      	add	r3, r2
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	79fa      	ldrb	r2, [r7, #7]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d10d      	bne.n	8002e6c <trimstr+0x70>
			str[i] = '\0';
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	4413      	add	r3, r2
 8002e56:	2200      	movs	r2, #0
 8002e58:	701a      	strb	r2, [r3, #0]
			endPos = i;
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	623b      	str	r3, [r7, #32]
	for(uint32_t i = endPos -1; i > 0; i--){
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	3b01      	subs	r3, #1
 8002e62:	61bb      	str	r3, [r7, #24]
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1eb      	bne.n	8002e42 <trimstr+0x46>
 8002e6a:	e000      	b.n	8002e6e <trimstr+0x72>
		}
		else break;
 8002e6c:	bf00      	nop
	}

	// Find the position of the first char in the string that is not c.
	for(uint32_t i = 0; i < strSize; i++){
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	e00c      	b.n	8002e8e <trimstr+0x92>
		if(str[i] == c){
 8002e74:	68fa      	ldr	r2, [r7, #12]
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	4413      	add	r3, r2
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	79fa      	ldrb	r2, [r7, #7]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d10a      	bne.n	8002e98 <trimstr+0x9c>
			trimPos = i + 1;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	3301      	adds	r3, #1
 8002e86:	627b      	str	r3, [r7, #36]	@ 0x24
	for(uint32_t i = 0; i < strSize; i++){
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d3ee      	bcc.n	8002e74 <trimstr+0x78>
 8002e96:	e000      	b.n	8002e9a <trimstr+0x9e>
		}else break;
 8002e98:	bf00      	nop
	}
	// Trim leading c
	snprintf( str, endPos + 1 - trimPos, &str[trimPos] );
 8002e9a:	6a3a      	ldr	r2, [r7, #32]
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	1c59      	adds	r1, r3, #1
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea6:	4413      	add	r3, r2
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f008 f98a 	bl	800b1c4 <sniprintf>
}
 8002eb0:	bf00      	nop
 8002eb2:	3728      	adds	r7, #40	@ 0x28
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002eb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ef0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ebc:	f7ff fc52 	bl	8002764 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ec0:	480c      	ldr	r0, [pc, #48]	@ (8002ef4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ec2:	490d      	ldr	r1, [pc, #52]	@ (8002ef8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ec4:	4a0d      	ldr	r2, [pc, #52]	@ (8002efc <LoopForever+0xe>)
  movs r3, #0
 8002ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ec8:	e002      	b.n	8002ed0 <LoopCopyDataInit>

08002eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ece:	3304      	adds	r3, #4

08002ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ed4:	d3f9      	bcc.n	8002eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ed8:	4c0a      	ldr	r4, [pc, #40]	@ (8002f04 <LoopForever+0x16>)
  movs r3, #0
 8002eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002edc:	e001      	b.n	8002ee2 <LoopFillZerobss>

08002ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee0:	3204      	adds	r2, #4

08002ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ee4:	d3fb      	bcc.n	8002ede <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ee6:	f008 fad9 	bl	800b49c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002eea:	f7fd fc27 	bl	800073c <main>

08002eee <LoopForever>:

LoopForever:
    b LoopForever
 8002eee:	e7fe      	b.n	8002eee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ef0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ef8:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8002efc:	0800cf94 	.word	0x0800cf94
  ldr r2, =_sbss
 8002f00:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8002f04:	20000f8c 	.word	0x20000f8c

08002f08 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f08:	e7fe      	b.n	8002f08 <ADC1_IRQHandler>

08002f0a <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b084      	sub	sp, #16
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	4603      	mov	r3, r0
 8002f12:	6039      	str	r1, [r7, #0]
 8002f14:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002f16:	88fb      	ldrh	r3, [r7, #6]
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2120      	movs	r1, #32
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7fe fbb1 	bl	8001684 <SENSOR_IO_Read>
 8002f22:	4603      	mov	r3, r0
 8002f24:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
 8002f28:	f023 0304 	bic.w	r3, r3, #4
 8002f2c:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
 8002f30:	f043 0304 	orr.w	r3, r3, #4
 8002f34:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	f023 0303 	bic.w	r3, r3, #3
 8002f3c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8002f3e:	7bfb      	ldrb	r3, [r7, #15]
 8002f40:	f043 0301 	orr.w	r3, r3, #1
 8002f44:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f4c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002f4e:	88fb      	ldrh	r3, [r7, #6]
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	7bfa      	ldrb	r2, [r7, #15]
 8002f54:	2120      	movs	r1, #32
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe fb7a 	bl	8001650 <SENSOR_IO_Write>
}
 8002f5c:	bf00      	nop
 8002f5e:	3710      	adds	r7, #16
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b088      	sub	sp, #32
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	b2d8      	uxtb	r0, r3
 8002f72:	f107 0208 	add.w	r2, r7, #8
 8002f76:	2302      	movs	r3, #2
 8002f78:	21b2      	movs	r1, #178	@ 0xb2
 8002f7a:	f7fe fba1 	bl	80016c0 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2135      	movs	r1, #53	@ 0x35
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7fe fb7d 	bl	8001684 <SENSOR_IO_Read>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002f8e:	7ffb      	ldrb	r3, [r7, #31]
 8002f90:	b21b      	sxth	r3, r3
 8002f92:	021b      	lsls	r3, r3, #8
 8002f94:	b21b      	sxth	r3, r3
 8002f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f9a:	b21a      	sxth	r2, r3
 8002f9c:	7a3b      	ldrb	r3, [r7, #8]
 8002f9e:	b21b      	sxth	r3, r3
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002fa4:	7ffb      	ldrb	r3, [r7, #31]
 8002fa6:	b21b      	sxth	r3, r3
 8002fa8:	019b      	lsls	r3, r3, #6
 8002faa:	b21b      	sxth	r3, r3
 8002fac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fb0:	b21a      	sxth	r2, r3
 8002fb2:	7a7b      	ldrb	r3, [r7, #9]
 8002fb4:	b21b      	sxth	r3, r3
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002fba:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002fbe:	10db      	asrs	r3, r3, #3
 8002fc0:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002fc2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002fc6:	10db      	asrs	r3, r3, #3
 8002fc8:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002fca:	88fb      	ldrh	r3, [r7, #6]
 8002fcc:	b2d8      	uxtb	r0, r3
 8002fce:	f107 0208 	add.w	r2, r7, #8
 8002fd2:	2304      	movs	r3, #4
 8002fd4:	21bc      	movs	r1, #188	@ 0xbc
 8002fd6:	f7fe fb73 	bl	80016c0 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002fda:	7a7b      	ldrb	r3, [r7, #9]
 8002fdc:	b21b      	sxth	r3, r3
 8002fde:	021b      	lsls	r3, r3, #8
 8002fe0:	b21a      	sxth	r2, r3
 8002fe2:	7a3b      	ldrb	r3, [r7, #8]
 8002fe4:	b21b      	sxth	r3, r3
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002fea:	7afb      	ldrb	r3, [r7, #11]
 8002fec:	b21b      	sxth	r3, r3
 8002fee:	021b      	lsls	r3, r3, #8
 8002ff0:	b21a      	sxth	r2, r3
 8002ff2:	7abb      	ldrb	r3, [r7, #10]
 8002ff4:	b21b      	sxth	r3, r3
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002ffa:	88fb      	ldrh	r3, [r7, #6]
 8002ffc:	b2d8      	uxtb	r0, r3
 8002ffe:	f107 0208 	add.w	r2, r7, #8
 8003002:	2302      	movs	r3, #2
 8003004:	21aa      	movs	r1, #170	@ 0xaa
 8003006:	f7fe fb5b 	bl	80016c0 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800300a:	7a7b      	ldrb	r3, [r7, #9]
 800300c:	b21b      	sxth	r3, r3
 800300e:	021b      	lsls	r3, r3, #8
 8003010:	b21a      	sxth	r2, r3
 8003012:	7a3b      	ldrb	r3, [r7, #8]
 8003014:	b21b      	sxth	r3, r3
 8003016:	4313      	orrs	r3, r2
 8003018:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800301a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800301e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	ee07 3a90 	vmov	s15, r3
 8003028:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800302c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003030:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	ee07 3a90 	vmov	s15, r3
 800303a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800303e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003042:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003046:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	ee07 3a90 	vmov	s15, r3
 8003050:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003054:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003058:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800305c:	ee07 3a90 	vmov	s15, r3
 8003060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003068:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	ee07 3a90 	vmov	s15, r3
}
 8003072:	eeb0 0a67 	vmov.f32	s0, s15
 8003076:	3720      	adds	r7, #32
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003082:	2300      	movs	r3, #0
 8003084:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003086:	2003      	movs	r0, #3
 8003088:	f000 f960 	bl	800334c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800308c:	2000      	movs	r0, #0
 800308e:	f000 f80d 	bl	80030ac <HAL_InitTick>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d002      	beq.n	800309e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	71fb      	strb	r3, [r7, #7]
 800309c:	e001      	b.n	80030a2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800309e:	f7fe ffa1 	bl	8001fe4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030a2:	79fb      	ldrb	r3, [r7, #7]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80030b4:	2300      	movs	r3, #0
 80030b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80030b8:	4b17      	ldr	r3, [pc, #92]	@ (8003118 <HAL_InitTick+0x6c>)
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d023      	beq.n	8003108 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80030c0:	4b16      	ldr	r3, [pc, #88]	@ (800311c <HAL_InitTick+0x70>)
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	4b14      	ldr	r3, [pc, #80]	@ (8003118 <HAL_InitTick+0x6c>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	4619      	mov	r1, r3
 80030ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80030d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 f96d 	bl	80033b6 <HAL_SYSTICK_Config>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10f      	bne.n	8003102 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b0f      	cmp	r3, #15
 80030e6:	d809      	bhi.n	80030fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030e8:	2200      	movs	r2, #0
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030f0:	f000 f937 	bl	8003362 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003120 <HAL_InitTick+0x74>)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	e007      	b.n	800310c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	73fb      	strb	r3, [r7, #15]
 8003100:	e004      	b.n	800310c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
 8003106:	e001      	b.n	800310c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800310c:	7bfb      	ldrb	r3, [r7, #15]
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	2000004c 	.word	0x2000004c
 800311c:	20000034 	.word	0x20000034
 8003120:	20000048 	.word	0x20000048

08003124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003128:	4b06      	ldr	r3, [pc, #24]	@ (8003144 <HAL_IncTick+0x20>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	461a      	mov	r2, r3
 800312e:	4b06      	ldr	r3, [pc, #24]	@ (8003148 <HAL_IncTick+0x24>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4413      	add	r3, r2
 8003134:	4a04      	ldr	r2, [pc, #16]	@ (8003148 <HAL_IncTick+0x24>)
 8003136:	6013      	str	r3, [r2, #0]
}
 8003138:	bf00      	nop
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	2000004c 	.word	0x2000004c
 8003148:	20000e3c 	.word	0x20000e3c

0800314c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return uwTick;
 8003150:	4b03      	ldr	r3, [pc, #12]	@ (8003160 <HAL_GetTick+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	20000e3c 	.word	0x20000e3c

08003164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800316c:	f7ff ffee 	bl	800314c <HAL_GetTick>
 8003170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800317c:	d005      	beq.n	800318a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800317e:	4b0a      	ldr	r3, [pc, #40]	@ (80031a8 <HAL_Delay+0x44>)
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	461a      	mov	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4413      	add	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800318a:	bf00      	nop
 800318c:	f7ff ffde 	bl	800314c <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	429a      	cmp	r2, r3
 800319a:	d8f7      	bhi.n	800318c <HAL_Delay+0x28>
  {
  }
}
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	2000004c 	.word	0x2000004c

080031ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031bc:	4b0c      	ldr	r3, [pc, #48]	@ (80031f0 <__NVIC_SetPriorityGrouping+0x44>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031c8:	4013      	ands	r3, r2
 80031ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031de:	4a04      	ldr	r2, [pc, #16]	@ (80031f0 <__NVIC_SetPriorityGrouping+0x44>)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	60d3      	str	r3, [r2, #12]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031f8:	4b04      	ldr	r3, [pc, #16]	@ (800320c <__NVIC_GetPriorityGrouping+0x18>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	0a1b      	lsrs	r3, r3, #8
 80031fe:	f003 0307 	and.w	r3, r3, #7
}
 8003202:	4618      	mov	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	e000ed00 	.word	0xe000ed00

08003210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	2b00      	cmp	r3, #0
 8003220:	db0b      	blt.n	800323a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	f003 021f 	and.w	r2, r3, #31
 8003228:	4907      	ldr	r1, [pc, #28]	@ (8003248 <__NVIC_EnableIRQ+0x38>)
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	095b      	lsrs	r3, r3, #5
 8003230:	2001      	movs	r0, #1
 8003232:	fa00 f202 	lsl.w	r2, r0, r2
 8003236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800323a:	bf00      	nop
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	e000e100 	.word	0xe000e100

0800324c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	6039      	str	r1, [r7, #0]
 8003256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325c:	2b00      	cmp	r3, #0
 800325e:	db0a      	blt.n	8003276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	b2da      	uxtb	r2, r3
 8003264:	490c      	ldr	r1, [pc, #48]	@ (8003298 <__NVIC_SetPriority+0x4c>)
 8003266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326a:	0112      	lsls	r2, r2, #4
 800326c:	b2d2      	uxtb	r2, r2
 800326e:	440b      	add	r3, r1
 8003270:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003274:	e00a      	b.n	800328c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	b2da      	uxtb	r2, r3
 800327a:	4908      	ldr	r1, [pc, #32]	@ (800329c <__NVIC_SetPriority+0x50>)
 800327c:	79fb      	ldrb	r3, [r7, #7]
 800327e:	f003 030f 	and.w	r3, r3, #15
 8003282:	3b04      	subs	r3, #4
 8003284:	0112      	lsls	r2, r2, #4
 8003286:	b2d2      	uxtb	r2, r2
 8003288:	440b      	add	r3, r1
 800328a:	761a      	strb	r2, [r3, #24]
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	e000e100 	.word	0xe000e100
 800329c:	e000ed00 	.word	0xe000ed00

080032a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b089      	sub	sp, #36	@ 0x24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f1c3 0307 	rsb	r3, r3, #7
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	bf28      	it	cs
 80032be:	2304      	movcs	r3, #4
 80032c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	3304      	adds	r3, #4
 80032c6:	2b06      	cmp	r3, #6
 80032c8:	d902      	bls.n	80032d0 <NVIC_EncodePriority+0x30>
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	3b03      	subs	r3, #3
 80032ce:	e000      	b.n	80032d2 <NVIC_EncodePriority+0x32>
 80032d0:	2300      	movs	r3, #0
 80032d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	43da      	mvns	r2, r3
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	401a      	ands	r2, r3
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	fa01 f303 	lsl.w	r3, r1, r3
 80032f2:	43d9      	mvns	r1, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f8:	4313      	orrs	r3, r2
         );
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3724      	adds	r7, #36	@ 0x24
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
	...

08003308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3b01      	subs	r3, #1
 8003314:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003318:	d301      	bcc.n	800331e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800331a:	2301      	movs	r3, #1
 800331c:	e00f      	b.n	800333e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800331e:	4a0a      	ldr	r2, [pc, #40]	@ (8003348 <SysTick_Config+0x40>)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3b01      	subs	r3, #1
 8003324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003326:	210f      	movs	r1, #15
 8003328:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800332c:	f7ff ff8e 	bl	800324c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003330:	4b05      	ldr	r3, [pc, #20]	@ (8003348 <SysTick_Config+0x40>)
 8003332:	2200      	movs	r2, #0
 8003334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003336:	4b04      	ldr	r3, [pc, #16]	@ (8003348 <SysTick_Config+0x40>)
 8003338:	2207      	movs	r2, #7
 800333a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3708      	adds	r7, #8
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	e000e010 	.word	0xe000e010

0800334c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f7ff ff29 	bl	80031ac <__NVIC_SetPriorityGrouping>
}
 800335a:	bf00      	nop
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b086      	sub	sp, #24
 8003366:	af00      	add	r7, sp, #0
 8003368:	4603      	mov	r3, r0
 800336a:	60b9      	str	r1, [r7, #8]
 800336c:	607a      	str	r2, [r7, #4]
 800336e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003370:	2300      	movs	r3, #0
 8003372:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003374:	f7ff ff3e 	bl	80031f4 <__NVIC_GetPriorityGrouping>
 8003378:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	68b9      	ldr	r1, [r7, #8]
 800337e:	6978      	ldr	r0, [r7, #20]
 8003380:	f7ff ff8e 	bl	80032a0 <NVIC_EncodePriority>
 8003384:	4602      	mov	r2, r0
 8003386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800338a:	4611      	mov	r1, r2
 800338c:	4618      	mov	r0, r3
 800338e:	f7ff ff5d 	bl	800324c <__NVIC_SetPriority>
}
 8003392:	bf00      	nop
 8003394:	3718      	adds	r7, #24
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b082      	sub	sp, #8
 800339e:	af00      	add	r7, sp, #0
 80033a0:	4603      	mov	r3, r0
 80033a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff ff31 	bl	8003210 <__NVIC_EnableIRQ>
}
 80033ae:	bf00      	nop
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7ff ffa2 	bl	8003308 <SysTick_Config>
 80033c4:	4603      	mov	r3, r0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b082      	sub	sp, #8
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e014      	b.n	800340a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	791b      	ldrb	r3, [r3, #4]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d105      	bne.n	80033f6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f7fe fe1b 	bl	800202c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2202      	movs	r2, #2
 80033fa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
	...

08003414 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
 8003420:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003422:	2300      	movs	r3, #0
 8003424:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	795b      	ldrb	r3, [r3, #5]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d101      	bne.n	8003432 <HAL_DAC_Start_DMA+0x1e>
 800342e:	2302      	movs	r3, #2
 8003430:	e0ab      	b.n	800358a <HAL_DAC_Start_DMA+0x176>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2201      	movs	r2, #1
 8003436:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2202      	movs	r2, #2
 800343c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d12f      	bne.n	80034a4 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	4a52      	ldr	r2, [pc, #328]	@ (8003594 <HAL_DAC_Start_DMA+0x180>)
 800344a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	4a51      	ldr	r2, [pc, #324]	@ (8003598 <HAL_DAC_Start_DMA+0x184>)
 8003452:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	4a50      	ldr	r2, [pc, #320]	@ (800359c <HAL_DAC_Start_DMA+0x188>)
 800345a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800346a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800346c:	6a3b      	ldr	r3, [r7, #32]
 800346e:	2b08      	cmp	r3, #8
 8003470:	d013      	beq.n	800349a <HAL_DAC_Start_DMA+0x86>
 8003472:	6a3b      	ldr	r3, [r7, #32]
 8003474:	2b08      	cmp	r3, #8
 8003476:	d845      	bhi.n	8003504 <HAL_DAC_Start_DMA+0xf0>
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_DAC_Start_DMA+0x72>
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	2b04      	cmp	r3, #4
 8003482:	d005      	beq.n	8003490 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003484:	e03e      	b.n	8003504 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	3308      	adds	r3, #8
 800348c:	613b      	str	r3, [r7, #16]
        break;
 800348e:	e03c      	b.n	800350a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	330c      	adds	r3, #12
 8003496:	613b      	str	r3, [r7, #16]
        break;
 8003498:	e037      	b.n	800350a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	3310      	adds	r3, #16
 80034a0:	613b      	str	r3, [r7, #16]
        break;
 80034a2:	e032      	b.n	800350a <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	4a3d      	ldr	r2, [pc, #244]	@ (80035a0 <HAL_DAC_Start_DMA+0x18c>)
 80034aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	4a3c      	ldr	r2, [pc, #240]	@ (80035a4 <HAL_DAC_Start_DMA+0x190>)
 80034b2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4a3b      	ldr	r2, [pc, #236]	@ (80035a8 <HAL_DAC_Start_DMA+0x194>)
 80034ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80034ca:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80034cc:	6a3b      	ldr	r3, [r7, #32]
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d013      	beq.n	80034fa <HAL_DAC_Start_DMA+0xe6>
 80034d2:	6a3b      	ldr	r3, [r7, #32]
 80034d4:	2b08      	cmp	r3, #8
 80034d6:	d817      	bhi.n	8003508 <HAL_DAC_Start_DMA+0xf4>
 80034d8:	6a3b      	ldr	r3, [r7, #32]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_DAC_Start_DMA+0xd2>
 80034de:	6a3b      	ldr	r3, [r7, #32]
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d005      	beq.n	80034f0 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80034e4:	e010      	b.n	8003508 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	3314      	adds	r3, #20
 80034ec:	613b      	str	r3, [r7, #16]
        break;
 80034ee:	e00c      	b.n	800350a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	3318      	adds	r3, #24
 80034f6:	613b      	str	r3, [r7, #16]
        break;
 80034f8:	e007      	b.n	800350a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	331c      	adds	r3, #28
 8003500:	613b      	str	r3, [r7, #16]
        break;
 8003502:	e002      	b.n	800350a <HAL_DAC_Start_DMA+0xf6>
        break;
 8003504:	bf00      	nop
 8003506:	e000      	b.n	800350a <HAL_DAC_Start_DMA+0xf6>
        break;
 8003508:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d111      	bne.n	8003534 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800351e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6898      	ldr	r0, [r3, #8]
 8003524:	6879      	ldr	r1, [r7, #4]
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	f000 fb21 	bl	8003b70 <HAL_DMA_Start_IT>
 800352e:	4603      	mov	r3, r0
 8003530:	75fb      	strb	r3, [r7, #23]
 8003532:	e010      	b.n	8003556 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003542:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	68d8      	ldr	r0, [r3, #12]
 8003548:	6879      	ldr	r1, [r7, #4]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	f000 fb0f 	bl	8003b70 <HAL_DMA_Start_IT>
 8003552:	4603      	mov	r3, r0
 8003554:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800355c:	7dfb      	ldrb	r3, [r7, #23]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d10c      	bne.n	800357c <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	6819      	ldr	r1, [r3, #0]
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	f003 0310 	and.w	r3, r3, #16
 800356e:	2201      	movs	r2, #1
 8003570:	409a      	lsls	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	601a      	str	r2, [r3, #0]
 800357a:	e005      	b.n	8003588 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	f043 0204 	orr.w	r2, r3, #4
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003588:	7dfb      	ldrb	r3, [r7, #23]
}
 800358a:	4618      	mov	r0, r3
 800358c:	3718      	adds	r7, #24
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	0800390d 	.word	0x0800390d
 8003598:	0800392f 	.word	0x0800392f
 800359c:	0800394b 	.word	0x0800394b
 80035a0:	080039b5 	.word	0x080039b5
 80035a4:	080039d7 	.word	0x080039d7
 80035a8:	080039f3 	.word	0x080039f3

080035ac <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6819      	ldr	r1, [r3, #0]
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	f003 0310 	and.w	r3, r3, #16
 80035c2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	43da      	mvns	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	400a      	ands	r2, r1
 80035d2:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	6819      	ldr	r1, [r3, #0]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	f003 0310 	and.w	r3, r3, #16
 80035e0:	2201      	movs	r2, #1
 80035e2:	fa02 f303 	lsl.w	r3, r2, r3
 80035e6:	43da      	mvns	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	400a      	ands	r2, r1
 80035ee:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10d      	bne.n	8003612 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 fb33 	bl	8003c66 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	e00c      	b.n	800362c <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	4618      	mov	r0, r3
 8003618:	f000 fb25 	bl	8003c66 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800362a:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800363e:	bf00      	nop
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr

0800364a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800364a:	b480      	push	{r7}
 800364c:	b083      	sub	sp, #12
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003652:	bf00      	nop
 8003654:	370c      	adds	r7, #12
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
	...

08003674 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003680:	2300      	movs	r3, #0
 8003682:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	795b      	ldrb	r3, [r3, #5]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <HAL_DAC_ConfigChannel+0x1c>
 800368c:	2302      	movs	r3, #2
 800368e:	e137      	b.n	8003900 <HAL_DAC_ConfigChannel+0x28c>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2201      	movs	r2, #1
 8003694:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2202      	movs	r2, #2
 800369a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	f040 8081 	bne.w	80037a8 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80036a6:	f7ff fd51 	bl	800314c <HAL_GetTick>
 80036aa:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d140      	bne.n	8003734 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80036b2:	e018      	b.n	80036e6 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80036b4:	f7ff fd4a 	bl	800314c <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d911      	bls.n	80036e6 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	f043 0208 	orr.w	r2, r3, #8
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2203      	movs	r2, #3
 80036e0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e10c      	b.n	8003900 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1df      	bne.n	80036b4 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80036f4:	2001      	movs	r0, #1
 80036f6:	f7ff fd35 	bl	8003164 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68ba      	ldr	r2, [r7, #8]
 8003700:	69d2      	ldr	r2, [r2, #28]
 8003702:	641a      	str	r2, [r3, #64]	@ 0x40
 8003704:	e023      	b.n	800374e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003706:	f7ff fd21 	bl	800314c <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b01      	cmp	r3, #1
 8003712:	d90f      	bls.n	8003734 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800371a:	2b00      	cmp	r3, #0
 800371c:	da0a      	bge.n	8003734 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f043 0208 	orr.w	r2, r3, #8
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2203      	movs	r2, #3
 800372e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e0e5      	b.n	8003900 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800373a:	2b00      	cmp	r3, #0
 800373c:	dbe3      	blt.n	8003706 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800373e:	2001      	movs	r0, #1
 8003740:	f7ff fd10 	bl	8003164 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	69d2      	ldr	r2, [r2, #28]
 800374c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f003 0310 	and.w	r3, r3, #16
 800375a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800375e:	fa01 f303 	lsl.w	r3, r1, r3
 8003762:	43db      	mvns	r3, r3
 8003764:	ea02 0103 	and.w	r1, r2, r3
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	6a1a      	ldr	r2, [r3, #32]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f003 0310 	and.w	r3, r3, #16
 8003772:	409a      	lsls	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f003 0310 	and.w	r3, r3, #16
 8003788:	21ff      	movs	r1, #255	@ 0xff
 800378a:	fa01 f303 	lsl.w	r3, r1, r3
 800378e:	43db      	mvns	r3, r3
 8003790:	ea02 0103 	and.w	r1, r2, r3
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f003 0310 	and.w	r3, r3, #16
 800379e:	409a      	lsls	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	430a      	orrs	r2, r1
 80037a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d11d      	bne.n	80037ec <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037b6:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f003 0310 	and.w	r3, r3, #16
 80037be:	221f      	movs	r2, #31
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	43db      	mvns	r3, r3
 80037c6:	69fa      	ldr	r2, [r7, #28]
 80037c8:	4013      	ands	r3, r2
 80037ca:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f003 0310 	and.w	r3, r3, #16
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	69fa      	ldr	r2, [r7, #28]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	69fa      	ldr	r2, [r7, #28]
 80037ea:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f2:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f003 0310 	and.w	r3, r3, #16
 80037fa:	2207      	movs	r2, #7
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	43db      	mvns	r3, r3
 8003802:	69fa      	ldr	r2, [r7, #28]
 8003804:	4013      	ands	r3, r2
 8003806:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	431a      	orrs	r2, r3
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	4313      	orrs	r3, r2
 8003818:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f003 0310 	and.w	r3, r3, #16
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	69fa      	ldr	r2, [r7, #28]
 8003828:	4313      	orrs	r3, r2
 800382a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	69fa      	ldr	r2, [r7, #28]
 8003832:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6819      	ldr	r1, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f003 0310 	and.w	r3, r3, #16
 8003840:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43da      	mvns	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	400a      	ands	r2, r1
 8003850:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f003 0310 	and.w	r3, r3, #16
 8003860:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	43db      	mvns	r3, r3
 800386a:	69fa      	ldr	r2, [r7, #28]
 800386c:	4013      	ands	r3, r2
 800386e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f003 0310 	and.w	r3, r3, #16
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	69fa      	ldr	r2, [r7, #28]
 8003884:	4313      	orrs	r3, r2
 8003886:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003890:	d104      	bne.n	800389c <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003898:	61fb      	str	r3, [r7, #28]
 800389a:	e018      	b.n	80038ce <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d104      	bne.n	80038ae <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80038aa:	61fb      	str	r3, [r7, #28]
 80038ac:	e00f      	b.n	80038ce <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80038ae:	f002 ffeb 	bl	8006888 <HAL_RCC_GetHCLKFreq>
 80038b2:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	4a14      	ldr	r2, [pc, #80]	@ (8003908 <HAL_DAC_ConfigChannel+0x294>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d904      	bls.n	80038c6 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038c2:	61fb      	str	r3, [r7, #28]
 80038c4:	e003      	b.n	80038ce <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80038cc:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	69fa      	ldr	r2, [r7, #28]
 80038d4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6819      	ldr	r1, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f003 0310 	and.w	r3, r3, #16
 80038e2:	22c0      	movs	r2, #192	@ 0xc0
 80038e4:	fa02 f303 	lsl.w	r3, r2, r3
 80038e8:	43da      	mvns	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	400a      	ands	r2, r1
 80038f0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2201      	movs	r2, #1
 80038f6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2200      	movs	r2, #0
 80038fc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3720      	adds	r7, #32
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	04c4b400 	.word	0x04c4b400

0800390c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003918:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f7ff fe8b 	bl	8003636 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2201      	movs	r2, #1
 8003924:	711a      	strb	r2, [r3, #4]
}
 8003926:	bf00      	nop
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b084      	sub	sp, #16
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f7ff fe84 	bl	800364a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003942:	bf00      	nop
 8003944:	3710      	adds	r7, #16
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b084      	sub	sp, #16
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003956:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	f043 0204 	orr.w	r2, r3, #4
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f7ff fe7a 	bl	800365e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2201      	movs	r2, #1
 800396e:	711a      	strb	r2, [r3, #4]
}
 8003970:	bf00      	nop
 8003972:	3710      	adds	r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f7ff ffd8 	bl	8003978 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2201      	movs	r2, #1
 80039cc:	711a      	strb	r2, [r3, #4]
}
 80039ce:	bf00      	nop
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b084      	sub	sp, #16
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f7ff ffd1 	bl	800398c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80039ea:	bf00      	nop
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b084      	sub	sp, #16
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	f043 0204 	orr.w	r2, r3, #4
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f7ff ffc7 	bl	80039a0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2201      	movs	r2, #1
 8003a16:	711a      	strb	r2, [r3, #4]
}
 8003a18:	bf00      	nop
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e08d      	b.n	8003b4e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	461a      	mov	r2, r3
 8003a38:	4b47      	ldr	r3, [pc, #284]	@ (8003b58 <HAL_DMA_Init+0x138>)
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d80f      	bhi.n	8003a5e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	4b45      	ldr	r3, [pc, #276]	@ (8003b5c <HAL_DMA_Init+0x13c>)
 8003a46:	4413      	add	r3, r2
 8003a48:	4a45      	ldr	r2, [pc, #276]	@ (8003b60 <HAL_DMA_Init+0x140>)
 8003a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4e:	091b      	lsrs	r3, r3, #4
 8003a50:	009a      	lsls	r2, r3, #2
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a42      	ldr	r2, [pc, #264]	@ (8003b64 <HAL_DMA_Init+0x144>)
 8003a5a:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a5c:	e00e      	b.n	8003a7c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	461a      	mov	r2, r3
 8003a64:	4b40      	ldr	r3, [pc, #256]	@ (8003b68 <HAL_DMA_Init+0x148>)
 8003a66:	4413      	add	r3, r2
 8003a68:	4a3d      	ldr	r2, [pc, #244]	@ (8003b60 <HAL_DMA_Init+0x140>)
 8003a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a6e:	091b      	lsrs	r3, r3, #4
 8003a70:	009a      	lsls	r2, r3, #2
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a3c      	ldr	r2, [pc, #240]	@ (8003b6c <HAL_DMA_Init+0x14c>)
 8003a7a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2202      	movs	r2, #2
 8003a80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a96:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003aa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003ac0:	68fa      	ldr	r2, [r7, #12]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68fa      	ldr	r2, [r7, #12]
 8003acc:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 fa12 	bl	8003ef8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003adc:	d102      	bne.n	8003ae4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aec:	b2d2      	uxtb	r2, r2
 8003aee:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003af8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d010      	beq.n	8003b24 <HAL_DMA_Init+0x104>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d80c      	bhi.n	8003b24 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 fa32 	bl	8003f74 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	e008      	b.n	8003b36 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	40020407 	.word	0x40020407
 8003b5c:	bffdfff8 	.word	0xbffdfff8
 8003b60:	cccccccd 	.word	0xcccccccd
 8003b64:	40020000 	.word	0x40020000
 8003b68:	bffdfbf8 	.word	0xbffdfbf8
 8003b6c:	40020400 	.word	0x40020400

08003b70 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
 8003b7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <HAL_DMA_Start_IT+0x20>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e066      	b.n	8003c5e <HAL_DMA_Start_IT+0xee>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d155      	bne.n	8003c50 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 0201 	bic.w	r2, r2, #1
 8003bc0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	68b9      	ldr	r1, [r7, #8]
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f000 f957 	bl	8003e7c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d008      	beq.n	8003be8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f042 020e 	orr.w	r2, r2, #14
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	e00f      	b.n	8003c08 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0204 	bic.w	r2, r2, #4
 8003bf6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 020a 	orr.w	r2, r2, #10
 8003c06:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d007      	beq.n	8003c26 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c24:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d007      	beq.n	8003c3e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c3c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f042 0201 	orr.w	r2, r2, #1
 8003c4c:	601a      	str	r2, [r3, #0]
 8003c4e:	e005      	b.n	8003c5c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003c58:	2302      	movs	r3, #2
 8003c5a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003c5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3718      	adds	r7, #24
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c66:	b480      	push	{r7}
 8003c68:	b085      	sub	sp, #20
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d008      	beq.n	8003c90 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2204      	movs	r2, #4
 8003c82:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e040      	b.n	8003d12 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f022 020e 	bic.w	r2, r2, #14
 8003c9e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003caa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cae:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0201 	bic.w	r2, r2, #1
 8003cbe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc4:	f003 021c 	and.w	r2, r3, #28
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ccc:	2101      	movs	r1, #1
 8003cce:	fa01 f202 	lsl.w	r2, r1, r2
 8003cd2:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003cdc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00c      	beq.n	8003d00 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cf4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003cfe:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003d10:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3714      	adds	r7, #20
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b084      	sub	sp, #16
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3a:	f003 031c 	and.w	r3, r3, #28
 8003d3e:	2204      	movs	r2, #4
 8003d40:	409a      	lsls	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	4013      	ands	r3, r2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d026      	beq.n	8003d98 <HAL_DMA_IRQHandler+0x7a>
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	f003 0304 	and.w	r3, r3, #4
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d021      	beq.n	8003d98 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0320 	and.w	r3, r3, #32
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d107      	bne.n	8003d72 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 0204 	bic.w	r2, r2, #4
 8003d70:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d76:	f003 021c 	and.w	r2, r3, #28
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7e:	2104      	movs	r1, #4
 8003d80:	fa01 f202 	lsl.w	r2, r1, r2
 8003d84:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d071      	beq.n	8003e72 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003d96:	e06c      	b.n	8003e72 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d9c:	f003 031c 	and.w	r3, r3, #28
 8003da0:	2202      	movs	r2, #2
 8003da2:	409a      	lsls	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	4013      	ands	r3, r2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d02e      	beq.n	8003e0a <HAL_DMA_IRQHandler+0xec>
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d029      	beq.n	8003e0a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0320 	and.w	r3, r3, #32
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d10b      	bne.n	8003ddc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 020a 	bic.w	r2, r2, #10
 8003dd2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de0:	f003 021c 	and.w	r2, r3, #28
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de8:	2102      	movs	r1, #2
 8003dea:	fa01 f202 	lsl.w	r2, r1, r2
 8003dee:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d038      	beq.n	8003e72 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003e08:	e033      	b.n	8003e72 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0e:	f003 031c 	and.w	r3, r3, #28
 8003e12:	2208      	movs	r2, #8
 8003e14:	409a      	lsls	r2, r3
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d02a      	beq.n	8003e74 <HAL_DMA_IRQHandler+0x156>
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	f003 0308 	and.w	r3, r3, #8
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d025      	beq.n	8003e74 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 020e 	bic.w	r2, r2, #14
 8003e36:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3c:	f003 021c 	and.w	r2, r3, #28
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e44:	2101      	movs	r1, #1
 8003e46:	fa01 f202 	lsl.w	r2, r1, r2
 8003e4a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d004      	beq.n	8003e74 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e72:	bf00      	nop
 8003e74:	bf00      	nop
}
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
 8003e88:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e92:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d004      	beq.n	8003ea6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ea4:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eaa:	f003 021c 	and.w	r2, r3, #28
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb2:	2101      	movs	r1, #1
 8003eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8003eb8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	2b10      	cmp	r3, #16
 8003ec8:	d108      	bne.n	8003edc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68ba      	ldr	r2, [r7, #8]
 8003ed8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003eda:	e007      	b.n	8003eec <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68ba      	ldr	r2, [r7, #8]
 8003ee2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	60da      	str	r2, [r3, #12]
}
 8003eec:	bf00      	nop
 8003eee:	3714      	adds	r7, #20
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	461a      	mov	r2, r3
 8003f06:	4b17      	ldr	r3, [pc, #92]	@ (8003f64 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d80a      	bhi.n	8003f22 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f10:	089b      	lsrs	r3, r3, #2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003f18:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6493      	str	r3, [r2, #72]	@ 0x48
 8003f20:	e007      	b.n	8003f32 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f26:	089b      	lsrs	r3, r3, #2
 8003f28:	009a      	lsls	r2, r3, #2
 8003f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8003f68 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003f2c:	4413      	add	r3, r2
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	3b08      	subs	r3, #8
 8003f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8003f6c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f40:	091b      	lsrs	r3, r3, #4
 8003f42:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4a0a      	ldr	r2, [pc, #40]	@ (8003f70 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003f48:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f003 031f 	and.w	r3, r3, #31
 8003f50:	2201      	movs	r2, #1
 8003f52:	409a      	lsls	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003f58:	bf00      	nop
 8003f5a:	3714      	adds	r7, #20
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	40020407 	.word	0x40020407
 8003f68:	4002081c 	.word	0x4002081c
 8003f6c:	cccccccd 	.word	0xcccccccd
 8003f70:	40020880 	.word	0x40020880

08003f74 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003f88:	4413      	add	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a08      	ldr	r2, [pc, #32]	@ (8003fb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003f96:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	f003 0303 	and.w	r3, r3, #3
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	409a      	lsls	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003fa8:	bf00      	nop
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	1000823f 	.word	0x1000823f
 8003fb8:	40020940 	.word	0x40020940

08003fbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b087      	sub	sp, #28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fca:	e166      	b.n	800429a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	2101      	movs	r1, #1
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003fd8:	4013      	ands	r3, r2
 8003fda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 8158 	beq.w	8004294 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f003 0303 	and.w	r3, r3, #3
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d005      	beq.n	8003ffc <HAL_GPIO_Init+0x40>
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 0303 	and.w	r3, r3, #3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d130      	bne.n	800405e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	2203      	movs	r2, #3
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	43db      	mvns	r3, r3
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	4013      	ands	r3, r2
 8004012:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	fa02 f303 	lsl.w	r3, r2, r3
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	4313      	orrs	r3, r2
 8004024:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004032:	2201      	movs	r2, #1
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	43db      	mvns	r3, r3
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	4013      	ands	r3, r2
 8004040:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	091b      	lsrs	r3, r3, #4
 8004048:	f003 0201 	and.w	r2, r3, #1
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	4313      	orrs	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	2b03      	cmp	r3, #3
 8004068:	d017      	beq.n	800409a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	2203      	movs	r2, #3
 8004076:	fa02 f303 	lsl.w	r3, r2, r3
 800407a:	43db      	mvns	r3, r3
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	4013      	ands	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	689a      	ldr	r2, [r3, #8]
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	4313      	orrs	r3, r2
 8004092:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d123      	bne.n	80040ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	08da      	lsrs	r2, r3, #3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	3208      	adds	r2, #8
 80040ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	220f      	movs	r2, #15
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	43db      	mvns	r3, r3
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4013      	ands	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	691a      	ldr	r2, [r3, #16]
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f003 0307 	and.w	r3, r3, #7
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	08da      	lsrs	r2, r3, #3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	3208      	adds	r2, #8
 80040e8:	6939      	ldr	r1, [r7, #16]
 80040ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	2203      	movs	r2, #3
 80040fa:	fa02 f303 	lsl.w	r3, r2, r3
 80040fe:	43db      	mvns	r3, r3
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	4013      	ands	r3, r2
 8004104:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f003 0203 	and.w	r2, r3, #3
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	4313      	orrs	r3, r2
 800411a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 80b2 	beq.w	8004294 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004130:	4b61      	ldr	r3, [pc, #388]	@ (80042b8 <HAL_GPIO_Init+0x2fc>)
 8004132:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004134:	4a60      	ldr	r2, [pc, #384]	@ (80042b8 <HAL_GPIO_Init+0x2fc>)
 8004136:	f043 0301 	orr.w	r3, r3, #1
 800413a:	6613      	str	r3, [r2, #96]	@ 0x60
 800413c:	4b5e      	ldr	r3, [pc, #376]	@ (80042b8 <HAL_GPIO_Init+0x2fc>)
 800413e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004148:	4a5c      	ldr	r2, [pc, #368]	@ (80042bc <HAL_GPIO_Init+0x300>)
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	089b      	lsrs	r3, r3, #2
 800414e:	3302      	adds	r3, #2
 8004150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004154:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f003 0303 	and.w	r3, r3, #3
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	220f      	movs	r2, #15
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	43db      	mvns	r3, r3
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	4013      	ands	r3, r2
 800416a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004172:	d02b      	beq.n	80041cc <HAL_GPIO_Init+0x210>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a52      	ldr	r2, [pc, #328]	@ (80042c0 <HAL_GPIO_Init+0x304>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d025      	beq.n	80041c8 <HAL_GPIO_Init+0x20c>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a51      	ldr	r2, [pc, #324]	@ (80042c4 <HAL_GPIO_Init+0x308>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d01f      	beq.n	80041c4 <HAL_GPIO_Init+0x208>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a50      	ldr	r2, [pc, #320]	@ (80042c8 <HAL_GPIO_Init+0x30c>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d019      	beq.n	80041c0 <HAL_GPIO_Init+0x204>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a4f      	ldr	r2, [pc, #316]	@ (80042cc <HAL_GPIO_Init+0x310>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d013      	beq.n	80041bc <HAL_GPIO_Init+0x200>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a4e      	ldr	r2, [pc, #312]	@ (80042d0 <HAL_GPIO_Init+0x314>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d00d      	beq.n	80041b8 <HAL_GPIO_Init+0x1fc>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a4d      	ldr	r2, [pc, #308]	@ (80042d4 <HAL_GPIO_Init+0x318>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d007      	beq.n	80041b4 <HAL_GPIO_Init+0x1f8>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	4a4c      	ldr	r2, [pc, #304]	@ (80042d8 <HAL_GPIO_Init+0x31c>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d101      	bne.n	80041b0 <HAL_GPIO_Init+0x1f4>
 80041ac:	2307      	movs	r3, #7
 80041ae:	e00e      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041b0:	2308      	movs	r3, #8
 80041b2:	e00c      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041b4:	2306      	movs	r3, #6
 80041b6:	e00a      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041b8:	2305      	movs	r3, #5
 80041ba:	e008      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041bc:	2304      	movs	r3, #4
 80041be:	e006      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041c0:	2303      	movs	r3, #3
 80041c2:	e004      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041c4:	2302      	movs	r3, #2
 80041c6:	e002      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <HAL_GPIO_Init+0x212>
 80041cc:	2300      	movs	r3, #0
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	f002 0203 	and.w	r2, r2, #3
 80041d4:	0092      	lsls	r2, r2, #2
 80041d6:	4093      	lsls	r3, r2
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	4313      	orrs	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80041de:	4937      	ldr	r1, [pc, #220]	@ (80042bc <HAL_GPIO_Init+0x300>)
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	089b      	lsrs	r3, r3, #2
 80041e4:	3302      	adds	r3, #2
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041ec:	4b3b      	ldr	r3, [pc, #236]	@ (80042dc <HAL_GPIO_Init+0x320>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	43db      	mvns	r3, r3
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	4013      	ands	r3, r2
 80041fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d003      	beq.n	8004210 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	4313      	orrs	r3, r2
 800420e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004210:	4a32      	ldr	r2, [pc, #200]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004216:	4b31      	ldr	r3, [pc, #196]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	43db      	mvns	r3, r3
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	4013      	ands	r3, r2
 8004224:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	4313      	orrs	r3, r2
 8004238:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800423a:	4a28      	ldr	r2, [pc, #160]	@ (80042dc <HAL_GPIO_Init+0x320>)
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004240:	4b26      	ldr	r3, [pc, #152]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	43db      	mvns	r3, r3
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	4013      	ands	r3, r2
 800424e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d003      	beq.n	8004264 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	4313      	orrs	r3, r2
 8004262:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004264:	4a1d      	ldr	r2, [pc, #116]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800426a:	4b1c      	ldr	r3, [pc, #112]	@ (80042dc <HAL_GPIO_Init+0x320>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	43db      	mvns	r3, r3
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	4013      	ands	r3, r2
 8004278:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d003      	beq.n	800428e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4313      	orrs	r3, r2
 800428c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800428e:	4a13      	ldr	r2, [pc, #76]	@ (80042dc <HAL_GPIO_Init+0x320>)
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	3301      	adds	r3, #1
 8004298:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	fa22 f303 	lsr.w	r3, r2, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f47f ae91 	bne.w	8003fcc <HAL_GPIO_Init+0x10>
  }
}
 80042aa:	bf00      	nop
 80042ac:	bf00      	nop
 80042ae:	371c      	adds	r7, #28
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr
 80042b8:	40021000 	.word	0x40021000
 80042bc:	40010000 	.word	0x40010000
 80042c0:	48000400 	.word	0x48000400
 80042c4:	48000800 	.word	0x48000800
 80042c8:	48000c00 	.word	0x48000c00
 80042cc:	48001000 	.word	0x48001000
 80042d0:	48001400 	.word	0x48001400
 80042d4:	48001800 	.word	0x48001800
 80042d8:	48001c00 	.word	0x48001c00
 80042dc:	40010400 	.word	0x40010400

080042e0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b087      	sub	sp, #28
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042ea:	2300      	movs	r3, #0
 80042ec:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80042ee:	e0c9      	b.n	8004484 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80042f0:	2201      	movs	r2, #1
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	4013      	ands	r3, r2
 80042fc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 80bc 	beq.w	800447e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004306:	4a66      	ldr	r2, [pc, #408]	@ (80044a0 <HAL_GPIO_DeInit+0x1c0>)
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	089b      	lsrs	r3, r3, #2
 800430c:	3302      	adds	r3, #2
 800430e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004312:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	220f      	movs	r2, #15
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	4013      	ands	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800432e:	d02b      	beq.n	8004388 <HAL_GPIO_DeInit+0xa8>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a5c      	ldr	r2, [pc, #368]	@ (80044a4 <HAL_GPIO_DeInit+0x1c4>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d025      	beq.n	8004384 <HAL_GPIO_DeInit+0xa4>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a5b      	ldr	r2, [pc, #364]	@ (80044a8 <HAL_GPIO_DeInit+0x1c8>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d01f      	beq.n	8004380 <HAL_GPIO_DeInit+0xa0>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a5a      	ldr	r2, [pc, #360]	@ (80044ac <HAL_GPIO_DeInit+0x1cc>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d019      	beq.n	800437c <HAL_GPIO_DeInit+0x9c>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a59      	ldr	r2, [pc, #356]	@ (80044b0 <HAL_GPIO_DeInit+0x1d0>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d013      	beq.n	8004378 <HAL_GPIO_DeInit+0x98>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a58      	ldr	r2, [pc, #352]	@ (80044b4 <HAL_GPIO_DeInit+0x1d4>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d00d      	beq.n	8004374 <HAL_GPIO_DeInit+0x94>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a57      	ldr	r2, [pc, #348]	@ (80044b8 <HAL_GPIO_DeInit+0x1d8>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d007      	beq.n	8004370 <HAL_GPIO_DeInit+0x90>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a56      	ldr	r2, [pc, #344]	@ (80044bc <HAL_GPIO_DeInit+0x1dc>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d101      	bne.n	800436c <HAL_GPIO_DeInit+0x8c>
 8004368:	2307      	movs	r3, #7
 800436a:	e00e      	b.n	800438a <HAL_GPIO_DeInit+0xaa>
 800436c:	2308      	movs	r3, #8
 800436e:	e00c      	b.n	800438a <HAL_GPIO_DeInit+0xaa>
 8004370:	2306      	movs	r3, #6
 8004372:	e00a      	b.n	800438a <HAL_GPIO_DeInit+0xaa>
 8004374:	2305      	movs	r3, #5
 8004376:	e008      	b.n	800438a <HAL_GPIO_DeInit+0xaa>
 8004378:	2304      	movs	r3, #4
 800437a:	e006      	b.n	800438a <HAL_GPIO_DeInit+0xaa>
 800437c:	2303      	movs	r3, #3
 800437e:	e004      	b.n	800438a <HAL_GPIO_DeInit+0xaa>
 8004380:	2302      	movs	r3, #2
 8004382:	e002      	b.n	800438a <HAL_GPIO_DeInit+0xaa>
 8004384:	2301      	movs	r3, #1
 8004386:	e000      	b.n	800438a <HAL_GPIO_DeInit+0xaa>
 8004388:	2300      	movs	r3, #0
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	f002 0203 	and.w	r2, r2, #3
 8004390:	0092      	lsls	r2, r2, #2
 8004392:	4093      	lsls	r3, r2
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	429a      	cmp	r2, r3
 8004398:	d132      	bne.n	8004400 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800439a:	4b49      	ldr	r3, [pc, #292]	@ (80044c0 <HAL_GPIO_DeInit+0x1e0>)
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	43db      	mvns	r3, r3
 80043a2:	4947      	ldr	r1, [pc, #284]	@ (80044c0 <HAL_GPIO_DeInit+0x1e0>)
 80043a4:	4013      	ands	r3, r2
 80043a6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80043a8:	4b45      	ldr	r3, [pc, #276]	@ (80044c0 <HAL_GPIO_DeInit+0x1e0>)
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	43db      	mvns	r3, r3
 80043b0:	4943      	ldr	r1, [pc, #268]	@ (80044c0 <HAL_GPIO_DeInit+0x1e0>)
 80043b2:	4013      	ands	r3, r2
 80043b4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80043b6:	4b42      	ldr	r3, [pc, #264]	@ (80044c0 <HAL_GPIO_DeInit+0x1e0>)
 80043b8:	68da      	ldr	r2, [r3, #12]
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	43db      	mvns	r3, r3
 80043be:	4940      	ldr	r1, [pc, #256]	@ (80044c0 <HAL_GPIO_DeInit+0x1e0>)
 80043c0:	4013      	ands	r3, r2
 80043c2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80043c4:	4b3e      	ldr	r3, [pc, #248]	@ (80044c0 <HAL_GPIO_DeInit+0x1e0>)
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	43db      	mvns	r3, r3
 80043cc:	493c      	ldr	r1, [pc, #240]	@ (80044c0 <HAL_GPIO_DeInit+0x1e0>)
 80043ce:	4013      	ands	r3, r2
 80043d0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	f003 0303 	and.w	r3, r3, #3
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	220f      	movs	r2, #15
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80043e2:	4a2f      	ldr	r2, [pc, #188]	@ (80044a0 <HAL_GPIO_DeInit+0x1c0>)
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	089b      	lsrs	r3, r3, #2
 80043e8:	3302      	adds	r3, #2
 80043ea:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	43da      	mvns	r2, r3
 80043f2:	482b      	ldr	r0, [pc, #172]	@ (80044a0 <HAL_GPIO_DeInit+0x1c0>)
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	089b      	lsrs	r3, r3, #2
 80043f8:	400a      	ands	r2, r1
 80043fa:	3302      	adds	r3, #2
 80043fc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	2103      	movs	r1, #3
 800440a:	fa01 f303 	lsl.w	r3, r1, r3
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	08da      	lsrs	r2, r3, #3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3208      	adds	r2, #8
 800441c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f003 0307 	and.w	r3, r3, #7
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	220f      	movs	r2, #15
 800442a:	fa02 f303 	lsl.w	r3, r2, r3
 800442e:	43db      	mvns	r3, r3
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	08d2      	lsrs	r2, r2, #3
 8004434:	4019      	ands	r1, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	3208      	adds	r2, #8
 800443a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	689a      	ldr	r2, [r3, #8]
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	2103      	movs	r1, #3
 8004448:	fa01 f303 	lsl.w	r3, r1, r3
 800444c:	43db      	mvns	r3, r3
 800444e:	401a      	ands	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685a      	ldr	r2, [r3, #4]
 8004458:	2101      	movs	r1, #1
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	fa01 f303 	lsl.w	r3, r1, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	401a      	ands	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	2103      	movs	r1, #3
 8004472:	fa01 f303 	lsl.w	r3, r1, r3
 8004476:	43db      	mvns	r3, r3
 8004478:	401a      	ands	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	3301      	adds	r3, #1
 8004482:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004484:	683a      	ldr	r2, [r7, #0]
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	fa22 f303 	lsr.w	r3, r2, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	f47f af2f 	bne.w	80042f0 <HAL_GPIO_DeInit+0x10>
  }
}
 8004492:	bf00      	nop
 8004494:	bf00      	nop
 8004496:	371c      	adds	r7, #28
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	40010000 	.word	0x40010000
 80044a4:	48000400 	.word	0x48000400
 80044a8:	48000800 	.word	0x48000800
 80044ac:	48000c00 	.word	0x48000c00
 80044b0:	48001000 	.word	0x48001000
 80044b4:	48001400 	.word	0x48001400
 80044b8:	48001800 	.word	0x48001800
 80044bc:	48001c00 	.word	0x48001c00
 80044c0:	40010400 	.word	0x40010400

080044c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	460b      	mov	r3, r1
 80044ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	691a      	ldr	r2, [r3, #16]
 80044d4:	887b      	ldrh	r3, [r7, #2]
 80044d6:	4013      	ands	r3, r2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d002      	beq.n	80044e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044dc:	2301      	movs	r3, #1
 80044de:	73fb      	strb	r3, [r7, #15]
 80044e0:	e001      	b.n	80044e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044e2:	2300      	movs	r3, #0
 80044e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	460b      	mov	r3, r1
 80044fe:	807b      	strh	r3, [r7, #2]
 8004500:	4613      	mov	r3, r2
 8004502:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004504:	787b      	ldrb	r3, [r7, #1]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d003      	beq.n	8004512 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800450a:	887a      	ldrh	r2, [r7, #2]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004510:	e002      	b.n	8004518 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004512:	887a      	ldrh	r2, [r7, #2]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004518:	bf00      	nop
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	4603      	mov	r3, r0
 800452c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800452e:	4b08      	ldr	r3, [pc, #32]	@ (8004550 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004530:	695a      	ldr	r2, [r3, #20]
 8004532:	88fb      	ldrh	r3, [r7, #6]
 8004534:	4013      	ands	r3, r2
 8004536:	2b00      	cmp	r3, #0
 8004538:	d006      	beq.n	8004548 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800453a:	4a05      	ldr	r2, [pc, #20]	@ (8004550 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800453c:	88fb      	ldrh	r3, [r7, #6]
 800453e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004540:	88fb      	ldrh	r3, [r7, #6]
 8004542:	4618      	mov	r0, r3
 8004544:	f000 f806 	bl	8004554 <HAL_GPIO_EXTI_Callback>
  }
}
 8004548:	bf00      	nop
 800454a:	3708      	adds	r7, #8
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}
 8004550:	40010400 	.word	0x40010400

08004554 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	4603      	mov	r3, r0
 800455c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b082      	sub	sp, #8
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d101      	bne.n	800457c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e08d      	b.n	8004698 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2b00      	cmp	r3, #0
 8004586:	d106      	bne.n	8004596 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f7fd fdb9 	bl	8002108 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2224      	movs	r2, #36	@ 0x24
 800459a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0201 	bic.w	r2, r2, #1
 80045ac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80045ba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	689a      	ldr	r2, [r3, #8]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045ca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d107      	bne.n	80045e4 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045e0:	609a      	str	r2, [r3, #8]
 80045e2:	e006      	b.n	80045f2 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80045f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d108      	bne.n	800460c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004608:	605a      	str	r2, [r3, #4]
 800460a:	e007      	b.n	800461c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800461a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6812      	ldr	r2, [r2, #0]
 8004626:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800462a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800462e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68da      	ldr	r2, [r3, #12]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800463e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	691a      	ldr	r2, [r3, #16]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	695b      	ldr	r3, [r3, #20]
 8004648:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	430a      	orrs	r2, r1
 8004658:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69d9      	ldr	r1, [r3, #28]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1a      	ldr	r2, [r3, #32]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	430a      	orrs	r2, r1
 8004668:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f042 0201 	orr.w	r2, r2, #1
 8004678:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3708      	adds	r7, #8
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e021      	b.n	80046f6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2224      	movs	r2, #36	@ 0x24
 80046b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 0201 	bic.w	r2, r2, #1
 80046c8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7fd fd7a 	bl	80021c4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
	...

08004700 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af02      	add	r7, sp, #8
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	4608      	mov	r0, r1
 800470a:	4611      	mov	r1, r2
 800470c:	461a      	mov	r2, r3
 800470e:	4603      	mov	r3, r0
 8004710:	817b      	strh	r3, [r7, #10]
 8004712:	460b      	mov	r3, r1
 8004714:	813b      	strh	r3, [r7, #8]
 8004716:	4613      	mov	r3, r2
 8004718:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b20      	cmp	r3, #32
 8004724:	f040 80f9 	bne.w	800491a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004728:	6a3b      	ldr	r3, [r7, #32]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <HAL_I2C_Mem_Write+0x34>
 800472e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004730:	2b00      	cmp	r3, #0
 8004732:	d105      	bne.n	8004740 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800473a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e0ed      	b.n	800491c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004746:	2b01      	cmp	r3, #1
 8004748:	d101      	bne.n	800474e <HAL_I2C_Mem_Write+0x4e>
 800474a:	2302      	movs	r3, #2
 800474c:	e0e6      	b.n	800491c <HAL_I2C_Mem_Write+0x21c>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004756:	f7fe fcf9 	bl	800314c <HAL_GetTick>
 800475a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	2319      	movs	r3, #25
 8004762:	2201      	movs	r2, #1
 8004764:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f000 fac3 	bl	8004cf4 <I2C_WaitOnFlagUntilTimeout>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d001      	beq.n	8004778 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e0d1      	b.n	800491c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2221      	movs	r2, #33	@ 0x21
 800477c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2240      	movs	r2, #64	@ 0x40
 8004784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a3a      	ldr	r2, [r7, #32]
 8004792:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004798:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047a0:	88f8      	ldrh	r0, [r7, #6]
 80047a2:	893a      	ldrh	r2, [r7, #8]
 80047a4:	8979      	ldrh	r1, [r7, #10]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	9301      	str	r3, [sp, #4]
 80047aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	4603      	mov	r3, r0
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f000 f9d3 	bl	8004b5c <I2C_RequestMemoryWrite>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d005      	beq.n	80047c8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e0a9      	b.n	800491c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	2bff      	cmp	r3, #255	@ 0xff
 80047d0:	d90e      	bls.n	80047f0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	22ff      	movs	r2, #255	@ 0xff
 80047d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047dc:	b2da      	uxtb	r2, r3
 80047de:	8979      	ldrh	r1, [r7, #10]
 80047e0:	2300      	movs	r3, #0
 80047e2:	9300      	str	r3, [sp, #0]
 80047e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 fc47 	bl	800507c <I2C_TransferConfig>
 80047ee:	e00f      	b.n	8004810 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047f4:	b29a      	uxth	r2, r3
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	8979      	ldrh	r1, [r7, #10]
 8004802:	2300      	movs	r3, #0
 8004804:	9300      	str	r3, [sp, #0]
 8004806:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800480a:	68f8      	ldr	r0, [r7, #12]
 800480c:	f000 fc36 	bl	800507c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004814:	68f8      	ldr	r0, [r7, #12]
 8004816:	f000 fac6 	bl	8004da6 <I2C_WaitOnTXISFlagUntilTimeout>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e07b      	b.n	800491c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004828:	781a      	ldrb	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	1c5a      	adds	r2, r3, #1
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b01      	subs	r3, #1
 8004842:	b29a      	uxth	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800484c:	3b01      	subs	r3, #1
 800484e:	b29a      	uxth	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004858:	b29b      	uxth	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d034      	beq.n	80048c8 <HAL_I2C_Mem_Write+0x1c8>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004862:	2b00      	cmp	r3, #0
 8004864:	d130      	bne.n	80048c8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	9300      	str	r3, [sp, #0]
 800486a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486c:	2200      	movs	r2, #0
 800486e:	2180      	movs	r1, #128	@ 0x80
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	f000 fa3f 	bl	8004cf4 <I2C_WaitOnFlagUntilTimeout>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d001      	beq.n	8004880 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e04d      	b.n	800491c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004884:	b29b      	uxth	r3, r3
 8004886:	2bff      	cmp	r3, #255	@ 0xff
 8004888:	d90e      	bls.n	80048a8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	22ff      	movs	r2, #255	@ 0xff
 800488e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004894:	b2da      	uxtb	r2, r3
 8004896:	8979      	ldrh	r1, [r7, #10]
 8004898:	2300      	movs	r3, #0
 800489a:	9300      	str	r3, [sp, #0]
 800489c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f000 fbeb 	bl	800507c <I2C_TransferConfig>
 80048a6:	e00f      	b.n	80048c8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ac:	b29a      	uxth	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b6:	b2da      	uxtb	r2, r3
 80048b8:	8979      	ldrh	r1, [r7, #10]
 80048ba:	2300      	movs	r3, #0
 80048bc:	9300      	str	r3, [sp, #0]
 80048be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f000 fbda 	bl	800507c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d19e      	bne.n	8004810 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048d6:	68f8      	ldr	r0, [r7, #12]
 80048d8:	f000 faac 	bl	8004e34 <I2C_WaitOnSTOPFlagUntilTimeout>
 80048dc:	4603      	mov	r3, r0
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e01a      	b.n	800491c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2220      	movs	r2, #32
 80048ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	6859      	ldr	r1, [r3, #4]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004924 <HAL_I2C_Mem_Write+0x224>)
 80048fa:	400b      	ands	r3, r1
 80048fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2220      	movs	r2, #32
 8004902:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004916:	2300      	movs	r3, #0
 8004918:	e000      	b.n	800491c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800491a:	2302      	movs	r3, #2
  }
}
 800491c:	4618      	mov	r0, r3
 800491e:	3718      	adds	r7, #24
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	fe00e800 	.word	0xfe00e800

08004928 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b088      	sub	sp, #32
 800492c:	af02      	add	r7, sp, #8
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	4608      	mov	r0, r1
 8004932:	4611      	mov	r1, r2
 8004934:	461a      	mov	r2, r3
 8004936:	4603      	mov	r3, r0
 8004938:	817b      	strh	r3, [r7, #10]
 800493a:	460b      	mov	r3, r1
 800493c:	813b      	strh	r3, [r7, #8]
 800493e:	4613      	mov	r3, r2
 8004940:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b20      	cmp	r3, #32
 800494c:	f040 80fd 	bne.w	8004b4a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004950:	6a3b      	ldr	r3, [r7, #32]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d002      	beq.n	800495c <HAL_I2C_Mem_Read+0x34>
 8004956:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004958:	2b00      	cmp	r3, #0
 800495a:	d105      	bne.n	8004968 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004962:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e0f1      	b.n	8004b4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800496e:	2b01      	cmp	r3, #1
 8004970:	d101      	bne.n	8004976 <HAL_I2C_Mem_Read+0x4e>
 8004972:	2302      	movs	r3, #2
 8004974:	e0ea      	b.n	8004b4c <HAL_I2C_Mem_Read+0x224>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800497e:	f7fe fbe5 	bl	800314c <HAL_GetTick>
 8004982:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	9300      	str	r3, [sp, #0]
 8004988:	2319      	movs	r3, #25
 800498a:	2201      	movs	r2, #1
 800498c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 f9af 	bl	8004cf4 <I2C_WaitOnFlagUntilTimeout>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e0d5      	b.n	8004b4c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2222      	movs	r2, #34	@ 0x22
 80049a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2240      	movs	r2, #64	@ 0x40
 80049ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6a3a      	ldr	r2, [r7, #32]
 80049ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80049c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049c8:	88f8      	ldrh	r0, [r7, #6]
 80049ca:	893a      	ldrh	r2, [r7, #8]
 80049cc:	8979      	ldrh	r1, [r7, #10]
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	9301      	str	r3, [sp, #4]
 80049d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	4603      	mov	r3, r0
 80049d8:	68f8      	ldr	r0, [r7, #12]
 80049da:	f000 f913 	bl	8004c04 <I2C_RequestMemoryRead>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d005      	beq.n	80049f0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e0ad      	b.n	8004b4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	2bff      	cmp	r3, #255	@ 0xff
 80049f8:	d90e      	bls.n	8004a18 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2201      	movs	r2, #1
 80049fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a04:	b2da      	uxtb	r2, r3
 8004a06:	8979      	ldrh	r1, [r7, #10]
 8004a08:	4b52      	ldr	r3, [pc, #328]	@ (8004b54 <HAL_I2C_Mem_Read+0x22c>)
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f000 fb33 	bl	800507c <I2C_TransferConfig>
 8004a16:	e00f      	b.n	8004a38 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	8979      	ldrh	r1, [r7, #10]
 8004a2a:	4b4a      	ldr	r3, [pc, #296]	@ (8004b54 <HAL_I2C_Mem_Read+0x22c>)
 8004a2c:	9300      	str	r3, [sp, #0]
 8004a2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f000 fb22 	bl	800507c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3e:	2200      	movs	r2, #0
 8004a40:	2104      	movs	r1, #4
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f000 f956 	bl	8004cf4 <I2C_WaitOnFlagUntilTimeout>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e07c      	b.n	8004b4c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5c:	b2d2      	uxtb	r2, r2
 8004a5e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a64:	1c5a      	adds	r2, r3, #1
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d034      	beq.n	8004af8 <HAL_I2C_Mem_Read+0x1d0>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d130      	bne.n	8004af8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	9300      	str	r3, [sp, #0]
 8004a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	2180      	movs	r1, #128	@ 0x80
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f000 f927 	bl	8004cf4 <I2C_WaitOnFlagUntilTimeout>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e04d      	b.n	8004b4c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	2bff      	cmp	r3, #255	@ 0xff
 8004ab8:	d90e      	bls.n	8004ad8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2201      	movs	r2, #1
 8004abe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ac4:	b2da      	uxtb	r2, r3
 8004ac6:	8979      	ldrh	r1, [r7, #10]
 8004ac8:	2300      	movs	r3, #0
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 fad3 	bl	800507c <I2C_TransferConfig>
 8004ad6:	e00f      	b.n	8004af8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	8979      	ldrh	r1, [r7, #10]
 8004aea:	2300      	movs	r3, #0
 8004aec:	9300      	str	r3, [sp, #0]
 8004aee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 fac2 	bl	800507c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d19a      	bne.n	8004a38 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b06:	68f8      	ldr	r0, [r7, #12]
 8004b08:	f000 f994 	bl	8004e34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d001      	beq.n	8004b16 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e01a      	b.n	8004b4c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6859      	ldr	r1, [r3, #4]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	4b0b      	ldr	r3, [pc, #44]	@ (8004b58 <HAL_I2C_Mem_Read+0x230>)
 8004b2a:	400b      	ands	r3, r1
 8004b2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2220      	movs	r2, #32
 8004b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b46:	2300      	movs	r3, #0
 8004b48:	e000      	b.n	8004b4c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004b4a:	2302      	movs	r3, #2
  }
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3718      	adds	r7, #24
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	80002400 	.word	0x80002400
 8004b58:	fe00e800 	.word	0xfe00e800

08004b5c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af02      	add	r7, sp, #8
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	4608      	mov	r0, r1
 8004b66:	4611      	mov	r1, r2
 8004b68:	461a      	mov	r2, r3
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	817b      	strh	r3, [r7, #10]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	813b      	strh	r3, [r7, #8]
 8004b72:	4613      	mov	r3, r2
 8004b74:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004b76:	88fb      	ldrh	r3, [r7, #6]
 8004b78:	b2da      	uxtb	r2, r3
 8004b7a:	8979      	ldrh	r1, [r7, #10]
 8004b7c:	4b20      	ldr	r3, [pc, #128]	@ (8004c00 <I2C_RequestMemoryWrite+0xa4>)
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b84:	68f8      	ldr	r0, [r7, #12]
 8004b86:	f000 fa79 	bl	800507c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b8a:	69fa      	ldr	r2, [r7, #28]
 8004b8c:	69b9      	ldr	r1, [r7, #24]
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f000 f909 	bl	8004da6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e02c      	b.n	8004bf8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b9e:	88fb      	ldrh	r3, [r7, #6]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d105      	bne.n	8004bb0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ba4:	893b      	ldrh	r3, [r7, #8]
 8004ba6:	b2da      	uxtb	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	629a      	str	r2, [r3, #40]	@ 0x28
 8004bae:	e015      	b.n	8004bdc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004bb0:	893b      	ldrh	r3, [r7, #8]
 8004bb2:	0a1b      	lsrs	r3, r3, #8
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	b2da      	uxtb	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bbe:	69fa      	ldr	r2, [r7, #28]
 8004bc0:	69b9      	ldr	r1, [r7, #24]
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 f8ef 	bl	8004da6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e012      	b.n	8004bf8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004bd2:	893b      	ldrh	r3, [r7, #8]
 8004bd4:	b2da      	uxtb	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	2200      	movs	r2, #0
 8004be4:	2180      	movs	r1, #128	@ 0x80
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f000 f884 	bl	8004cf4 <I2C_WaitOnFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e000      	b.n	8004bf8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	80002000 	.word	0x80002000

08004c04 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af02      	add	r7, sp, #8
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	4608      	mov	r0, r1
 8004c0e:	4611      	mov	r1, r2
 8004c10:	461a      	mov	r2, r3
 8004c12:	4603      	mov	r3, r0
 8004c14:	817b      	strh	r3, [r7, #10]
 8004c16:	460b      	mov	r3, r1
 8004c18:	813b      	strh	r3, [r7, #8]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004c1e:	88fb      	ldrh	r3, [r7, #6]
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	8979      	ldrh	r1, [r7, #10]
 8004c24:	4b20      	ldr	r3, [pc, #128]	@ (8004ca8 <I2C_RequestMemoryRead+0xa4>)
 8004c26:	9300      	str	r3, [sp, #0]
 8004c28:	2300      	movs	r3, #0
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 fa26 	bl	800507c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c30:	69fa      	ldr	r2, [r7, #28]
 8004c32:	69b9      	ldr	r1, [r7, #24]
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 f8b6 	bl	8004da6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d001      	beq.n	8004c44 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e02c      	b.n	8004c9e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c44:	88fb      	ldrh	r3, [r7, #6]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d105      	bne.n	8004c56 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c4a:	893b      	ldrh	r3, [r7, #8]
 8004c4c:	b2da      	uxtb	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c54:	e015      	b.n	8004c82 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004c56:	893b      	ldrh	r3, [r7, #8]
 8004c58:	0a1b      	lsrs	r3, r3, #8
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c64:	69fa      	ldr	r2, [r7, #28]
 8004c66:	69b9      	ldr	r1, [r7, #24]
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 f89c 	bl	8004da6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e012      	b.n	8004c9e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c78:	893b      	ldrh	r3, [r7, #8]
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	2140      	movs	r1, #64	@ 0x40
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 f831 	bl	8004cf4 <I2C_WaitOnFlagUntilTimeout>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e000      	b.n	8004c9e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	80002000 	.word	0x80002000

08004cac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d103      	bne.n	8004cca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	699b      	ldr	r3, [r3, #24]
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d007      	beq.n	8004ce8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699a      	ldr	r2, [r3, #24]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f042 0201 	orr.w	r2, r2, #1
 8004ce6:	619a      	str	r2, [r3, #24]
  }
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	603b      	str	r3, [r7, #0]
 8004d00:	4613      	mov	r3, r2
 8004d02:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d04:	e03b      	b.n	8004d7e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	6839      	ldr	r1, [r7, #0]
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 f8d6 	bl	8004ebc <I2C_IsErrorOccurred>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e041      	b.n	8004d9e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d20:	d02d      	beq.n	8004d7e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d22:	f7fe fa13 	bl	800314c <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	69bb      	ldr	r3, [r7, #24]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d302      	bcc.n	8004d38 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d122      	bne.n	8004d7e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699a      	ldr	r2, [r3, #24]
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	4013      	ands	r3, r2
 8004d42:	68ba      	ldr	r2, [r7, #8]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	bf0c      	ite	eq
 8004d48:	2301      	moveq	r3, #1
 8004d4a:	2300      	movne	r3, #0
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	461a      	mov	r2, r3
 8004d50:	79fb      	ldrb	r3, [r7, #7]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d113      	bne.n	8004d7e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d5a:	f043 0220 	orr.w	r2, r3, #32
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2220      	movs	r2, #32
 8004d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e00f      	b.n	8004d9e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	699a      	ldr	r2, [r3, #24]
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	4013      	ands	r3, r2
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	bf0c      	ite	eq
 8004d8e:	2301      	moveq	r3, #1
 8004d90:	2300      	movne	r3, #0
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	461a      	mov	r2, r3
 8004d96:	79fb      	ldrb	r3, [r7, #7]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d0b4      	beq.n	8004d06 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b084      	sub	sp, #16
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	60f8      	str	r0, [r7, #12]
 8004dae:	60b9      	str	r1, [r7, #8]
 8004db0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004db2:	e033      	b.n	8004e1c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	68b9      	ldr	r1, [r7, #8]
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 f87f 	bl	8004ebc <I2C_IsErrorOccurred>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e031      	b.n	8004e2c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004dce:	d025      	beq.n	8004e1c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dd0:	f7fe f9bc 	bl	800314c <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d302      	bcc.n	8004de6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d11a      	bne.n	8004e1c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d013      	beq.n	8004e1c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004df8:	f043 0220 	orr.w	r2, r3, #32
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2220      	movs	r2, #32
 8004e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e007      	b.n	8004e2c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d1c4      	bne.n	8004db4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e40:	e02f      	b.n	8004ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	68b9      	ldr	r1, [r7, #8]
 8004e46:	68f8      	ldr	r0, [r7, #12]
 8004e48:	f000 f838 	bl	8004ebc <I2C_IsErrorOccurred>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d001      	beq.n	8004e56 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e02d      	b.n	8004eb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e56:	f7fe f979 	bl	800314c <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	68ba      	ldr	r2, [r7, #8]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d302      	bcc.n	8004e6c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d11a      	bne.n	8004ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	f003 0320 	and.w	r3, r3, #32
 8004e76:	2b20      	cmp	r3, #32
 8004e78:	d013      	beq.n	8004ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7e:	f043 0220 	orr.w	r2, r3, #32
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e007      	b.n	8004eb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	f003 0320 	and.w	r3, r3, #32
 8004eac:	2b20      	cmp	r3, #32
 8004eae:	d1c8      	bne.n	8004e42 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
	...

08004ebc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b08a      	sub	sp, #40	@ 0x28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	f003 0310 	and.w	r3, r3, #16
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d068      	beq.n	8004fba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2210      	movs	r2, #16
 8004eee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ef0:	e049      	b.n	8004f86 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ef8:	d045      	beq.n	8004f86 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004efa:	f7fe f927 	bl	800314c <HAL_GetTick>
 8004efe:	4602      	mov	r2, r0
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	68ba      	ldr	r2, [r7, #8]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d302      	bcc.n	8004f10 <I2C_IsErrorOccurred+0x54>
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d13a      	bne.n	8004f86 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f1a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f22:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	699b      	ldr	r3, [r3, #24]
 8004f2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f32:	d121      	bne.n	8004f78 <I2C_IsErrorOccurred+0xbc>
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f3a:	d01d      	beq.n	8004f78 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004f3c:	7cfb      	ldrb	r3, [r7, #19]
 8004f3e:	2b20      	cmp	r3, #32
 8004f40:	d01a      	beq.n	8004f78 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	685a      	ldr	r2, [r3, #4]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f50:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004f52:	f7fe f8fb 	bl	800314c <HAL_GetTick>
 8004f56:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f58:	e00e      	b.n	8004f78 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004f5a:	f7fe f8f7 	bl	800314c <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b19      	cmp	r3, #25
 8004f66:	d907      	bls.n	8004f78 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004f68:	6a3b      	ldr	r3, [r7, #32]
 8004f6a:	f043 0320 	orr.w	r3, r3, #32
 8004f6e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004f76:	e006      	b.n	8004f86 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	f003 0320 	and.w	r3, r3, #32
 8004f82:	2b20      	cmp	r3, #32
 8004f84:	d1e9      	bne.n	8004f5a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	f003 0320 	and.w	r3, r3, #32
 8004f90:	2b20      	cmp	r3, #32
 8004f92:	d003      	beq.n	8004f9c <I2C_IsErrorOccurred+0xe0>
 8004f94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d0aa      	beq.n	8004ef2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d103      	bne.n	8004fac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2220      	movs	r2, #32
 8004faa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	f043 0304 	orr.w	r3, r3, #4
 8004fb2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00b      	beq.n	8004fe4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
 8004fce:	f043 0301 	orr.w	r3, r3, #1
 8004fd2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004fdc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00b      	beq.n	8005006 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	f043 0308 	orr.w	r3, r3, #8
 8004ff4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ffe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800500c:	2b00      	cmp	r3, #0
 800500e:	d00b      	beq.n	8005028 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005010:	6a3b      	ldr	r3, [r7, #32]
 8005012:	f043 0302 	orr.w	r3, r3, #2
 8005016:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005020:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005028:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800502c:	2b00      	cmp	r3, #0
 800502e:	d01c      	beq.n	800506a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f7ff fe3b 	bl	8004cac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	6859      	ldr	r1, [r3, #4]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	4b0d      	ldr	r3, [pc, #52]	@ (8005078 <I2C_IsErrorOccurred+0x1bc>)
 8005042:	400b      	ands	r3, r1
 8005044:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800504a:	6a3b      	ldr	r3, [r7, #32]
 800504c:	431a      	orrs	r2, r3
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2220      	movs	r2, #32
 8005056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2200      	movs	r2, #0
 800505e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800506a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800506e:	4618      	mov	r0, r3
 8005070:	3728      	adds	r7, #40	@ 0x28
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	fe00e800 	.word	0xfe00e800

0800507c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	607b      	str	r3, [r7, #4]
 8005086:	460b      	mov	r3, r1
 8005088:	817b      	strh	r3, [r7, #10]
 800508a:	4613      	mov	r3, r2
 800508c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800508e:	897b      	ldrh	r3, [r7, #10]
 8005090:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005094:	7a7b      	ldrb	r3, [r7, #9]
 8005096:	041b      	lsls	r3, r3, #16
 8005098:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800509c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050a2:	6a3b      	ldr	r3, [r7, #32]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80050aa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685a      	ldr	r2, [r3, #4]
 80050b2:	6a3b      	ldr	r3, [r7, #32]
 80050b4:	0d5b      	lsrs	r3, r3, #21
 80050b6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80050ba:	4b08      	ldr	r3, [pc, #32]	@ (80050dc <I2C_TransferConfig+0x60>)
 80050bc:	430b      	orrs	r3, r1
 80050be:	43db      	mvns	r3, r3
 80050c0:	ea02 0103 	and.w	r1, r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	430a      	orrs	r2, r1
 80050cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	03ff63ff 	.word	0x03ff63ff

080050e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b20      	cmp	r3, #32
 80050f4:	d138      	bne.n	8005168 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005100:	2302      	movs	r3, #2
 8005102:	e032      	b.n	800516a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2224      	movs	r2, #36	@ 0x24
 8005110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 0201 	bic.w	r2, r2, #1
 8005122:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005132:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	6819      	ldr	r1, [r3, #0]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	430a      	orrs	r2, r1
 8005142:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f042 0201 	orr.w	r2, r2, #1
 8005152:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2220      	movs	r2, #32
 8005158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005164:	2300      	movs	r3, #0
 8005166:	e000      	b.n	800516a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005168:	2302      	movs	r3, #2
  }
}
 800516a:	4618      	mov	r0, r3
 800516c:	370c      	adds	r7, #12
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr

08005176 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005176:	b480      	push	{r7}
 8005178:	b085      	sub	sp, #20
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
 800517e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b20      	cmp	r3, #32
 800518a:	d139      	bne.n	8005200 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005192:	2b01      	cmp	r3, #1
 8005194:	d101      	bne.n	800519a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005196:	2302      	movs	r3, #2
 8005198:	e033      	b.n	8005202 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2224      	movs	r2, #36	@ 0x24
 80051a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0201 	bic.w	r2, r2, #1
 80051b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80051c8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	021b      	lsls	r3, r3, #8
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68fa      	ldr	r2, [r7, #12]
 80051da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f042 0201 	orr.w	r2, r2, #1
 80051ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	e000      	b.n	8005202 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005200:	2302      	movs	r3, #2
  }
}
 8005202:	4618      	mov	r0, r3
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
	...

08005210 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b086      	sub	sp, #24
 8005214:	af02      	add	r7, sp, #8
 8005216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005218:	2300      	movs	r3, #0
 800521a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800521c:	f7fd ff96 	bl	800314c <HAL_GetTick>
 8005220:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d102      	bne.n	800522e <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	73fb      	strb	r3, [r7, #15]
 800522c:	e092      	b.n	8005354 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005238:	2b00      	cmp	r3, #0
 800523a:	f040 808b 	bne.w	8005354 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f7fc ffe4 	bl	800220c <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8005244:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 fad0 	bl	80057ee <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	689a      	ldr	r2, [r3, #8]
 8005254:	4b42      	ldr	r3, [pc, #264]	@ (8005360 <HAL_OSPI_Init+0x150>)
 8005256:	4013      	ands	r3, r2
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	68d1      	ldr	r1, [r2, #12]
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	6912      	ldr	r2, [r2, #16]
 8005260:	3a01      	subs	r2, #1
 8005262:	0412      	lsls	r2, r2, #16
 8005264:	4311      	orrs	r1, r2
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	6952      	ldr	r2, [r2, #20]
 800526a:	3a01      	subs	r2, #1
 800526c:	0212      	lsls	r2, r2, #8
 800526e:	4311      	orrs	r1, r2
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005274:	4311      	orrs	r1, r2
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	69d2      	ldr	r2, [r2, #28]
 800527a:	4311      	orrs	r1, r2
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	6812      	ldr	r2, [r2, #0]
 8005280:	430b      	orrs	r3, r1
 8005282:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	0412      	lsls	r2, r2, #16
 800528e:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	3b01      	subs	r3, #1
 80052a0:	021a      	lsls	r2, r3, #8
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	430a      	orrs	r2, r1
 80052a8:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ae:	9300      	str	r3, [sp, #0]
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	2200      	movs	r2, #0
 80052b4:	2120      	movs	r1, #32
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 faa8 	bl	800580c <OSPI_WaitFlagStateUntilTimeout>
 80052bc:	4603      	mov	r3, r0
 80052be:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80052c0:	7bfb      	ldrb	r3, [r7, #15]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d146      	bne.n	8005354 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a1b      	ldr	r3, [r3, #32]
 80052d4:	1e5a      	subs	r2, r3, #1
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689a      	ldr	r2, [r3, #8]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	430a      	orrs	r2, r1
 80052f2:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80052fc:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005308:	431a      	orrs	r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f042 0201 	orr.w	r2, r2, #1
 8005322:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	2b02      	cmp	r3, #2
 800532a:	d107      	bne.n	800533c <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689a      	ldr	r2, [r3, #8]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f042 0202 	orr.w	r2, r2, #2
 800533a:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005344:	d103      	bne.n	800534e <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	645a      	str	r2, [r3, #68]	@ 0x44
 800534c:	e002      	b.n	8005354 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2202      	movs	r2, #2
 8005352:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8005354:	7bfb      	ldrb	r3, [r7, #15]
}
 8005356:	4618      	mov	r0, r3
 8005358:	3710      	adds	r7, #16
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	f8e0f8f4 	.word	0xf8e0f8f4

08005364 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800536c:	2300      	movs	r3, #0
 800536e:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d102      	bne.n	800537c <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	73fb      	strb	r3, [r7, #15]
 800537a:	e015      	b.n	80053a8 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f022 0201 	bic.w	r2, r2, #1
 800538a:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	689a      	ldr	r2, [r3, #8]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0202 	bic.w	r2, r2, #2
 800539a:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f7fc ff75 	bl	800228c <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}

080053b2 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 80053b2:	b580      	push	{r7, lr}
 80053b4:	b08a      	sub	sp, #40	@ 0x28
 80053b6:	af02      	add	r7, sp, #8
 80053b8:	60f8      	str	r0, [r7, #12]
 80053ba:	60b9      	str	r1, [r7, #8]
 80053bc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 80053be:	f7fd fec5 	bl	800314c <HAL_GetTick>
 80053c2:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c8:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ce:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d104      	bne.n	80053e0 <HAL_OSPI_Command+0x2e>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053de:	d10d      	bne.n	80053fc <HAL_OSPI_Command+0x4a>
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	2b14      	cmp	r3, #20
 80053e4:	d103      	bne.n	80053ee <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d006      	beq.n	80053fc <HAL_OSPI_Command+0x4a>
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	2b24      	cmp	r3, #36	@ 0x24
 80053f2:	d153      	bne.n	800549c <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d14f      	bne.n	800549c <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	2200      	movs	r2, #0
 8005404:	2120      	movs	r1, #32
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	f000 fa00 	bl	800580c <OSPI_WaitFlagStateUntilTimeout>
 800540c:	4603      	mov	r3, r0
 800540e:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8005410:	7ffb      	ldrb	r3, [r7, #31]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d148      	bne.n	80054a8 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 800541c:	68b9      	ldr	r1, [r7, #8]
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f000 fa2c 	bl	800587c <OSPI_ConfigCmd>
 8005424:	4603      	mov	r3, r0
 8005426:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005428:	7ffb      	ldrb	r3, [r7, #31]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d13c      	bne.n	80054a8 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10e      	bne.n	8005454 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	2201      	movs	r2, #1
 800543e:	2102      	movs	r1, #2
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f000 f9e3 	bl	800580c <OSPI_WaitFlagStateUntilTimeout>
 8005446:	4603      	mov	r3, r0
 8005448:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2202      	movs	r2, #2
 8005450:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8005452:	e029      	b.n	80054a8 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d103      	bne.n	8005464 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2204      	movs	r2, #4
 8005460:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005462:	e021      	b.n	80054a8 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d10b      	bne.n	8005484 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005470:	2b24      	cmp	r3, #36	@ 0x24
 8005472:	d103      	bne.n	800547c <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2204      	movs	r2, #4
 8005478:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800547a:	e015      	b.n	80054a8 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2214      	movs	r2, #20
 8005480:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005482:	e011      	b.n	80054a8 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005488:	2b14      	cmp	r3, #20
 800548a:	d103      	bne.n	8005494 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2204      	movs	r2, #4
 8005490:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005492:	e009      	b.n	80054a8 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2224      	movs	r2, #36	@ 0x24
 8005498:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800549a:	e005      	b.n	80054a8 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2210      	movs	r2, #16
 80054a4:	649a      	str	r2, [r3, #72]	@ 0x48
 80054a6:	e000      	b.n	80054aa <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 80054a8:	bf00      	nop
  }

  /* Return function status */
  return status;
 80054aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3720      	adds	r7, #32
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b08a      	sub	sp, #40	@ 0x28
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80054c0:	f7fd fe44 	bl	800314c <HAL_GetTick>
 80054c4:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3350      	adds	r3, #80	@ 0x50
 80054cc:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d105      	bne.n	80054e0 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2208      	movs	r2, #8
 80054dc:	649a      	str	r2, [r3, #72]	@ 0x48
 80054de:	e057      	b.n	8005590 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054e4:	2b04      	cmp	r3, #4
 80054e6:	d14e      	bne.n	8005586 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	1c5a      	adds	r2, r3, #1
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005510:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	9300      	str	r3, [sp, #0]
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	2201      	movs	r2, #1
 800551a:	2104      	movs	r1, #4
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f000 f975 	bl	800580c <OSPI_WaitFlagStateUntilTimeout>
 8005522:	4603      	mov	r3, r0
 8005524:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005526:	7ffb      	ldrb	r3, [r7, #31]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d113      	bne.n	8005554 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005530:	781a      	ldrb	r2, [r3, #0]
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800553a:	1c5a      	adds	r2, r3, #1
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005544:	1e5a      	subs	r2, r3, #1
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1df      	bne.n	8005512 <HAL_OSPI_Transmit+0x5e>
 8005552:	e000      	b.n	8005556 <HAL_OSPI_Transmit+0xa2>
          break;
 8005554:	bf00      	nop

      if (status == HAL_OK)
 8005556:	7ffb      	ldrb	r3, [r7, #31]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d119      	bne.n	8005590 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	2201      	movs	r2, #1
 8005564:	2102      	movs	r1, #2
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f000 f950 	bl	800580c <OSPI_WaitFlagStateUntilTimeout>
 800556c:	4603      	mov	r3, r0
 800556e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8005570:	7ffb      	ldrb	r3, [r7, #31]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10c      	bne.n	8005590 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2202      	movs	r2, #2
 800557c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2202      	movs	r2, #2
 8005582:	645a      	str	r2, [r3, #68]	@ 0x44
 8005584:	e004      	b.n	8005590 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2210      	movs	r2, #16
 800558e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005590:	7ffb      	ldrb	r3, [r7, #31]
}
 8005592:	4618      	mov	r0, r3
 8005594:	3720      	adds	r7, #32
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b08c      	sub	sp, #48	@ 0x30
 800559e:	af02      	add	r7, sp, #8
 80055a0:	60f8      	str	r0, [r7, #12]
 80055a2:	60b9      	str	r1, [r7, #8]
 80055a4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80055a6:	f7fd fdd1 	bl	800314c <HAL_GetTick>
 80055aa:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	3350      	adds	r3, #80	@ 0x50
 80055b2:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055ba:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80055c4:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d106      	bne.n	80055da <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2208      	movs	r2, #8
 80055d6:	649a      	str	r2, [r3, #72]	@ 0x48
 80055d8:	e07c      	b.n	80056d4 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055de:	2b04      	cmp	r3, #4
 80055e0:	d172      	bne.n	80056c8 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e8:	1c5a      	adds	r2, r3, #1
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800560e:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005618:	d104      	bne.n	8005624 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	69ba      	ldr	r2, [r7, #24]
 8005620:	649a      	str	r2, [r3, #72]	@ 0x48
 8005622:	e011      	b.n	8005648 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800562c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005630:	2b00      	cmp	r3, #0
 8005632:	d004      	beq.n	800563e <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	649a      	str	r2, [r3, #72]	@ 0x48
 800563c:	e004      	b.n	8005648 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	2201      	movs	r2, #1
 8005650:	2106      	movs	r1, #6
 8005652:	68f8      	ldr	r0, [r7, #12]
 8005654:	f000 f8da 	bl	800580c <OSPI_WaitFlagStateUntilTimeout>
 8005658:	4603      	mov	r3, r0
 800565a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800565e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005662:	2b00      	cmp	r3, #0
 8005664:	d114      	bne.n	8005690 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800566a:	69fa      	ldr	r2, [r7, #28]
 800566c:	7812      	ldrb	r2, [r2, #0]
 800566e:	b2d2      	uxtb	r2, r2
 8005670:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005676:	1c5a      	adds	r2, r3, #1
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005680:	1e5a      	subs	r2, r3, #1
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1dc      	bne.n	8005648 <HAL_OSPI_Receive+0xae>
 800568e:	e000      	b.n	8005692 <HAL_OSPI_Receive+0xf8>
          break;
 8005690:	bf00      	nop

      if (status == HAL_OK)
 8005692:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005696:	2b00      	cmp	r3, #0
 8005698:	d11c      	bne.n	80056d4 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	6a3b      	ldr	r3, [r7, #32]
 80056a0:	2201      	movs	r2, #1
 80056a2:	2102      	movs	r1, #2
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f000 f8b1 	bl	800580c <OSPI_WaitFlagStateUntilTimeout>
 80056aa:	4603      	mov	r3, r0
 80056ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 80056b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d10d      	bne.n	80056d4 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2202      	movs	r2, #2
 80056be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2202      	movs	r2, #2
 80056c4:	645a      	str	r2, [r3, #68]	@ 0x44
 80056c6:	e005      	b.n	80056d4 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2210      	movs	r2, #16
 80056d2:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80056d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3728      	adds	r7, #40	@ 0x28
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b08a      	sub	sp, #40	@ 0x28
 80056e4:	af02      	add	r7, sp, #8
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80056ec:	f7fd fd2e 	bl	800314c <HAL_GetTick>
 80056f0:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056f8:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005702:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005708:	2b04      	cmp	r3, #4
 800570a:	d164      	bne.n	80057d6 <HAL_OSPI_AutoPolling+0xf6>
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005714:	d15f      	bne.n	80057d6 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	9300      	str	r3, [sp, #0]
 800571a:	69bb      	ldr	r3, [r7, #24]
 800571c:	2200      	movs	r2, #0
 800571e:	2120      	movs	r1, #32
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f000 f873 	bl	800580c <OSPI_WaitFlagStateUntilTimeout>
 8005726:	4603      	mov	r3, r0
 8005728:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800572a:	7ffb      	ldrb	r3, [r7, #31]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d158      	bne.n	80057e2 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68ba      	ldr	r2, [r7, #8]
 8005736:	6812      	ldr	r2, [r2, #0]
 8005738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	68ba      	ldr	r2, [r7, #8]
 8005742:	6852      	ldr	r2, [r2, #4]
 8005744:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	6912      	ldr	r2, [r2, #16]
 8005750:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	6899      	ldr	r1, [r3, #8]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	430b      	orrs	r3, r1
 8005768:	431a      	orrs	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8005772:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800577c:	d104      	bne.n	8005788 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	649a      	str	r2, [r3, #72]	@ 0x48
 8005786:	e011      	b.n	80057ac <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005790:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005794:	2b00      	cmp	r3, #0
 8005796:	d004      	beq.n	80057a2 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	697a      	ldr	r2, [r7, #20]
 800579e:	649a      	str	r2, [r3, #72]	@ 0x48
 80057a0:	e004      	b.n	80057ac <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	693a      	ldr	r2, [r7, #16]
 80057a8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	9300      	str	r3, [sp, #0]
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	2201      	movs	r2, #1
 80057b4:	2108      	movs	r1, #8
 80057b6:	68f8      	ldr	r0, [r7, #12]
 80057b8:	f000 f828 	bl	800580c <OSPI_WaitFlagStateUntilTimeout>
 80057bc:	4603      	mov	r3, r0
 80057be:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80057c0:	7ffb      	ldrb	r3, [r7, #31]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d10d      	bne.n	80057e2 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2208      	movs	r2, #8
 80057cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2202      	movs	r2, #2
 80057d2:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80057d4:	e005      	b.n	80057e2 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2210      	movs	r2, #16
 80057de:	649a      	str	r2, [r3, #72]	@ 0x48
 80057e0:	e000      	b.n	80057e4 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 80057e2:	bf00      	nop
  }

  /* Return function status */
  return status;
 80057e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3720      	adds	r7, #32
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
 80057f6:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	683a      	ldr	r2, [r7, #0]
 80057fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	370c      	adds	r7, #12
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	603b      	str	r3, [r7, #0]
 8005818:	4613      	mov	r3, r2
 800581a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800581c:	e01a      	b.n	8005854 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005824:	d016      	beq.n	8005854 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005826:	f7fd fc91 	bl	800314c <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	69ba      	ldr	r2, [r7, #24]
 8005832:	429a      	cmp	r2, r3
 8005834:	d302      	bcc.n	800583c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d10b      	bne.n	8005854 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005842:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005848:	f043 0201 	orr.w	r2, r3, #1
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e00e      	b.n	8005872 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6a1a      	ldr	r2, [r3, #32]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	4013      	ands	r3, r2
 800585e:	2b00      	cmp	r3, #0
 8005860:	bf14      	ite	ne
 8005862:	2301      	movne	r3, #1
 8005864:	2300      	moveq	r3, #0
 8005866:	b2db      	uxtb	r3, r3
 8005868:	461a      	mov	r2, r3
 800586a:	79fb      	ldrb	r3, [r7, #7]
 800586c:	429a      	cmp	r2, r3
 800586e:	d1d6      	bne.n	800581e <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800587c:	b480      	push	{r7}
 800587e:	b089      	sub	sp, #36	@ 0x24
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005886:	2300      	movs	r3, #0
 8005888:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005898:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10a      	bne.n	80058b8 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	430a      	orrs	r2, r1
 80058b6:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d114      	bne.n	80058ea <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80058c8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80058d2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80058dc:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80058e6:	60fb      	str	r3, [r7, #12]
 80058e8:	e013      	b.n	8005912 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80058f2:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80058fc:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8005906:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8005910:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800591a:	431a      	orrs	r2, r3
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005924:	2b00      	cmp	r3, #0
 8005926:	d012      	beq.n	800594e <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005940:	4319      	orrs	r1, r3
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005946:	430b      	orrs	r3, r1
 8005948:	431a      	orrs	r2, r3
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f023 021f 	bic.w	r2, r3, #31
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800595a:	431a      	orrs	r2, r3
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005964:	2b00      	cmp	r3, #0
 8005966:	d009      	beq.n	800597c <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d105      	bne.n	800597c <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	3a01      	subs	r2, #1
 800597a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	2b00      	cmp	r3, #0
 8005982:	f000 8099 	beq.w	8005ab8 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d055      	beq.n	8005a3a <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005992:	2b00      	cmp	r3, #0
 8005994:	d01e      	beq.n	80059d4 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8005996:	69bb      	ldr	r3, [r7, #24]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	4b68      	ldr	r3, [pc, #416]	@ (8005b3c <OSPI_ConfigCmd+0x2c0>)
 800599c:	4013      	ands	r3, r2
 800599e:	683a      	ldr	r2, [r7, #0]
 80059a0:	68d1      	ldr	r1, [r2, #12]
 80059a2:	683a      	ldr	r2, [r7, #0]
 80059a4:	6952      	ldr	r2, [r2, #20]
 80059a6:	4311      	orrs	r1, r2
 80059a8:	683a      	ldr	r2, [r7, #0]
 80059aa:	6912      	ldr	r2, [r2, #16]
 80059ac:	4311      	orrs	r1, r2
 80059ae:	683a      	ldr	r2, [r7, #0]
 80059b0:	69d2      	ldr	r2, [r2, #28]
 80059b2:	4311      	orrs	r1, r2
 80059b4:	683a      	ldr	r2, [r7, #0]
 80059b6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059b8:	4311      	orrs	r1, r2
 80059ba:	683a      	ldr	r2, [r7, #0]
 80059bc:	6a12      	ldr	r2, [r2, #32]
 80059be:	4311      	orrs	r1, r2
 80059c0:	683a      	ldr	r2, [r7, #0]
 80059c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80059c4:	4311      	orrs	r1, r2
 80059c6:	683a      	ldr	r2, [r7, #0]
 80059c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80059ca:	430a      	orrs	r2, r1
 80059cc:	431a      	orrs	r2, r3
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	601a      	str	r2, [r3, #0]
 80059d2:	e028      	b.n	8005a26 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80059dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80059e0:	683a      	ldr	r2, [r7, #0]
 80059e2:	68d1      	ldr	r1, [r2, #12]
 80059e4:	683a      	ldr	r2, [r7, #0]
 80059e6:	6952      	ldr	r2, [r2, #20]
 80059e8:	4311      	orrs	r1, r2
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	6912      	ldr	r2, [r2, #16]
 80059ee:	4311      	orrs	r1, r2
 80059f0:	683a      	ldr	r2, [r7, #0]
 80059f2:	69d2      	ldr	r2, [r2, #28]
 80059f4:	4311      	orrs	r1, r2
 80059f6:	683a      	ldr	r2, [r7, #0]
 80059f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059fa:	4311      	orrs	r1, r2
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	6a12      	ldr	r2, [r2, #32]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	431a      	orrs	r2, r3
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a10:	d109      	bne.n	8005a26 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005a16:	2b08      	cmp	r3, #8
 8005a18:	d105      	bne.n	8005a26 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	689a      	ldr	r2, [r3, #8]
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	683a      	ldr	r2, [r7, #0]
 8005a34:	6992      	ldr	r2, [r2, #24]
 8005a36:	649a      	str	r2, [r3, #72]	@ 0x48
 8005a38:	e078      	b.n	8005b2c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d017      	beq.n	8005a72 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005a4a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005a4e:	683a      	ldr	r2, [r7, #0]
 8005a50:	68d1      	ldr	r1, [r2, #12]
 8005a52:	683a      	ldr	r2, [r7, #0]
 8005a54:	6952      	ldr	r2, [r2, #20]
 8005a56:	4311      	orrs	r1, r2
 8005a58:	683a      	ldr	r2, [r7, #0]
 8005a5a:	6912      	ldr	r2, [r2, #16]
 8005a5c:	4311      	orrs	r1, r2
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005a62:	4311      	orrs	r1, r2
 8005a64:	683a      	ldr	r2, [r7, #0]
 8005a66:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	601a      	str	r2, [r3, #0]
 8005a70:	e01d      	b.n	8005aae <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8005a72:	69bb      	ldr	r3, [r7, #24]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	68d9      	ldr	r1, [r3, #12]
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	4319      	orrs	r1, r3
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	430b      	orrs	r3, r1
 8005a8a:	431a      	orrs	r2, r3
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a98:	d109      	bne.n	8005aae <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005a9e:	2b08      	cmp	r3, #8
 8005aa0:	d105      	bne.n	8005aae <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	689a      	ldr	r2, [r3, #8]
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	601a      	str	r2, [r3, #0]
 8005ab6:	e039      	b.n	8005b2c <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	69db      	ldr	r3, [r3, #28]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d030      	beq.n	8005b22 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d017      	beq.n	8005af8 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8005ac8:	69bb      	ldr	r3, [r7, #24]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005ad0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005ad4:	683a      	ldr	r2, [r7, #0]
 8005ad6:	69d1      	ldr	r1, [r2, #28]
 8005ad8:	683a      	ldr	r2, [r7, #0]
 8005ada:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005adc:	4311      	orrs	r1, r2
 8005ade:	683a      	ldr	r2, [r7, #0]
 8005ae0:	6a12      	ldr	r2, [r2, #32]
 8005ae2:	4311      	orrs	r1, r2
 8005ae4:	683a      	ldr	r2, [r7, #0]
 8005ae6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005ae8:	4311      	orrs	r1, r2
 8005aea:	683a      	ldr	r2, [r7, #0]
 8005aec:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005aee:	430a      	orrs	r2, r1
 8005af0:	431a      	orrs	r2, r3
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	601a      	str	r2, [r3, #0]
 8005af6:	e00e      	b.n	8005b16 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	69d9      	ldr	r1, [r3, #28]
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b08:	4319      	orrs	r1, r3
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	430b      	orrs	r3, r1
 8005b10:	431a      	orrs	r2, r3
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	683a      	ldr	r2, [r7, #0]
 8005b1c:	6992      	ldr	r2, [r2, #24]
 8005b1e:	649a      	str	r2, [r3, #72]	@ 0x48
 8005b20:	e004      	b.n	8005b2c <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2208      	movs	r2, #8
 8005b2a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005b2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3724      	adds	r7, #36	@ 0x24
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
 8005b3a:	bf00      	nop
 8005b3c:	f0ffc0c0 	.word	0xf0ffc0c0

08005b40 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005b40:	b480      	push	{r7}
 8005b42:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b44:	4b0d      	ldr	r3, [pc, #52]	@ (8005b7c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b50:	d102      	bne.n	8005b58 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005b52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b56:	e00b      	b.n	8005b70 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005b58:	4b08      	ldr	r3, [pc, #32]	@ (8005b7c <HAL_PWREx_GetVoltageRange+0x3c>)
 8005b5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b66:	d102      	bne.n	8005b6e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005b68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005b6c:	e000      	b.n	8005b70 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005b6e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	40007000 	.word	0x40007000

08005b80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d141      	bne.n	8005c12 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005b8e:	4b4b      	ldr	r3, [pc, #300]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b9a:	d131      	bne.n	8005c00 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005b9c:	4b47      	ldr	r3, [pc, #284]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ba2:	4a46      	ldr	r2, [pc, #280]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ba4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ba8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005bac:	4b43      	ldr	r3, [pc, #268]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005bb4:	4a41      	ldr	r2, [pc, #260]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005bba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005bbc:	4b40      	ldr	r3, [pc, #256]	@ (8005cc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2232      	movs	r2, #50	@ 0x32
 8005bc2:	fb02 f303 	mul.w	r3, r2, r3
 8005bc6:	4a3f      	ldr	r2, [pc, #252]	@ (8005cc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bcc:	0c9b      	lsrs	r3, r3, #18
 8005bce:	3301      	adds	r3, #1
 8005bd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005bd2:	e002      	b.n	8005bda <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005bda:	4b38      	ldr	r3, [pc, #224]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005be6:	d102      	bne.n	8005bee <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1f2      	bne.n	8005bd4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005bee:	4b33      	ldr	r3, [pc, #204]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bfa:	d158      	bne.n	8005cae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e057      	b.n	8005cb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c00:	4b2e      	ldr	r3, [pc, #184]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c06:	4a2d      	ldr	r2, [pc, #180]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005c10:	e04d      	b.n	8005cae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c18:	d141      	bne.n	8005c9e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c1a:	4b28      	ldr	r3, [pc, #160]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c26:	d131      	bne.n	8005c8c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c28:	4b24      	ldr	r3, [pc, #144]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c2e:	4a23      	ldr	r2, [pc, #140]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c38:	4b20      	ldr	r3, [pc, #128]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005c40:	4a1e      	ldr	r2, [pc, #120]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005c46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005c48:	4b1d      	ldr	r3, [pc, #116]	@ (8005cc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2232      	movs	r2, #50	@ 0x32
 8005c4e:	fb02 f303 	mul.w	r3, r2, r3
 8005c52:	4a1c      	ldr	r2, [pc, #112]	@ (8005cc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005c54:	fba2 2303 	umull	r2, r3, r2, r3
 8005c58:	0c9b      	lsrs	r3, r3, #18
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c5e:	e002      	b.n	8005c66 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	3b01      	subs	r3, #1
 8005c64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c66:	4b15      	ldr	r3, [pc, #84]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c72:	d102      	bne.n	8005c7a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1f2      	bne.n	8005c60 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005c7a:	4b10      	ldr	r3, [pc, #64]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c86:	d112      	bne.n	8005cae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e011      	b.n	8005cb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c92:	4a0a      	ldr	r2, [pc, #40]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005c9c:	e007      	b.n	8005cae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005c9e:	4b07      	ldr	r3, [pc, #28]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005ca6:	4a05      	ldr	r2, [pc, #20]	@ (8005cbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ca8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005cac:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	40007000 	.word	0x40007000
 8005cc0:	20000034 	.word	0x20000034
 8005cc4:	431bde83 	.word	0x431bde83

08005cc8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b088      	sub	sp, #32
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d102      	bne.n	8005cdc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	f000 bc08 	b.w	80064ec <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cdc:	4b96      	ldr	r3, [pc, #600]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f003 030c 	and.w	r3, r3, #12
 8005ce4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ce6:	4b94      	ldr	r3, [pc, #592]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	f003 0303 	and.w	r3, r3, #3
 8005cee:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0310 	and.w	r3, r3, #16
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	f000 80e4 	beq.w	8005ec6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d007      	beq.n	8005d14 <HAL_RCC_OscConfig+0x4c>
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	2b0c      	cmp	r3, #12
 8005d08:	f040 808b 	bne.w	8005e22 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	f040 8087 	bne.w	8005e22 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d14:	4b88      	ldr	r3, [pc, #544]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f003 0302 	and.w	r3, r3, #2
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d005      	beq.n	8005d2c <HAL_RCC_OscConfig+0x64>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d101      	bne.n	8005d2c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e3df      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a1a      	ldr	r2, [r3, #32]
 8005d30:	4b81      	ldr	r3, [pc, #516]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0308 	and.w	r3, r3, #8
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d004      	beq.n	8005d46 <HAL_RCC_OscConfig+0x7e>
 8005d3c:	4b7e      	ldr	r3, [pc, #504]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d44:	e005      	b.n	8005d52 <HAL_RCC_OscConfig+0x8a>
 8005d46:	4b7c      	ldr	r3, [pc, #496]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d4c:	091b      	lsrs	r3, r3, #4
 8005d4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d223      	bcs.n	8005d9e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a1b      	ldr	r3, [r3, #32]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f000 fdcc 	bl	80068f8 <RCC_SetFlashLatencyFromMSIRange>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d001      	beq.n	8005d6a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e3c0      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d6a:	4b73      	ldr	r3, [pc, #460]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a72      	ldr	r2, [pc, #456]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d70:	f043 0308 	orr.w	r3, r3, #8
 8005d74:	6013      	str	r3, [r2, #0]
 8005d76:	4b70      	ldr	r3, [pc, #448]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	496d      	ldr	r1, [pc, #436]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d88:	4b6b      	ldr	r3, [pc, #428]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	69db      	ldr	r3, [r3, #28]
 8005d94:	021b      	lsls	r3, r3, #8
 8005d96:	4968      	ldr	r1, [pc, #416]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	604b      	str	r3, [r1, #4]
 8005d9c:	e025      	b.n	8005dea <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d9e:	4b66      	ldr	r3, [pc, #408]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a65      	ldr	r2, [pc, #404]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005da4:	f043 0308 	orr.w	r3, r3, #8
 8005da8:	6013      	str	r3, [r2, #0]
 8005daa:	4b63      	ldr	r3, [pc, #396]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	4960      	ldr	r1, [pc, #384]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005db8:	4313      	orrs	r3, r2
 8005dba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005dbc:	4b5e      	ldr	r3, [pc, #376]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	69db      	ldr	r3, [r3, #28]
 8005dc8:	021b      	lsls	r3, r3, #8
 8005dca:	495b      	ldr	r1, [pc, #364]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d109      	bne.n	8005dea <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 fd8c 	bl	80068f8 <RCC_SetFlashLatencyFromMSIRange>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e380      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005dea:	f000 fcc1 	bl	8006770 <HAL_RCC_GetSysClockFreq>
 8005dee:	4602      	mov	r2, r0
 8005df0:	4b51      	ldr	r3, [pc, #324]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	091b      	lsrs	r3, r3, #4
 8005df6:	f003 030f 	and.w	r3, r3, #15
 8005dfa:	4950      	ldr	r1, [pc, #320]	@ (8005f3c <HAL_RCC_OscConfig+0x274>)
 8005dfc:	5ccb      	ldrb	r3, [r1, r3]
 8005dfe:	f003 031f 	and.w	r3, r3, #31
 8005e02:	fa22 f303 	lsr.w	r3, r2, r3
 8005e06:	4a4e      	ldr	r2, [pc, #312]	@ (8005f40 <HAL_RCC_OscConfig+0x278>)
 8005e08:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005e0a:	4b4e      	ldr	r3, [pc, #312]	@ (8005f44 <HAL_RCC_OscConfig+0x27c>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fd f94c 	bl	80030ac <HAL_InitTick>
 8005e14:	4603      	mov	r3, r0
 8005e16:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005e18:	7bfb      	ldrb	r3, [r7, #15]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d052      	beq.n	8005ec4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005e1e:	7bfb      	ldrb	r3, [r7, #15]
 8005e20:	e364      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	699b      	ldr	r3, [r3, #24]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d032      	beq.n	8005e90 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005e2a:	4b43      	ldr	r3, [pc, #268]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a42      	ldr	r2, [pc, #264]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e30:	f043 0301 	orr.w	r3, r3, #1
 8005e34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005e36:	f7fd f989 	bl	800314c <HAL_GetTick>
 8005e3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e3c:	e008      	b.n	8005e50 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e3e:	f7fd f985 	bl	800314c <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d901      	bls.n	8005e50 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e34d      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e50:	4b39      	ldr	r3, [pc, #228]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0302 	and.w	r3, r3, #2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d0f0      	beq.n	8005e3e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e5c:	4b36      	ldr	r3, [pc, #216]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a35      	ldr	r2, [pc, #212]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e62:	f043 0308 	orr.w	r3, r3, #8
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	4b33      	ldr	r3, [pc, #204]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	4930      	ldr	r1, [pc, #192]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	021b      	lsls	r3, r3, #8
 8005e88:	492b      	ldr	r1, [pc, #172]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	604b      	str	r3, [r1, #4]
 8005e8e:	e01a      	b.n	8005ec6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005e90:	4b29      	ldr	r3, [pc, #164]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a28      	ldr	r2, [pc, #160]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005e96:	f023 0301 	bic.w	r3, r3, #1
 8005e9a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005e9c:	f7fd f956 	bl	800314c <HAL_GetTick>
 8005ea0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ea2:	e008      	b.n	8005eb6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ea4:	f7fd f952 	bl	800314c <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d901      	bls.n	8005eb6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e31a      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005eb6:	4b20      	ldr	r3, [pc, #128]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0302 	and.w	r3, r3, #2
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1f0      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x1dc>
 8005ec2:	e000      	b.n	8005ec6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005ec4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d073      	beq.n	8005fba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	2b08      	cmp	r3, #8
 8005ed6:	d005      	beq.n	8005ee4 <HAL_RCC_OscConfig+0x21c>
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	2b0c      	cmp	r3, #12
 8005edc:	d10e      	bne.n	8005efc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	2b03      	cmp	r3, #3
 8005ee2:	d10b      	bne.n	8005efc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee4:	4b14      	ldr	r3, [pc, #80]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d063      	beq.n	8005fb8 <HAL_RCC_OscConfig+0x2f0>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d15f      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e2f7      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f04:	d106      	bne.n	8005f14 <HAL_RCC_OscConfig+0x24c>
 8005f06:	4b0c      	ldr	r3, [pc, #48]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a0b      	ldr	r2, [pc, #44]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005f0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f10:	6013      	str	r3, [r2, #0]
 8005f12:	e025      	b.n	8005f60 <HAL_RCC_OscConfig+0x298>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f1c:	d114      	bne.n	8005f48 <HAL_RCC_OscConfig+0x280>
 8005f1e:	4b06      	ldr	r3, [pc, #24]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a05      	ldr	r2, [pc, #20]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005f24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f28:	6013      	str	r3, [r2, #0]
 8005f2a:	4b03      	ldr	r3, [pc, #12]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a02      	ldr	r2, [pc, #8]	@ (8005f38 <HAL_RCC_OscConfig+0x270>)
 8005f30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f34:	6013      	str	r3, [r2, #0]
 8005f36:	e013      	b.n	8005f60 <HAL_RCC_OscConfig+0x298>
 8005f38:	40021000 	.word	0x40021000
 8005f3c:	0800c6dc 	.word	0x0800c6dc
 8005f40:	20000034 	.word	0x20000034
 8005f44:	20000048 	.word	0x20000048
 8005f48:	4ba0      	ldr	r3, [pc, #640]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a9f      	ldr	r2, [pc, #636]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8005f4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f52:	6013      	str	r3, [r2, #0]
 8005f54:	4b9d      	ldr	r3, [pc, #628]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a9c      	ldr	r2, [pc, #624]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8005f5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d013      	beq.n	8005f90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f68:	f7fd f8f0 	bl	800314c <HAL_GetTick>
 8005f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f6e:	e008      	b.n	8005f82 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f70:	f7fd f8ec 	bl	800314c <HAL_GetTick>
 8005f74:	4602      	mov	r2, r0
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	2b64      	cmp	r3, #100	@ 0x64
 8005f7c:	d901      	bls.n	8005f82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005f7e:	2303      	movs	r3, #3
 8005f80:	e2b4      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f82:	4b92      	ldr	r3, [pc, #584]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d0f0      	beq.n	8005f70 <HAL_RCC_OscConfig+0x2a8>
 8005f8e:	e014      	b.n	8005fba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f90:	f7fd f8dc 	bl	800314c <HAL_GetTick>
 8005f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f96:	e008      	b.n	8005faa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f98:	f7fd f8d8 	bl	800314c <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	2b64      	cmp	r3, #100	@ 0x64
 8005fa4:	d901      	bls.n	8005faa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e2a0      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005faa:	4b88      	ldr	r3, [pc, #544]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1f0      	bne.n	8005f98 <HAL_RCC_OscConfig+0x2d0>
 8005fb6:	e000      	b.n	8005fba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d060      	beq.n	8006088 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	2b04      	cmp	r3, #4
 8005fca:	d005      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x310>
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	2b0c      	cmp	r3, #12
 8005fd0:	d119      	bne.n	8006006 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d116      	bne.n	8006006 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005fd8:	4b7c      	ldr	r3, [pc, #496]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d005      	beq.n	8005ff0 <HAL_RCC_OscConfig+0x328>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d101      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	e27d      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ff0:	4b76      	ldr	r3, [pc, #472]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	061b      	lsls	r3, r3, #24
 8005ffe:	4973      	ldr	r1, [pc, #460]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006000:	4313      	orrs	r3, r2
 8006002:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006004:	e040      	b.n	8006088 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d023      	beq.n	8006056 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800600e:	4b6f      	ldr	r3, [pc, #444]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a6e      	ldr	r2, [pc, #440]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006014:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006018:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800601a:	f7fd f897 	bl	800314c <HAL_GetTick>
 800601e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006020:	e008      	b.n	8006034 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006022:	f7fd f893 	bl	800314c <HAL_GetTick>
 8006026:	4602      	mov	r2, r0
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	1ad3      	subs	r3, r2, r3
 800602c:	2b02      	cmp	r3, #2
 800602e:	d901      	bls.n	8006034 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006030:	2303      	movs	r3, #3
 8006032:	e25b      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006034:	4b65      	ldr	r3, [pc, #404]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800603c:	2b00      	cmp	r3, #0
 800603e:	d0f0      	beq.n	8006022 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006040:	4b62      	ldr	r3, [pc, #392]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	691b      	ldr	r3, [r3, #16]
 800604c:	061b      	lsls	r3, r3, #24
 800604e:	495f      	ldr	r1, [pc, #380]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006050:	4313      	orrs	r3, r2
 8006052:	604b      	str	r3, [r1, #4]
 8006054:	e018      	b.n	8006088 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006056:	4b5d      	ldr	r3, [pc, #372]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a5c      	ldr	r2, [pc, #368]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 800605c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006060:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006062:	f7fd f873 	bl	800314c <HAL_GetTick>
 8006066:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006068:	e008      	b.n	800607c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800606a:	f7fd f86f 	bl	800314c <HAL_GetTick>
 800606e:	4602      	mov	r2, r0
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	1ad3      	subs	r3, r2, r3
 8006074:	2b02      	cmp	r3, #2
 8006076:	d901      	bls.n	800607c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e237      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800607c:	4b53      	ldr	r3, [pc, #332]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006084:	2b00      	cmp	r3, #0
 8006086:	d1f0      	bne.n	800606a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f003 0308 	and.w	r3, r3, #8
 8006090:	2b00      	cmp	r3, #0
 8006092:	d03c      	beq.n	800610e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d01c      	beq.n	80060d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800609c:	4b4b      	ldr	r3, [pc, #300]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 800609e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060a2:	4a4a      	ldr	r2, [pc, #296]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 80060a4:	f043 0301 	orr.w	r3, r3, #1
 80060a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060ac:	f7fd f84e 	bl	800314c <HAL_GetTick>
 80060b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060b2:	e008      	b.n	80060c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060b4:	f7fd f84a 	bl	800314c <HAL_GetTick>
 80060b8:	4602      	mov	r2, r0
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d901      	bls.n	80060c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e212      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80060c6:	4b41      	ldr	r3, [pc, #260]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 80060c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0ef      	beq.n	80060b4 <HAL_RCC_OscConfig+0x3ec>
 80060d4:	e01b      	b.n	800610e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060d6:	4b3d      	ldr	r3, [pc, #244]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 80060d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060dc:	4a3b      	ldr	r2, [pc, #236]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 80060de:	f023 0301 	bic.w	r3, r3, #1
 80060e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060e6:	f7fd f831 	bl	800314c <HAL_GetTick>
 80060ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80060ec:	e008      	b.n	8006100 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060ee:	f7fd f82d 	bl	800314c <HAL_GetTick>
 80060f2:	4602      	mov	r2, r0
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d901      	bls.n	8006100 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e1f5      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006100:	4b32      	ldr	r3, [pc, #200]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006102:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1ef      	bne.n	80060ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 0304 	and.w	r3, r3, #4
 8006116:	2b00      	cmp	r3, #0
 8006118:	f000 80a6 	beq.w	8006268 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800611c:	2300      	movs	r3, #0
 800611e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006120:	4b2a      	ldr	r3, [pc, #168]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10d      	bne.n	8006148 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800612c:	4b27      	ldr	r3, [pc, #156]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 800612e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006130:	4a26      	ldr	r2, [pc, #152]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006132:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006136:	6593      	str	r3, [r2, #88]	@ 0x58
 8006138:	4b24      	ldr	r3, [pc, #144]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 800613a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800613c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006140:	60bb      	str	r3, [r7, #8]
 8006142:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006144:	2301      	movs	r3, #1
 8006146:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006148:	4b21      	ldr	r3, [pc, #132]	@ (80061d0 <HAL_RCC_OscConfig+0x508>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006150:	2b00      	cmp	r3, #0
 8006152:	d118      	bne.n	8006186 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006154:	4b1e      	ldr	r3, [pc, #120]	@ (80061d0 <HAL_RCC_OscConfig+0x508>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a1d      	ldr	r2, [pc, #116]	@ (80061d0 <HAL_RCC_OscConfig+0x508>)
 800615a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800615e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006160:	f7fc fff4 	bl	800314c <HAL_GetTick>
 8006164:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006166:	e008      	b.n	800617a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006168:	f7fc fff0 	bl	800314c <HAL_GetTick>
 800616c:	4602      	mov	r2, r0
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	2b02      	cmp	r3, #2
 8006174:	d901      	bls.n	800617a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006176:	2303      	movs	r3, #3
 8006178:	e1b8      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800617a:	4b15      	ldr	r3, [pc, #84]	@ (80061d0 <HAL_RCC_OscConfig+0x508>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006182:	2b00      	cmp	r3, #0
 8006184:	d0f0      	beq.n	8006168 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d108      	bne.n	80061a0 <HAL_RCC_OscConfig+0x4d8>
 800618e:	4b0f      	ldr	r3, [pc, #60]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006194:	4a0d      	ldr	r2, [pc, #52]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 8006196:	f043 0301 	orr.w	r3, r3, #1
 800619a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800619e:	e029      	b.n	80061f4 <HAL_RCC_OscConfig+0x52c>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	2b05      	cmp	r3, #5
 80061a6:	d115      	bne.n	80061d4 <HAL_RCC_OscConfig+0x50c>
 80061a8:	4b08      	ldr	r3, [pc, #32]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 80061aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ae:	4a07      	ldr	r2, [pc, #28]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 80061b0:	f043 0304 	orr.w	r3, r3, #4
 80061b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061b8:	4b04      	ldr	r3, [pc, #16]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 80061ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061be:	4a03      	ldr	r2, [pc, #12]	@ (80061cc <HAL_RCC_OscConfig+0x504>)
 80061c0:	f043 0301 	orr.w	r3, r3, #1
 80061c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061c8:	e014      	b.n	80061f4 <HAL_RCC_OscConfig+0x52c>
 80061ca:	bf00      	nop
 80061cc:	40021000 	.word	0x40021000
 80061d0:	40007000 	.word	0x40007000
 80061d4:	4b9d      	ldr	r3, [pc, #628]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80061d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061da:	4a9c      	ldr	r2, [pc, #624]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80061dc:	f023 0301 	bic.w	r3, r3, #1
 80061e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80061e4:	4b99      	ldr	r3, [pc, #612]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80061e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ea:	4a98      	ldr	r2, [pc, #608]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80061ec:	f023 0304 	bic.w	r3, r3, #4
 80061f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d016      	beq.n	800622a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061fc:	f7fc ffa6 	bl	800314c <HAL_GetTick>
 8006200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006202:	e00a      	b.n	800621a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006204:	f7fc ffa2 	bl	800314c <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006212:	4293      	cmp	r3, r2
 8006214:	d901      	bls.n	800621a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006216:	2303      	movs	r3, #3
 8006218:	e168      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800621a:	4b8c      	ldr	r3, [pc, #560]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 800621c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006220:	f003 0302 	and.w	r3, r3, #2
 8006224:	2b00      	cmp	r3, #0
 8006226:	d0ed      	beq.n	8006204 <HAL_RCC_OscConfig+0x53c>
 8006228:	e015      	b.n	8006256 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800622a:	f7fc ff8f 	bl	800314c <HAL_GetTick>
 800622e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006230:	e00a      	b.n	8006248 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006232:	f7fc ff8b 	bl	800314c <HAL_GetTick>
 8006236:	4602      	mov	r2, r0
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006240:	4293      	cmp	r3, r2
 8006242:	d901      	bls.n	8006248 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e151      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006248:	4b80      	ldr	r3, [pc, #512]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 800624a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800624e:	f003 0302 	and.w	r3, r3, #2
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1ed      	bne.n	8006232 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006256:	7ffb      	ldrb	r3, [r7, #31]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d105      	bne.n	8006268 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800625c:	4b7b      	ldr	r3, [pc, #492]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 800625e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006260:	4a7a      	ldr	r2, [pc, #488]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 8006262:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006266:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 0320 	and.w	r3, r3, #32
 8006270:	2b00      	cmp	r3, #0
 8006272:	d03c      	beq.n	80062ee <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006278:	2b00      	cmp	r3, #0
 800627a:	d01c      	beq.n	80062b6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800627c:	4b73      	ldr	r3, [pc, #460]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 800627e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006282:	4a72      	ldr	r2, [pc, #456]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 8006284:	f043 0301 	orr.w	r3, r3, #1
 8006288:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800628c:	f7fc ff5e 	bl	800314c <HAL_GetTick>
 8006290:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006292:	e008      	b.n	80062a6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006294:	f7fc ff5a 	bl	800314c <HAL_GetTick>
 8006298:	4602      	mov	r2, r0
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	1ad3      	subs	r3, r2, r3
 800629e:	2b02      	cmp	r3, #2
 80062a0:	d901      	bls.n	80062a6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80062a2:	2303      	movs	r3, #3
 80062a4:	e122      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80062a6:	4b69      	ldr	r3, [pc, #420]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80062a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062ac:	f003 0302 	and.w	r3, r3, #2
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d0ef      	beq.n	8006294 <HAL_RCC_OscConfig+0x5cc>
 80062b4:	e01b      	b.n	80062ee <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80062b6:	4b65      	ldr	r3, [pc, #404]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80062b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062bc:	4a63      	ldr	r2, [pc, #396]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80062be:	f023 0301 	bic.w	r3, r3, #1
 80062c2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062c6:	f7fc ff41 	bl	800314c <HAL_GetTick>
 80062ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062cc:	e008      	b.n	80062e0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062ce:	f7fc ff3d 	bl	800314c <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d901      	bls.n	80062e0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e105      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062e0:	4b5a      	ldr	r3, [pc, #360]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80062e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1ef      	bne.n	80062ce <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 80f9 	beq.w	80064ea <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062fc:	2b02      	cmp	r3, #2
 80062fe:	f040 80cf 	bne.w	80064a0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006302:	4b52      	ldr	r3, [pc, #328]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	f003 0203 	and.w	r2, r3, #3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006312:	429a      	cmp	r2, r3
 8006314:	d12c      	bne.n	8006370 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006320:	3b01      	subs	r3, #1
 8006322:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006324:	429a      	cmp	r2, r3
 8006326:	d123      	bne.n	8006370 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006332:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006334:	429a      	cmp	r2, r3
 8006336:	d11b      	bne.n	8006370 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006342:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006344:	429a      	cmp	r2, r3
 8006346:	d113      	bne.n	8006370 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006352:	085b      	lsrs	r3, r3, #1
 8006354:	3b01      	subs	r3, #1
 8006356:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006358:	429a      	cmp	r2, r3
 800635a:	d109      	bne.n	8006370 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006366:	085b      	lsrs	r3, r3, #1
 8006368:	3b01      	subs	r3, #1
 800636a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800636c:	429a      	cmp	r2, r3
 800636e:	d071      	beq.n	8006454 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	2b0c      	cmp	r3, #12
 8006374:	d068      	beq.n	8006448 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006376:	4b35      	ldr	r3, [pc, #212]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d105      	bne.n	800638e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006382:	4b32      	ldr	r3, [pc, #200]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d001      	beq.n	8006392 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e0ac      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006392:	4b2e      	ldr	r3, [pc, #184]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a2d      	ldr	r2, [pc, #180]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 8006398:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800639c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800639e:	f7fc fed5 	bl	800314c <HAL_GetTick>
 80063a2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063a4:	e008      	b.n	80063b8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063a6:	f7fc fed1 	bl	800314c <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d901      	bls.n	80063b8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e099      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063b8:	4b24      	ldr	r3, [pc, #144]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1f0      	bne.n	80063a6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063c4:	4b21      	ldr	r3, [pc, #132]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 80063c6:	68da      	ldr	r2, [r3, #12]
 80063c8:	4b21      	ldr	r3, [pc, #132]	@ (8006450 <HAL_RCC_OscConfig+0x788>)
 80063ca:	4013      	ands	r3, r2
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80063d4:	3a01      	subs	r2, #1
 80063d6:	0112      	lsls	r2, r2, #4
 80063d8:	4311      	orrs	r1, r2
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80063de:	0212      	lsls	r2, r2, #8
 80063e0:	4311      	orrs	r1, r2
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80063e6:	0852      	lsrs	r2, r2, #1
 80063e8:	3a01      	subs	r2, #1
 80063ea:	0552      	lsls	r2, r2, #21
 80063ec:	4311      	orrs	r1, r2
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80063f2:	0852      	lsrs	r2, r2, #1
 80063f4:	3a01      	subs	r2, #1
 80063f6:	0652      	lsls	r2, r2, #25
 80063f8:	4311      	orrs	r1, r2
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80063fe:	06d2      	lsls	r2, r2, #27
 8006400:	430a      	orrs	r2, r1
 8006402:	4912      	ldr	r1, [pc, #72]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 8006404:	4313      	orrs	r3, r2
 8006406:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006408:	4b10      	ldr	r3, [pc, #64]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a0f      	ldr	r2, [pc, #60]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 800640e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006412:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006414:	4b0d      	ldr	r3, [pc, #52]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	4a0c      	ldr	r2, [pc, #48]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 800641a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800641e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006420:	f7fc fe94 	bl	800314c <HAL_GetTick>
 8006424:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006426:	e008      	b.n	800643a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006428:	f7fc fe90 	bl	800314c <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	2b02      	cmp	r3, #2
 8006434:	d901      	bls.n	800643a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e058      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800643a:	4b04      	ldr	r3, [pc, #16]	@ (800644c <HAL_RCC_OscConfig+0x784>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0f0      	beq.n	8006428 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006446:	e050      	b.n	80064ea <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e04f      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
 800644c:	40021000 	.word	0x40021000
 8006450:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006454:	4b27      	ldr	r3, [pc, #156]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d144      	bne.n	80064ea <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006460:	4b24      	ldr	r3, [pc, #144]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a23      	ldr	r2, [pc, #140]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 8006466:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800646a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800646c:	4b21      	ldr	r3, [pc, #132]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	4a20      	ldr	r2, [pc, #128]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 8006472:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006476:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006478:	f7fc fe68 	bl	800314c <HAL_GetTick>
 800647c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800647e:	e008      	b.n	8006492 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006480:	f7fc fe64 	bl	800314c <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	2b02      	cmp	r3, #2
 800648c:	d901      	bls.n	8006492 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e02c      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006492:	4b18      	ldr	r3, [pc, #96]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800649a:	2b00      	cmp	r3, #0
 800649c:	d0f0      	beq.n	8006480 <HAL_RCC_OscConfig+0x7b8>
 800649e:	e024      	b.n	80064ea <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	2b0c      	cmp	r3, #12
 80064a4:	d01f      	beq.n	80064e6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064a6:	4b13      	ldr	r3, [pc, #76]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a12      	ldr	r2, [pc, #72]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 80064ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064b2:	f7fc fe4b 	bl	800314c <HAL_GetTick>
 80064b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064b8:	e008      	b.n	80064cc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064ba:	f7fc fe47 	bl	800314c <HAL_GetTick>
 80064be:	4602      	mov	r2, r0
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	2b02      	cmp	r3, #2
 80064c6:	d901      	bls.n	80064cc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80064c8:	2303      	movs	r3, #3
 80064ca:	e00f      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064cc:	4b09      	ldr	r3, [pc, #36]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1f0      	bne.n	80064ba <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80064d8:	4b06      	ldr	r3, [pc, #24]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 80064da:	68da      	ldr	r2, [r3, #12]
 80064dc:	4905      	ldr	r1, [pc, #20]	@ (80064f4 <HAL_RCC_OscConfig+0x82c>)
 80064de:	4b06      	ldr	r3, [pc, #24]	@ (80064f8 <HAL_RCC_OscConfig+0x830>)
 80064e0:	4013      	ands	r3, r2
 80064e2:	60cb      	str	r3, [r1, #12]
 80064e4:	e001      	b.n	80064ea <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e000      	b.n	80064ec <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3720      	adds	r7, #32
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	40021000 	.word	0x40021000
 80064f8:	feeefffc 	.word	0xfeeefffc

080064fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b086      	sub	sp, #24
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006506:	2300      	movs	r3, #0
 8006508:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d101      	bne.n	8006514 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e11d      	b.n	8006750 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006514:	4b90      	ldr	r3, [pc, #576]	@ (8006758 <HAL_RCC_ClockConfig+0x25c>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 030f 	and.w	r3, r3, #15
 800651c:	683a      	ldr	r2, [r7, #0]
 800651e:	429a      	cmp	r2, r3
 8006520:	d910      	bls.n	8006544 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006522:	4b8d      	ldr	r3, [pc, #564]	@ (8006758 <HAL_RCC_ClockConfig+0x25c>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f023 020f 	bic.w	r2, r3, #15
 800652a:	498b      	ldr	r1, [pc, #556]	@ (8006758 <HAL_RCC_ClockConfig+0x25c>)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	4313      	orrs	r3, r2
 8006530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006532:	4b89      	ldr	r3, [pc, #548]	@ (8006758 <HAL_RCC_ClockConfig+0x25c>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 030f 	and.w	r3, r3, #15
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	429a      	cmp	r2, r3
 800653e:	d001      	beq.n	8006544 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e105      	b.n	8006750 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0302 	and.w	r3, r3, #2
 800654c:	2b00      	cmp	r3, #0
 800654e:	d010      	beq.n	8006572 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	689a      	ldr	r2, [r3, #8]
 8006554:	4b81      	ldr	r3, [pc, #516]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800655c:	429a      	cmp	r2, r3
 800655e:	d908      	bls.n	8006572 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006560:	4b7e      	ldr	r3, [pc, #504]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	497b      	ldr	r1, [pc, #492]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 800656e:	4313      	orrs	r3, r2
 8006570:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 0301 	and.w	r3, r3, #1
 800657a:	2b00      	cmp	r3, #0
 800657c:	d079      	beq.n	8006672 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	2b03      	cmp	r3, #3
 8006584:	d11e      	bne.n	80065c4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006586:	4b75      	ldr	r3, [pc, #468]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e0dc      	b.n	8006750 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006596:	f000 fa09 	bl	80069ac <RCC_GetSysClockFreqFromPLLSource>
 800659a:	4603      	mov	r3, r0
 800659c:	4a70      	ldr	r2, [pc, #448]	@ (8006760 <HAL_RCC_ClockConfig+0x264>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d946      	bls.n	8006630 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80065a2:	4b6e      	ldr	r3, [pc, #440]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d140      	bne.n	8006630 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80065ae:	4b6b      	ldr	r3, [pc, #428]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065b6:	4a69      	ldr	r2, [pc, #420]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80065b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80065be:	2380      	movs	r3, #128	@ 0x80
 80065c0:	617b      	str	r3, [r7, #20]
 80065c2:	e035      	b.n	8006630 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d107      	bne.n	80065dc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065cc:	4b63      	ldr	r3, [pc, #396]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d115      	bne.n	8006604 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	e0b9      	b.n	8006750 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d107      	bne.n	80065f4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80065e4:	4b5d      	ldr	r3, [pc, #372]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d109      	bne.n	8006604 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e0ad      	b.n	8006750 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065f4:	4b59      	ldr	r3, [pc, #356]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d101      	bne.n	8006604 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e0a5      	b.n	8006750 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006604:	f000 f8b4 	bl	8006770 <HAL_RCC_GetSysClockFreq>
 8006608:	4603      	mov	r3, r0
 800660a:	4a55      	ldr	r2, [pc, #340]	@ (8006760 <HAL_RCC_ClockConfig+0x264>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d90f      	bls.n	8006630 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006610:	4b52      	ldr	r3, [pc, #328]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d109      	bne.n	8006630 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800661c:	4b4f      	ldr	r3, [pc, #316]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006624:	4a4d      	ldr	r2, [pc, #308]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 8006626:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800662a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800662c:	2380      	movs	r3, #128	@ 0x80
 800662e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006630:	4b4a      	ldr	r3, [pc, #296]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f023 0203 	bic.w	r2, r3, #3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	4947      	ldr	r1, [pc, #284]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 800663e:	4313      	orrs	r3, r2
 8006640:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006642:	f7fc fd83 	bl	800314c <HAL_GetTick>
 8006646:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006648:	e00a      	b.n	8006660 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800664a:	f7fc fd7f 	bl	800314c <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006658:	4293      	cmp	r3, r2
 800665a:	d901      	bls.n	8006660 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e077      	b.n	8006750 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006660:	4b3e      	ldr	r3, [pc, #248]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f003 020c 	and.w	r2, r3, #12
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	429a      	cmp	r2, r3
 8006670:	d1eb      	bne.n	800664a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	2b80      	cmp	r3, #128	@ 0x80
 8006676:	d105      	bne.n	8006684 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006678:	4b38      	ldr	r3, [pc, #224]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	4a37      	ldr	r2, [pc, #220]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 800667e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006682:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f003 0302 	and.w	r3, r3, #2
 800668c:	2b00      	cmp	r3, #0
 800668e:	d010      	beq.n	80066b2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	689a      	ldr	r2, [r3, #8]
 8006694:	4b31      	ldr	r3, [pc, #196]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800669c:	429a      	cmp	r2, r3
 800669e:	d208      	bcs.n	80066b2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066a0:	4b2e      	ldr	r3, [pc, #184]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	492b      	ldr	r1, [pc, #172]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80066ae:	4313      	orrs	r3, r2
 80066b0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80066b2:	4b29      	ldr	r3, [pc, #164]	@ (8006758 <HAL_RCC_ClockConfig+0x25c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 030f 	and.w	r3, r3, #15
 80066ba:	683a      	ldr	r2, [r7, #0]
 80066bc:	429a      	cmp	r2, r3
 80066be:	d210      	bcs.n	80066e2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066c0:	4b25      	ldr	r3, [pc, #148]	@ (8006758 <HAL_RCC_ClockConfig+0x25c>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f023 020f 	bic.w	r2, r3, #15
 80066c8:	4923      	ldr	r1, [pc, #140]	@ (8006758 <HAL_RCC_ClockConfig+0x25c>)
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066d0:	4b21      	ldr	r3, [pc, #132]	@ (8006758 <HAL_RCC_ClockConfig+0x25c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 030f 	and.w	r3, r3, #15
 80066d8:	683a      	ldr	r2, [r7, #0]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d001      	beq.n	80066e2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e036      	b.n	8006750 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0304 	and.w	r3, r3, #4
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d008      	beq.n	8006700 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066ee:	4b1b      	ldr	r3, [pc, #108]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	4918      	ldr	r1, [pc, #96]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 80066fc:	4313      	orrs	r3, r2
 80066fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0308 	and.w	r3, r3, #8
 8006708:	2b00      	cmp	r3, #0
 800670a:	d009      	beq.n	8006720 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800670c:	4b13      	ldr	r3, [pc, #76]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	00db      	lsls	r3, r3, #3
 800671a:	4910      	ldr	r1, [pc, #64]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 800671c:	4313      	orrs	r3, r2
 800671e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006720:	f000 f826 	bl	8006770 <HAL_RCC_GetSysClockFreq>
 8006724:	4602      	mov	r2, r0
 8006726:	4b0d      	ldr	r3, [pc, #52]	@ (800675c <HAL_RCC_ClockConfig+0x260>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	091b      	lsrs	r3, r3, #4
 800672c:	f003 030f 	and.w	r3, r3, #15
 8006730:	490c      	ldr	r1, [pc, #48]	@ (8006764 <HAL_RCC_ClockConfig+0x268>)
 8006732:	5ccb      	ldrb	r3, [r1, r3]
 8006734:	f003 031f 	and.w	r3, r3, #31
 8006738:	fa22 f303 	lsr.w	r3, r2, r3
 800673c:	4a0a      	ldr	r2, [pc, #40]	@ (8006768 <HAL_RCC_ClockConfig+0x26c>)
 800673e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006740:	4b0a      	ldr	r3, [pc, #40]	@ (800676c <HAL_RCC_ClockConfig+0x270>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4618      	mov	r0, r3
 8006746:	f7fc fcb1 	bl	80030ac <HAL_InitTick>
 800674a:	4603      	mov	r3, r0
 800674c:	73fb      	strb	r3, [r7, #15]

  return status;
 800674e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}
 8006758:	40022000 	.word	0x40022000
 800675c:	40021000 	.word	0x40021000
 8006760:	04c4b400 	.word	0x04c4b400
 8006764:	0800c6dc 	.word	0x0800c6dc
 8006768:	20000034 	.word	0x20000034
 800676c:	20000048 	.word	0x20000048

08006770 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006770:	b480      	push	{r7}
 8006772:	b089      	sub	sp, #36	@ 0x24
 8006774:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006776:	2300      	movs	r3, #0
 8006778:	61fb      	str	r3, [r7, #28]
 800677a:	2300      	movs	r3, #0
 800677c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800677e:	4b3e      	ldr	r3, [pc, #248]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x108>)
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f003 030c 	and.w	r3, r3, #12
 8006786:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006788:	4b3b      	ldr	r3, [pc, #236]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x108>)
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	f003 0303 	and.w	r3, r3, #3
 8006790:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d005      	beq.n	80067a4 <HAL_RCC_GetSysClockFreq+0x34>
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	2b0c      	cmp	r3, #12
 800679c:	d121      	bne.n	80067e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d11e      	bne.n	80067e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80067a4:	4b34      	ldr	r3, [pc, #208]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x108>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0308 	and.w	r3, r3, #8
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d107      	bne.n	80067c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80067b0:	4b31      	ldr	r3, [pc, #196]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x108>)
 80067b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067b6:	0a1b      	lsrs	r3, r3, #8
 80067b8:	f003 030f 	and.w	r3, r3, #15
 80067bc:	61fb      	str	r3, [r7, #28]
 80067be:	e005      	b.n	80067cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80067c0:	4b2d      	ldr	r3, [pc, #180]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x108>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	091b      	lsrs	r3, r3, #4
 80067c6:	f003 030f 	and.w	r3, r3, #15
 80067ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80067cc:	4a2b      	ldr	r2, [pc, #172]	@ (800687c <HAL_RCC_GetSysClockFreq+0x10c>)
 80067ce:	69fb      	ldr	r3, [r7, #28]
 80067d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d10d      	bne.n	80067f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80067e0:	e00a      	b.n	80067f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	2b04      	cmp	r3, #4
 80067e6:	d102      	bne.n	80067ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80067e8:	4b25      	ldr	r3, [pc, #148]	@ (8006880 <HAL_RCC_GetSysClockFreq+0x110>)
 80067ea:	61bb      	str	r3, [r7, #24]
 80067ec:	e004      	b.n	80067f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	2b08      	cmp	r3, #8
 80067f2:	d101      	bne.n	80067f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80067f4:	4b23      	ldr	r3, [pc, #140]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x114>)
 80067f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	2b0c      	cmp	r3, #12
 80067fc:	d134      	bne.n	8006868 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80067fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x108>)
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	f003 0303 	and.w	r3, r3, #3
 8006806:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	2b02      	cmp	r3, #2
 800680c:	d003      	beq.n	8006816 <HAL_RCC_GetSysClockFreq+0xa6>
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	2b03      	cmp	r3, #3
 8006812:	d003      	beq.n	800681c <HAL_RCC_GetSysClockFreq+0xac>
 8006814:	e005      	b.n	8006822 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006816:	4b1a      	ldr	r3, [pc, #104]	@ (8006880 <HAL_RCC_GetSysClockFreq+0x110>)
 8006818:	617b      	str	r3, [r7, #20]
      break;
 800681a:	e005      	b.n	8006828 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800681c:	4b19      	ldr	r3, [pc, #100]	@ (8006884 <HAL_RCC_GetSysClockFreq+0x114>)
 800681e:	617b      	str	r3, [r7, #20]
      break;
 8006820:	e002      	b.n	8006828 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006822:	69fb      	ldr	r3, [r7, #28]
 8006824:	617b      	str	r3, [r7, #20]
      break;
 8006826:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006828:	4b13      	ldr	r3, [pc, #76]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x108>)
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	091b      	lsrs	r3, r3, #4
 800682e:	f003 030f 	and.w	r3, r3, #15
 8006832:	3301      	adds	r3, #1
 8006834:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006836:	4b10      	ldr	r3, [pc, #64]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x108>)
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	0a1b      	lsrs	r3, r3, #8
 800683c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	fb03 f202 	mul.w	r2, r3, r2
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	fbb2 f3f3 	udiv	r3, r2, r3
 800684c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800684e:	4b0a      	ldr	r3, [pc, #40]	@ (8006878 <HAL_RCC_GetSysClockFreq+0x108>)
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	0e5b      	lsrs	r3, r3, #25
 8006854:	f003 0303 	and.w	r3, r3, #3
 8006858:	3301      	adds	r3, #1
 800685a:	005b      	lsls	r3, r3, #1
 800685c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	fbb2 f3f3 	udiv	r3, r2, r3
 8006866:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006868:	69bb      	ldr	r3, [r7, #24]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3724      	adds	r7, #36	@ 0x24
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	40021000 	.word	0x40021000
 800687c:	0800c6f4 	.word	0x0800c6f4
 8006880:	00f42400 	.word	0x00f42400
 8006884:	007a1200 	.word	0x007a1200

08006888 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006888:	b480      	push	{r7}
 800688a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800688c:	4b03      	ldr	r3, [pc, #12]	@ (800689c <HAL_RCC_GetHCLKFreq+0x14>)
 800688e:	681b      	ldr	r3, [r3, #0]
}
 8006890:	4618      	mov	r0, r3
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	20000034 	.word	0x20000034

080068a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80068a4:	f7ff fff0 	bl	8006888 <HAL_RCC_GetHCLKFreq>
 80068a8:	4602      	mov	r2, r0
 80068aa:	4b06      	ldr	r3, [pc, #24]	@ (80068c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	0a1b      	lsrs	r3, r3, #8
 80068b0:	f003 0307 	and.w	r3, r3, #7
 80068b4:	4904      	ldr	r1, [pc, #16]	@ (80068c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80068b6:	5ccb      	ldrb	r3, [r1, r3]
 80068b8:	f003 031f 	and.w	r3, r3, #31
 80068bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	40021000 	.word	0x40021000
 80068c8:	0800c6ec 	.word	0x0800c6ec

080068cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80068d0:	f7ff ffda 	bl	8006888 <HAL_RCC_GetHCLKFreq>
 80068d4:	4602      	mov	r2, r0
 80068d6:	4b06      	ldr	r3, [pc, #24]	@ (80068f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	0adb      	lsrs	r3, r3, #11
 80068dc:	f003 0307 	and.w	r3, r3, #7
 80068e0:	4904      	ldr	r1, [pc, #16]	@ (80068f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80068e2:	5ccb      	ldrb	r3, [r1, r3]
 80068e4:	f003 031f 	and.w	r3, r3, #31
 80068e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	bd80      	pop	{r7, pc}
 80068f0:	40021000 	.word	0x40021000
 80068f4:	0800c6ec 	.word	0x0800c6ec

080068f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b086      	sub	sp, #24
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006900:	2300      	movs	r3, #0
 8006902:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006904:	4b27      	ldr	r3, [pc, #156]	@ (80069a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006908:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d003      	beq.n	8006918 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006910:	f7ff f916 	bl	8005b40 <HAL_PWREx_GetVoltageRange>
 8006914:	6178      	str	r0, [r7, #20]
 8006916:	e014      	b.n	8006942 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006918:	4b22      	ldr	r3, [pc, #136]	@ (80069a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800691a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800691c:	4a21      	ldr	r2, [pc, #132]	@ (80069a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800691e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006922:	6593      	str	r3, [r2, #88]	@ 0x58
 8006924:	4b1f      	ldr	r3, [pc, #124]	@ (80069a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800692c:	60fb      	str	r3, [r7, #12]
 800692e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006930:	f7ff f906 	bl	8005b40 <HAL_PWREx_GetVoltageRange>
 8006934:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006936:	4b1b      	ldr	r3, [pc, #108]	@ (80069a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800693a:	4a1a      	ldr	r2, [pc, #104]	@ (80069a4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800693c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006940:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006948:	d10b      	bne.n	8006962 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2b80      	cmp	r3, #128	@ 0x80
 800694e:	d913      	bls.n	8006978 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2ba0      	cmp	r3, #160	@ 0xa0
 8006954:	d902      	bls.n	800695c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006956:	2302      	movs	r3, #2
 8006958:	613b      	str	r3, [r7, #16]
 800695a:	e00d      	b.n	8006978 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800695c:	2301      	movs	r3, #1
 800695e:	613b      	str	r3, [r7, #16]
 8006960:	e00a      	b.n	8006978 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b7f      	cmp	r3, #127	@ 0x7f
 8006966:	d902      	bls.n	800696e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006968:	2302      	movs	r3, #2
 800696a:	613b      	str	r3, [r7, #16]
 800696c:	e004      	b.n	8006978 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2b70      	cmp	r3, #112	@ 0x70
 8006972:	d101      	bne.n	8006978 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006974:	2301      	movs	r3, #1
 8006976:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006978:	4b0b      	ldr	r3, [pc, #44]	@ (80069a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f023 020f 	bic.w	r2, r3, #15
 8006980:	4909      	ldr	r1, [pc, #36]	@ (80069a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	4313      	orrs	r3, r2
 8006986:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006988:	4b07      	ldr	r3, [pc, #28]	@ (80069a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 030f 	and.w	r3, r3, #15
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	429a      	cmp	r2, r3
 8006994:	d001      	beq.n	800699a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e000      	b.n	800699c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3718      	adds	r7, #24
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	40021000 	.word	0x40021000
 80069a8:	40022000 	.word	0x40022000

080069ac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b087      	sub	sp, #28
 80069b0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80069b2:	4b2d      	ldr	r3, [pc, #180]	@ (8006a68 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	f003 0303 	and.w	r3, r3, #3
 80069ba:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2b03      	cmp	r3, #3
 80069c0:	d00b      	beq.n	80069da <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2b03      	cmp	r3, #3
 80069c6:	d825      	bhi.n	8006a14 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d008      	beq.n	80069e0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d11f      	bne.n	8006a14 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80069d4:	4b25      	ldr	r3, [pc, #148]	@ (8006a6c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80069d6:	613b      	str	r3, [r7, #16]
    break;
 80069d8:	e01f      	b.n	8006a1a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80069da:	4b25      	ldr	r3, [pc, #148]	@ (8006a70 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80069dc:	613b      	str	r3, [r7, #16]
    break;
 80069de:	e01c      	b.n	8006a1a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80069e0:	4b21      	ldr	r3, [pc, #132]	@ (8006a68 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 0308 	and.w	r3, r3, #8
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d107      	bne.n	80069fc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80069ec:	4b1e      	ldr	r3, [pc, #120]	@ (8006a68 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80069ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069f2:	0a1b      	lsrs	r3, r3, #8
 80069f4:	f003 030f 	and.w	r3, r3, #15
 80069f8:	617b      	str	r3, [r7, #20]
 80069fa:	e005      	b.n	8006a08 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80069fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006a68 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	091b      	lsrs	r3, r3, #4
 8006a02:	f003 030f 	and.w	r3, r3, #15
 8006a06:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006a08:	4a1a      	ldr	r2, [pc, #104]	@ (8006a74 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a10:	613b      	str	r3, [r7, #16]
    break;
 8006a12:	e002      	b.n	8006a1a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	613b      	str	r3, [r7, #16]
    break;
 8006a18:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a1a:	4b13      	ldr	r3, [pc, #76]	@ (8006a68 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	091b      	lsrs	r3, r3, #4
 8006a20:	f003 030f 	and.w	r3, r3, #15
 8006a24:	3301      	adds	r3, #1
 8006a26:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006a28:	4b0f      	ldr	r3, [pc, #60]	@ (8006a68 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	0a1b      	lsrs	r3, r3, #8
 8006a2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a32:	693a      	ldr	r2, [r7, #16]
 8006a34:	fb03 f202 	mul.w	r2, r3, r2
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a3e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006a40:	4b09      	ldr	r3, [pc, #36]	@ (8006a68 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	0e5b      	lsrs	r3, r3, #25
 8006a46:	f003 0303 	and.w	r3, r3, #3
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006a50:	693a      	ldr	r2, [r7, #16]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a58:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006a5a:	683b      	ldr	r3, [r7, #0]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	371c      	adds	r7, #28
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr
 8006a68:	40021000 	.word	0x40021000
 8006a6c:	00f42400 	.word	0x00f42400
 8006a70:	007a1200 	.word	0x007a1200
 8006a74:	0800c6f4 	.word	0x0800c6f4

08006a78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a80:	2300      	movs	r3, #0
 8006a82:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a84:	2300      	movs	r3, #0
 8006a86:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d040      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a98:	2b80      	cmp	r3, #128	@ 0x80
 8006a9a:	d02a      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006a9c:	2b80      	cmp	r3, #128	@ 0x80
 8006a9e:	d825      	bhi.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006aa0:	2b60      	cmp	r3, #96	@ 0x60
 8006aa2:	d026      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006aa4:	2b60      	cmp	r3, #96	@ 0x60
 8006aa6:	d821      	bhi.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006aa8:	2b40      	cmp	r3, #64	@ 0x40
 8006aaa:	d006      	beq.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006aac:	2b40      	cmp	r3, #64	@ 0x40
 8006aae:	d81d      	bhi.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d009      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006ab4:	2b20      	cmp	r3, #32
 8006ab6:	d010      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006ab8:	e018      	b.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006aba:	4b89      	ldr	r3, [pc, #548]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	4a88      	ldr	r2, [pc, #544]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ac0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ac4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006ac6:	e015      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	3304      	adds	r3, #4
 8006acc:	2100      	movs	r1, #0
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f000 fb02 	bl	80070d8 <RCCEx_PLLSAI1_Config>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006ad8:	e00c      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	3320      	adds	r3, #32
 8006ade:	2100      	movs	r1, #0
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f000 fbed 	bl	80072c0 <RCCEx_PLLSAI2_Config>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006aea:	e003      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	74fb      	strb	r3, [r7, #19]
      break;
 8006af0:	e000      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006af2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006af4:	7cfb      	ldrb	r3, [r7, #19]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10b      	bne.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006afa:	4b79      	ldr	r3, [pc, #484]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006afc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b00:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b08:	4975      	ldr	r1, [pc, #468]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006b10:	e001      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b12:	7cfb      	ldrb	r3, [r7, #19]
 8006b14:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d047      	beq.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b2a:	d030      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006b2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b30:	d82a      	bhi.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006b32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b36:	d02a      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006b38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b3c:	d824      	bhi.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006b3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b42:	d008      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006b44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b48:	d81e      	bhi.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00a      	beq.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006b4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b52:	d010      	beq.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006b54:	e018      	b.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006b56:	4b62      	ldr	r3, [pc, #392]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	4a61      	ldr	r2, [pc, #388]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b60:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b62:	e015      	b.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	3304      	adds	r3, #4
 8006b68:	2100      	movs	r1, #0
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f000 fab4 	bl	80070d8 <RCCEx_PLLSAI1_Config>
 8006b70:	4603      	mov	r3, r0
 8006b72:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b74:	e00c      	b.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	3320      	adds	r3, #32
 8006b7a:	2100      	movs	r1, #0
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f000 fb9f 	bl	80072c0 <RCCEx_PLLSAI2_Config>
 8006b82:	4603      	mov	r3, r0
 8006b84:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b86:	e003      	b.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	74fb      	strb	r3, [r7, #19]
      break;
 8006b8c:	e000      	b.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006b8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b90:	7cfb      	ldrb	r3, [r7, #19]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d10b      	bne.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006b96:	4b52      	ldr	r3, [pc, #328]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006b98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ba4:	494e      	ldr	r1, [pc, #312]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006bac:	e001      	b.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bae:	7cfb      	ldrb	r3, [r7, #19]
 8006bb0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f000 809f 	beq.w	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006bc4:	4b46      	ldr	r3, [pc, #280]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d101      	bne.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e000      	b.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d00d      	beq.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bda:	4b41      	ldr	r3, [pc, #260]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bde:	4a40      	ldr	r2, [pc, #256]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006be0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006be4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006be6:	4b3e      	ldr	r3, [pc, #248]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bee:	60bb      	str	r3, [r7, #8]
 8006bf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006bf6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a3a      	ldr	r2, [pc, #232]	@ (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006c02:	f7fc faa3 	bl	800314c <HAL_GetTick>
 8006c06:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006c08:	e009      	b.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c0a:	f7fc fa9f 	bl	800314c <HAL_GetTick>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	1ad3      	subs	r3, r2, r3
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	d902      	bls.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	74fb      	strb	r3, [r7, #19]
        break;
 8006c1c:	e005      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006c1e:	4b31      	ldr	r3, [pc, #196]	@ (8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d0ef      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006c2a:	7cfb      	ldrb	r3, [r7, #19]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d15b      	bne.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006c30:	4b2b      	ldr	r3, [pc, #172]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c3a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d01f      	beq.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c48:	697a      	ldr	r2, [r7, #20]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d019      	beq.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006c4e:	4b24      	ldr	r3, [pc, #144]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c58:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c5a:	4b21      	ldr	r3, [pc, #132]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c60:	4a1f      	ldr	r2, [pc, #124]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c70:	4a1b      	ldr	r2, [pc, #108]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006c7a:	4a19      	ldr	r2, [pc, #100]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	f003 0301 	and.w	r3, r3, #1
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d016      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c8c:	f7fc fa5e 	bl	800314c <HAL_GetTick>
 8006c90:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c92:	e00b      	b.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c94:	f7fc fa5a 	bl	800314c <HAL_GetTick>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	1ad3      	subs	r3, r2, r3
 8006c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d902      	bls.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006ca6:	2303      	movs	r3, #3
 8006ca8:	74fb      	strb	r3, [r7, #19]
            break;
 8006caa:	e006      	b.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cac:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cb2:	f003 0302 	and.w	r3, r3, #2
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d0ec      	beq.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006cba:	7cfb      	ldrb	r3, [r7, #19]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d10c      	bne.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cc0:	4b07      	ldr	r3, [pc, #28]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cc6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cd0:	4903      	ldr	r1, [pc, #12]	@ (8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006cd8:	e008      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006cda:	7cfb      	ldrb	r3, [r7, #19]
 8006cdc:	74bb      	strb	r3, [r7, #18]
 8006cde:	e005      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006ce0:	40021000 	.word	0x40021000
 8006ce4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce8:	7cfb      	ldrb	r3, [r7, #19]
 8006cea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006cec:	7c7b      	ldrb	r3, [r7, #17]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d105      	bne.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cf2:	4ba0      	ldr	r3, [pc, #640]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cf6:	4a9f      	ldr	r2, [pc, #636]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006cf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cfc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 0301 	and.w	r3, r3, #1
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00a      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006d0a:	4b9a      	ldr	r3, [pc, #616]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d10:	f023 0203 	bic.w	r2, r3, #3
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d18:	4996      	ldr	r1, [pc, #600]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0302 	and.w	r3, r3, #2
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d00a      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006d2c:	4b91      	ldr	r3, [pc, #580]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d32:	f023 020c 	bic.w	r2, r3, #12
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d3a:	498e      	ldr	r1, [pc, #568]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0304 	and.w	r3, r3, #4
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00a      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006d4e:	4b89      	ldr	r3, [pc, #548]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d54:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d5c:	4985      	ldr	r1, [pc, #532]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0308 	and.w	r3, r3, #8
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00a      	beq.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006d70:	4b80      	ldr	r3, [pc, #512]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d76:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d7e:	497d      	ldr	r1, [pc, #500]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 0310 	and.w	r3, r3, #16
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00a      	beq.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006d92:	4b78      	ldr	r3, [pc, #480]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006da0:	4974      	ldr	r1, [pc, #464]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006da2:	4313      	orrs	r3, r2
 8006da4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0320 	and.w	r3, r3, #32
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d00a      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006db4:	4b6f      	ldr	r3, [pc, #444]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dc2:	496c      	ldr	r1, [pc, #432]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00a      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006dd6:	4b67      	ldr	r3, [pc, #412]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ddc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006de4:	4963      	ldr	r1, [pc, #396]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006de6:	4313      	orrs	r3, r2
 8006de8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00a      	beq.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006df8:	4b5e      	ldr	r3, [pc, #376]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dfe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e06:	495b      	ldr	r1, [pc, #364]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d00a      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006e1a:	4b56      	ldr	r3, [pc, #344]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e20:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e28:	4952      	ldr	r1, [pc, #328]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d00a      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006e3c:	4b4d      	ldr	r3, [pc, #308]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e42:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e4a:	494a      	ldr	r1, [pc, #296]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d00a      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006e5e:	4b45      	ldr	r3, [pc, #276]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e64:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e6c:	4941      	ldr	r1, [pc, #260]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00a      	beq.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006e80:	4b3c      	ldr	r3, [pc, #240]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e86:	f023 0203 	bic.w	r2, r3, #3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e8e:	4939      	ldr	r1, [pc, #228]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006e90:	4313      	orrs	r3, r2
 8006e92:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d028      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ea2:	4b34      	ldr	r3, [pc, #208]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ea8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006eb0:	4930      	ldr	r1, [pc, #192]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ebc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ec0:	d106      	bne.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	4a2b      	ldr	r2, [pc, #172]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ec8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ecc:	60d3      	str	r3, [r2, #12]
 8006ece:	e011      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ed4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ed8:	d10c      	bne.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	3304      	adds	r3, #4
 8006ede:	2101      	movs	r1, #1
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f000 f8f9 	bl	80070d8 <RCCEx_PLLSAI1_Config>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006eea:	7cfb      	ldrb	r3, [r7, #19]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d001      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006ef0:	7cfb      	ldrb	r3, [r7, #19]
 8006ef2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d04d      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f08:	d108      	bne.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f0c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f10:	4a18      	ldr	r2, [pc, #96]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006f16:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006f1a:	e012      	b.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006f1c:	4b15      	ldr	r3, [pc, #84]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f22:	4a14      	ldr	r2, [pc, #80]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f24:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f28:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006f2c:	4b11      	ldr	r3, [pc, #68]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f3a:	490e      	ldr	r1, [pc, #56]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f4a:	d106      	bne.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f4c:	4b09      	ldr	r3, [pc, #36]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	4a08      	ldr	r2, [pc, #32]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f56:	60d3      	str	r3, [r2, #12]
 8006f58:	e020      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f62:	d109      	bne.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006f64:	4b03      	ldr	r3, [pc, #12]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f66:	68db      	ldr	r3, [r3, #12]
 8006f68:	4a02      	ldr	r2, [pc, #8]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f6e:	60d3      	str	r3, [r2, #12]
 8006f70:	e014      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006f72:	bf00      	nop
 8006f74:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f7c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f80:	d10c      	bne.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	3304      	adds	r3, #4
 8006f86:	2101      	movs	r1, #1
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f000 f8a5 	bl	80070d8 <RCCEx_PLLSAI1_Config>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f92:	7cfb      	ldrb	r3, [r7, #19]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d001      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006f98:	7cfb      	ldrb	r3, [r7, #19]
 8006f9a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d028      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006fa8:	4b4a      	ldr	r3, [pc, #296]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fb6:	4947      	ldr	r1, [pc, #284]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fc6:	d106      	bne.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fc8:	4b42      	ldr	r3, [pc, #264]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	4a41      	ldr	r2, [pc, #260]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fd2:	60d3      	str	r3, [r2, #12]
 8006fd4:	e011      	b.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fda:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006fde:	d10c      	bne.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	3304      	adds	r3, #4
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f000 f876 	bl	80070d8 <RCCEx_PLLSAI1_Config>
 8006fec:	4603      	mov	r3, r0
 8006fee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ff0:	7cfb      	ldrb	r3, [r7, #19]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d001      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006ff6:	7cfb      	ldrb	r3, [r7, #19]
 8006ff8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007002:	2b00      	cmp	r3, #0
 8007004:	d01e      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007006:	4b33      	ldr	r3, [pc, #204]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800700c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007016:	492f      	ldr	r1, [pc, #188]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007018:	4313      	orrs	r3, r2
 800701a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007024:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007028:	d10c      	bne.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	3304      	adds	r3, #4
 800702e:	2102      	movs	r1, #2
 8007030:	4618      	mov	r0, r3
 8007032:	f000 f851 	bl	80070d8 <RCCEx_PLLSAI1_Config>
 8007036:	4603      	mov	r3, r0
 8007038:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800703a:	7cfb      	ldrb	r3, [r7, #19]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d001      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007040:	7cfb      	ldrb	r3, [r7, #19]
 8007042:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00b      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007050:	4b20      	ldr	r3, [pc, #128]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007052:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007056:	f023 0204 	bic.w	r2, r3, #4
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007060:	491c      	ldr	r1, [pc, #112]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007062:	4313      	orrs	r3, r2
 8007064:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007070:	2b00      	cmp	r3, #0
 8007072:	d00b      	beq.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007074:	4b17      	ldr	r3, [pc, #92]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007076:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800707a:	f023 0218 	bic.w	r2, r3, #24
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007084:	4913      	ldr	r1, [pc, #76]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007086:	4313      	orrs	r3, r2
 8007088:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007094:	2b00      	cmp	r3, #0
 8007096:	d017      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007098:	4b0e      	ldr	r3, [pc, #56]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800709a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800709e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070a8:	490a      	ldr	r1, [pc, #40]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070aa:	4313      	orrs	r3, r2
 80070ac:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070ba:	d105      	bne.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80070bc:	4b05      	ldr	r3, [pc, #20]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	4a04      	ldr	r2, [pc, #16]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80070c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070c6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80070c8:	7cbb      	ldrb	r3, [r7, #18]
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3718      	adds	r7, #24
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	40021000 	.word	0x40021000

080070d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80070e2:	2300      	movs	r3, #0
 80070e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80070e6:	4b72      	ldr	r3, [pc, #456]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	f003 0303 	and.w	r3, r3, #3
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00e      	beq.n	8007110 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80070f2:	4b6f      	ldr	r3, [pc, #444]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	f003 0203 	and.w	r2, r3, #3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	429a      	cmp	r2, r3
 8007100:	d103      	bne.n	800710a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
       ||
 8007106:	2b00      	cmp	r3, #0
 8007108:	d142      	bne.n	8007190 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	73fb      	strb	r3, [r7, #15]
 800710e:	e03f      	b.n	8007190 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2b03      	cmp	r3, #3
 8007116:	d018      	beq.n	800714a <RCCEx_PLLSAI1_Config+0x72>
 8007118:	2b03      	cmp	r3, #3
 800711a:	d825      	bhi.n	8007168 <RCCEx_PLLSAI1_Config+0x90>
 800711c:	2b01      	cmp	r3, #1
 800711e:	d002      	beq.n	8007126 <RCCEx_PLLSAI1_Config+0x4e>
 8007120:	2b02      	cmp	r3, #2
 8007122:	d009      	beq.n	8007138 <RCCEx_PLLSAI1_Config+0x60>
 8007124:	e020      	b.n	8007168 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007126:	4b62      	ldr	r3, [pc, #392]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 0302 	and.w	r3, r3, #2
 800712e:	2b00      	cmp	r3, #0
 8007130:	d11d      	bne.n	800716e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007136:	e01a      	b.n	800716e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007138:	4b5d      	ldr	r3, [pc, #372]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007140:	2b00      	cmp	r3, #0
 8007142:	d116      	bne.n	8007172 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007148:	e013      	b.n	8007172 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800714a:	4b59      	ldr	r3, [pc, #356]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007152:	2b00      	cmp	r3, #0
 8007154:	d10f      	bne.n	8007176 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007156:	4b56      	ldr	r3, [pc, #344]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800715e:	2b00      	cmp	r3, #0
 8007160:	d109      	bne.n	8007176 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007166:	e006      	b.n	8007176 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	73fb      	strb	r3, [r7, #15]
      break;
 800716c:	e004      	b.n	8007178 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800716e:	bf00      	nop
 8007170:	e002      	b.n	8007178 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007172:	bf00      	nop
 8007174:	e000      	b.n	8007178 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007176:	bf00      	nop
    }

    if(status == HAL_OK)
 8007178:	7bfb      	ldrb	r3, [r7, #15]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d108      	bne.n	8007190 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800717e:	4b4c      	ldr	r3, [pc, #304]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	f023 0203 	bic.w	r2, r3, #3
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4949      	ldr	r1, [pc, #292]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800718c:	4313      	orrs	r3, r2
 800718e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007190:	7bfb      	ldrb	r3, [r7, #15]
 8007192:	2b00      	cmp	r3, #0
 8007194:	f040 8086 	bne.w	80072a4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007198:	4b45      	ldr	r3, [pc, #276]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a44      	ldr	r2, [pc, #272]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800719e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071a4:	f7fb ffd2 	bl	800314c <HAL_GetTick>
 80071a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80071aa:	e009      	b.n	80071c0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80071ac:	f7fb ffce 	bl	800314c <HAL_GetTick>
 80071b0:	4602      	mov	r2, r0
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d902      	bls.n	80071c0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	73fb      	strb	r3, [r7, #15]
        break;
 80071be:	e005      	b.n	80071cc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80071c0:	4b3b      	ldr	r3, [pc, #236]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d1ef      	bne.n	80071ac <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80071cc:	7bfb      	ldrb	r3, [r7, #15]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d168      	bne.n	80072a4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d113      	bne.n	8007200 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071d8:	4b35      	ldr	r3, [pc, #212]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071da:	691a      	ldr	r2, [r3, #16]
 80071dc:	4b35      	ldr	r3, [pc, #212]	@ (80072b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80071de:	4013      	ands	r3, r2
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	6892      	ldr	r2, [r2, #8]
 80071e4:	0211      	lsls	r1, r2, #8
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	68d2      	ldr	r2, [r2, #12]
 80071ea:	06d2      	lsls	r2, r2, #27
 80071ec:	4311      	orrs	r1, r2
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	6852      	ldr	r2, [r2, #4]
 80071f2:	3a01      	subs	r2, #1
 80071f4:	0112      	lsls	r2, r2, #4
 80071f6:	430a      	orrs	r2, r1
 80071f8:	492d      	ldr	r1, [pc, #180]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80071fa:	4313      	orrs	r3, r2
 80071fc:	610b      	str	r3, [r1, #16]
 80071fe:	e02d      	b.n	800725c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d115      	bne.n	8007232 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007206:	4b2a      	ldr	r3, [pc, #168]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007208:	691a      	ldr	r2, [r3, #16]
 800720a:	4b2b      	ldr	r3, [pc, #172]	@ (80072b8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800720c:	4013      	ands	r3, r2
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	6892      	ldr	r2, [r2, #8]
 8007212:	0211      	lsls	r1, r2, #8
 8007214:	687a      	ldr	r2, [r7, #4]
 8007216:	6912      	ldr	r2, [r2, #16]
 8007218:	0852      	lsrs	r2, r2, #1
 800721a:	3a01      	subs	r2, #1
 800721c:	0552      	lsls	r2, r2, #21
 800721e:	4311      	orrs	r1, r2
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	6852      	ldr	r2, [r2, #4]
 8007224:	3a01      	subs	r2, #1
 8007226:	0112      	lsls	r2, r2, #4
 8007228:	430a      	orrs	r2, r1
 800722a:	4921      	ldr	r1, [pc, #132]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800722c:	4313      	orrs	r3, r2
 800722e:	610b      	str	r3, [r1, #16]
 8007230:	e014      	b.n	800725c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007232:	4b1f      	ldr	r3, [pc, #124]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007234:	691a      	ldr	r2, [r3, #16]
 8007236:	4b21      	ldr	r3, [pc, #132]	@ (80072bc <RCCEx_PLLSAI1_Config+0x1e4>)
 8007238:	4013      	ands	r3, r2
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	6892      	ldr	r2, [r2, #8]
 800723e:	0211      	lsls	r1, r2, #8
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	6952      	ldr	r2, [r2, #20]
 8007244:	0852      	lsrs	r2, r2, #1
 8007246:	3a01      	subs	r2, #1
 8007248:	0652      	lsls	r2, r2, #25
 800724a:	4311      	orrs	r1, r2
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	6852      	ldr	r2, [r2, #4]
 8007250:	3a01      	subs	r2, #1
 8007252:	0112      	lsls	r2, r2, #4
 8007254:	430a      	orrs	r2, r1
 8007256:	4916      	ldr	r1, [pc, #88]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007258:	4313      	orrs	r3, r2
 800725a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800725c:	4b14      	ldr	r3, [pc, #80]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a13      	ldr	r2, [pc, #76]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007262:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007266:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007268:	f7fb ff70 	bl	800314c <HAL_GetTick>
 800726c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800726e:	e009      	b.n	8007284 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007270:	f7fb ff6c 	bl	800314c <HAL_GetTick>
 8007274:	4602      	mov	r2, r0
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	2b02      	cmp	r3, #2
 800727c:	d902      	bls.n	8007284 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800727e:	2303      	movs	r3, #3
 8007280:	73fb      	strb	r3, [r7, #15]
          break;
 8007282:	e005      	b.n	8007290 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007284:	4b0a      	ldr	r3, [pc, #40]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d0ef      	beq.n	8007270 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007290:	7bfb      	ldrb	r3, [r7, #15]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d106      	bne.n	80072a4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007296:	4b06      	ldr	r3, [pc, #24]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007298:	691a      	ldr	r2, [r3, #16]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	699b      	ldr	r3, [r3, #24]
 800729e:	4904      	ldr	r1, [pc, #16]	@ (80072b0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80072a0:	4313      	orrs	r3, r2
 80072a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80072a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	3710      	adds	r7, #16
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
 80072ae:	bf00      	nop
 80072b0:	40021000 	.word	0x40021000
 80072b4:	07ff800f 	.word	0x07ff800f
 80072b8:	ff9f800f 	.word	0xff9f800f
 80072bc:	f9ff800f 	.word	0xf9ff800f

080072c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80072ce:	4b72      	ldr	r3, [pc, #456]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	f003 0303 	and.w	r3, r3, #3
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00e      	beq.n	80072f8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80072da:	4b6f      	ldr	r3, [pc, #444]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	f003 0203 	and.w	r2, r3, #3
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d103      	bne.n	80072f2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
       ||
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d142      	bne.n	8007378 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	73fb      	strb	r3, [r7, #15]
 80072f6:	e03f      	b.n	8007378 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2b03      	cmp	r3, #3
 80072fe:	d018      	beq.n	8007332 <RCCEx_PLLSAI2_Config+0x72>
 8007300:	2b03      	cmp	r3, #3
 8007302:	d825      	bhi.n	8007350 <RCCEx_PLLSAI2_Config+0x90>
 8007304:	2b01      	cmp	r3, #1
 8007306:	d002      	beq.n	800730e <RCCEx_PLLSAI2_Config+0x4e>
 8007308:	2b02      	cmp	r3, #2
 800730a:	d009      	beq.n	8007320 <RCCEx_PLLSAI2_Config+0x60>
 800730c:	e020      	b.n	8007350 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800730e:	4b62      	ldr	r3, [pc, #392]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f003 0302 	and.w	r3, r3, #2
 8007316:	2b00      	cmp	r3, #0
 8007318:	d11d      	bne.n	8007356 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800731e:	e01a      	b.n	8007356 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007320:	4b5d      	ldr	r3, [pc, #372]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007328:	2b00      	cmp	r3, #0
 800732a:	d116      	bne.n	800735a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007330:	e013      	b.n	800735a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007332:	4b59      	ldr	r3, [pc, #356]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800733a:	2b00      	cmp	r3, #0
 800733c:	d10f      	bne.n	800735e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800733e:	4b56      	ldr	r3, [pc, #344]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d109      	bne.n	800735e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800734e:	e006      	b.n	800735e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	73fb      	strb	r3, [r7, #15]
      break;
 8007354:	e004      	b.n	8007360 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007356:	bf00      	nop
 8007358:	e002      	b.n	8007360 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800735a:	bf00      	nop
 800735c:	e000      	b.n	8007360 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800735e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007360:	7bfb      	ldrb	r3, [r7, #15]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d108      	bne.n	8007378 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007366:	4b4c      	ldr	r3, [pc, #304]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	f023 0203 	bic.w	r2, r3, #3
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4949      	ldr	r1, [pc, #292]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007374:	4313      	orrs	r3, r2
 8007376:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007378:	7bfb      	ldrb	r3, [r7, #15]
 800737a:	2b00      	cmp	r3, #0
 800737c:	f040 8086 	bne.w	800748c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007380:	4b45      	ldr	r3, [pc, #276]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a44      	ldr	r2, [pc, #272]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007386:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800738a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800738c:	f7fb fede 	bl	800314c <HAL_GetTick>
 8007390:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007392:	e009      	b.n	80073a8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007394:	f7fb feda 	bl	800314c <HAL_GetTick>
 8007398:	4602      	mov	r2, r0
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	1ad3      	subs	r3, r2, r3
 800739e:	2b02      	cmp	r3, #2
 80073a0:	d902      	bls.n	80073a8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80073a2:	2303      	movs	r3, #3
 80073a4:	73fb      	strb	r3, [r7, #15]
        break;
 80073a6:	e005      	b.n	80073b4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80073a8:	4b3b      	ldr	r3, [pc, #236]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d1ef      	bne.n	8007394 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80073b4:	7bfb      	ldrb	r3, [r7, #15]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d168      	bne.n	800748c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d113      	bne.n	80073e8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80073c0:	4b35      	ldr	r3, [pc, #212]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073c2:	695a      	ldr	r2, [r3, #20]
 80073c4:	4b35      	ldr	r3, [pc, #212]	@ (800749c <RCCEx_PLLSAI2_Config+0x1dc>)
 80073c6:	4013      	ands	r3, r2
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	6892      	ldr	r2, [r2, #8]
 80073cc:	0211      	lsls	r1, r2, #8
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	68d2      	ldr	r2, [r2, #12]
 80073d2:	06d2      	lsls	r2, r2, #27
 80073d4:	4311      	orrs	r1, r2
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	6852      	ldr	r2, [r2, #4]
 80073da:	3a01      	subs	r2, #1
 80073dc:	0112      	lsls	r2, r2, #4
 80073de:	430a      	orrs	r2, r1
 80073e0:	492d      	ldr	r1, [pc, #180]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073e2:	4313      	orrs	r3, r2
 80073e4:	614b      	str	r3, [r1, #20]
 80073e6:	e02d      	b.n	8007444 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	d115      	bne.n	800741a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80073ee:	4b2a      	ldr	r3, [pc, #168]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 80073f0:	695a      	ldr	r2, [r3, #20]
 80073f2:	4b2b      	ldr	r3, [pc, #172]	@ (80074a0 <RCCEx_PLLSAI2_Config+0x1e0>)
 80073f4:	4013      	ands	r3, r2
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	6892      	ldr	r2, [r2, #8]
 80073fa:	0211      	lsls	r1, r2, #8
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	6912      	ldr	r2, [r2, #16]
 8007400:	0852      	lsrs	r2, r2, #1
 8007402:	3a01      	subs	r2, #1
 8007404:	0552      	lsls	r2, r2, #21
 8007406:	4311      	orrs	r1, r2
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	6852      	ldr	r2, [r2, #4]
 800740c:	3a01      	subs	r2, #1
 800740e:	0112      	lsls	r2, r2, #4
 8007410:	430a      	orrs	r2, r1
 8007412:	4921      	ldr	r1, [pc, #132]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007414:	4313      	orrs	r3, r2
 8007416:	614b      	str	r3, [r1, #20]
 8007418:	e014      	b.n	8007444 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800741a:	4b1f      	ldr	r3, [pc, #124]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 800741c:	695a      	ldr	r2, [r3, #20]
 800741e:	4b21      	ldr	r3, [pc, #132]	@ (80074a4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007420:	4013      	ands	r3, r2
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	6892      	ldr	r2, [r2, #8]
 8007426:	0211      	lsls	r1, r2, #8
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	6952      	ldr	r2, [r2, #20]
 800742c:	0852      	lsrs	r2, r2, #1
 800742e:	3a01      	subs	r2, #1
 8007430:	0652      	lsls	r2, r2, #25
 8007432:	4311      	orrs	r1, r2
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	6852      	ldr	r2, [r2, #4]
 8007438:	3a01      	subs	r2, #1
 800743a:	0112      	lsls	r2, r2, #4
 800743c:	430a      	orrs	r2, r1
 800743e:	4916      	ldr	r1, [pc, #88]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007440:	4313      	orrs	r3, r2
 8007442:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007444:	4b14      	ldr	r3, [pc, #80]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a13      	ldr	r2, [pc, #76]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 800744a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800744e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007450:	f7fb fe7c 	bl	800314c <HAL_GetTick>
 8007454:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007456:	e009      	b.n	800746c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007458:	f7fb fe78 	bl	800314c <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	2b02      	cmp	r3, #2
 8007464:	d902      	bls.n	800746c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	73fb      	strb	r3, [r7, #15]
          break;
 800746a:	e005      	b.n	8007478 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800746c:	4b0a      	ldr	r3, [pc, #40]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007474:	2b00      	cmp	r3, #0
 8007476:	d0ef      	beq.n	8007458 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007478:	7bfb      	ldrb	r3, [r7, #15]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d106      	bne.n	800748c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800747e:	4b06      	ldr	r3, [pc, #24]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007480:	695a      	ldr	r2, [r3, #20]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	699b      	ldr	r3, [r3, #24]
 8007486:	4904      	ldr	r1, [pc, #16]	@ (8007498 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007488:	4313      	orrs	r3, r2
 800748a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800748c:	7bfb      	ldrb	r3, [r7, #15]
}
 800748e:	4618      	mov	r0, r3
 8007490:	3710      	adds	r7, #16
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}
 8007496:	bf00      	nop
 8007498:	40021000 	.word	0x40021000
 800749c:	07ff800f 	.word	0x07ff800f
 80074a0:	ff9f800f 	.word	0xff9f800f
 80074a4:	f9ff800f 	.word	0xf9ff800f

080074a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b084      	sub	sp, #16
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d101      	bne.n	80074ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e095      	b.n	80075e6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d108      	bne.n	80074d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80074ca:	d009      	beq.n	80074e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	61da      	str	r2, [r3, #28]
 80074d2:	e005      	b.n	80074e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80074ec:	b2db      	uxtb	r3, r3
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d106      	bne.n	8007500 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f7fa fee6 	bl	80022cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2202      	movs	r2, #2
 8007504:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007516:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007520:	d902      	bls.n	8007528 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007522:	2300      	movs	r3, #0
 8007524:	60fb      	str	r3, [r7, #12]
 8007526:	e002      	b.n	800752e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007528:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800752c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	68db      	ldr	r3, [r3, #12]
 8007532:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007536:	d007      	beq.n	8007548 <HAL_SPI_Init+0xa0>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	68db      	ldr	r3, [r3, #12]
 800753c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007540:	d002      	beq.n	8007548 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007558:	431a      	orrs	r2, r3
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	691b      	ldr	r3, [r3, #16]
 800755e:	f003 0302 	and.w	r3, r3, #2
 8007562:	431a      	orrs	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	695b      	ldr	r3, [r3, #20]
 8007568:	f003 0301 	and.w	r3, r3, #1
 800756c:	431a      	orrs	r2, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007576:	431a      	orrs	r2, r3
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	69db      	ldr	r3, [r3, #28]
 800757c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007580:	431a      	orrs	r2, r3
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a1b      	ldr	r3, [r3, #32]
 8007586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800758a:	ea42 0103 	orr.w	r1, r2, r3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007592:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	430a      	orrs	r2, r1
 800759c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	699b      	ldr	r3, [r3, #24]
 80075a2:	0c1b      	lsrs	r3, r3, #16
 80075a4:	f003 0204 	and.w	r2, r3, #4
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ac:	f003 0310 	and.w	r3, r3, #16
 80075b0:	431a      	orrs	r2, r3
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075b6:	f003 0308 	and.w	r3, r3, #8
 80075ba:	431a      	orrs	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80075c4:	ea42 0103 	orr.w	r1, r2, r3
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	430a      	orrs	r2, r1
 80075d4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80075e4:	2300      	movs	r3, #0
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}

080075ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075ee:	b580      	push	{r7, lr}
 80075f0:	b088      	sub	sp, #32
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	60f8      	str	r0, [r7, #12]
 80075f6:	60b9      	str	r1, [r7, #8]
 80075f8:	603b      	str	r3, [r7, #0]
 80075fa:	4613      	mov	r3, r2
 80075fc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075fe:	f7fb fda5 	bl	800314c <HAL_GetTick>
 8007602:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007604:	88fb      	ldrh	r3, [r7, #6]
 8007606:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800760e:	b2db      	uxtb	r3, r3
 8007610:	2b01      	cmp	r3, #1
 8007612:	d001      	beq.n	8007618 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007614:	2302      	movs	r3, #2
 8007616:	e15c      	b.n	80078d2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d002      	beq.n	8007624 <HAL_SPI_Transmit+0x36>
 800761e:	88fb      	ldrh	r3, [r7, #6]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d101      	bne.n	8007628 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e154      	b.n	80078d2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800762e:	2b01      	cmp	r3, #1
 8007630:	d101      	bne.n	8007636 <HAL_SPI_Transmit+0x48>
 8007632:	2302      	movs	r3, #2
 8007634:	e14d      	b.n	80078d2 <HAL_SPI_Transmit+0x2e4>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2203      	movs	r2, #3
 8007642:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2200      	movs	r2, #0
 800764a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	68ba      	ldr	r2, [r7, #8]
 8007650:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	88fa      	ldrh	r2, [r7, #6]
 8007656:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	88fa      	ldrh	r2, [r7, #6]
 800765c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2200      	movs	r2, #0
 8007668:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2200      	movs	r2, #0
 8007678:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2200      	movs	r2, #0
 800767e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007688:	d10f      	bne.n	80076aa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	681a      	ldr	r2, [r3, #0]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007698:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80076a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076b4:	2b40      	cmp	r3, #64	@ 0x40
 80076b6:	d007      	beq.n	80076c8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80076d0:	d952      	bls.n	8007778 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d002      	beq.n	80076e0 <HAL_SPI_Transmit+0xf2>
 80076da:	8b7b      	ldrh	r3, [r7, #26]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d145      	bne.n	800776c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076e4:	881a      	ldrh	r2, [r3, #0]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f0:	1c9a      	adds	r2, r3, #2
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	3b01      	subs	r3, #1
 80076fe:	b29a      	uxth	r2, r3
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007704:	e032      	b.n	800776c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	689b      	ldr	r3, [r3, #8]
 800770c:	f003 0302 	and.w	r3, r3, #2
 8007710:	2b02      	cmp	r3, #2
 8007712:	d112      	bne.n	800773a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007718:	881a      	ldrh	r2, [r3, #0]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007724:	1c9a      	adds	r2, r3, #2
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800772e:	b29b      	uxth	r3, r3
 8007730:	3b01      	subs	r3, #1
 8007732:	b29a      	uxth	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007738:	e018      	b.n	800776c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800773a:	f7fb fd07 	bl	800314c <HAL_GetTick>
 800773e:	4602      	mov	r2, r0
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	683a      	ldr	r2, [r7, #0]
 8007746:	429a      	cmp	r2, r3
 8007748:	d803      	bhi.n	8007752 <HAL_SPI_Transmit+0x164>
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007750:	d102      	bne.n	8007758 <HAL_SPI_Transmit+0x16a>
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d109      	bne.n	800776c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2200      	movs	r2, #0
 8007764:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007768:	2303      	movs	r3, #3
 800776a:	e0b2      	b.n	80078d2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007770:	b29b      	uxth	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1c7      	bne.n	8007706 <HAL_SPI_Transmit+0x118>
 8007776:	e083      	b.n	8007880 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d002      	beq.n	8007786 <HAL_SPI_Transmit+0x198>
 8007780:	8b7b      	ldrh	r3, [r7, #26]
 8007782:	2b01      	cmp	r3, #1
 8007784:	d177      	bne.n	8007876 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800778a:	b29b      	uxth	r3, r3
 800778c:	2b01      	cmp	r3, #1
 800778e:	d912      	bls.n	80077b6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007794:	881a      	ldrh	r2, [r3, #0]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a0:	1c9a      	adds	r2, r3, #2
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	3b02      	subs	r3, #2
 80077ae:	b29a      	uxth	r2, r3
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80077b4:	e05f      	b.n	8007876 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	330c      	adds	r3, #12
 80077c0:	7812      	ldrb	r2, [r2, #0]
 80077c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077c8:	1c5a      	adds	r2, r3, #1
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	3b01      	subs	r3, #1
 80077d6:	b29a      	uxth	r2, r3
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80077dc:	e04b      	b.n	8007876 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	f003 0302 	and.w	r3, r3, #2
 80077e8:	2b02      	cmp	r3, #2
 80077ea:	d12b      	bne.n	8007844 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	d912      	bls.n	800781c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fa:	881a      	ldrh	r2, [r3, #0]
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007806:	1c9a      	adds	r2, r3, #2
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007810:	b29b      	uxth	r3, r3
 8007812:	3b02      	subs	r3, #2
 8007814:	b29a      	uxth	r2, r3
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800781a:	e02c      	b.n	8007876 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	330c      	adds	r3, #12
 8007826:	7812      	ldrb	r2, [r2, #0]
 8007828:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800782e:	1c5a      	adds	r2, r3, #1
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007838:	b29b      	uxth	r3, r3
 800783a:	3b01      	subs	r3, #1
 800783c:	b29a      	uxth	r2, r3
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007842:	e018      	b.n	8007876 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007844:	f7fb fc82 	bl	800314c <HAL_GetTick>
 8007848:	4602      	mov	r2, r0
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	683a      	ldr	r2, [r7, #0]
 8007850:	429a      	cmp	r2, r3
 8007852:	d803      	bhi.n	800785c <HAL_SPI_Transmit+0x26e>
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800785a:	d102      	bne.n	8007862 <HAL_SPI_Transmit+0x274>
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d109      	bne.n	8007876 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2201      	movs	r2, #1
 8007866:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007872:	2303      	movs	r3, #3
 8007874:	e02d      	b.n	80078d2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800787a:	b29b      	uxth	r3, r3
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1ae      	bne.n	80077de <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007880:	69fa      	ldr	r2, [r7, #28]
 8007882:	6839      	ldr	r1, [r7, #0]
 8007884:	68f8      	ldr	r0, [r7, #12]
 8007886:	f000 fcf5 	bl	8008274 <SPI_EndRxTxTransaction>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	d002      	beq.n	8007896 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2220      	movs	r2, #32
 8007894:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10a      	bne.n	80078b4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800789e:	2300      	movs	r3, #0
 80078a0:	617b      	str	r3, [r7, #20]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	617b      	str	r3, [r7, #20]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	617b      	str	r3, [r7, #20]
 80078b2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2200      	movs	r2, #0
 80078c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d001      	beq.n	80078d0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e000      	b.n	80078d2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80078d0:	2300      	movs	r3, #0
  }
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3720      	adds	r7, #32
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b088      	sub	sp, #32
 80078de:	af02      	add	r7, sp, #8
 80078e0:	60f8      	str	r0, [r7, #12]
 80078e2:	60b9      	str	r1, [r7, #8]
 80078e4:	603b      	str	r3, [r7, #0]
 80078e6:	4613      	mov	r3, r2
 80078e8:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d001      	beq.n	80078fa <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80078f6:	2302      	movs	r3, #2
 80078f8:	e123      	b.n	8007b42 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007902:	d112      	bne.n	800792a <HAL_SPI_Receive+0x50>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d10e      	bne.n	800792a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2204      	movs	r2, #4
 8007910:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007914:	88fa      	ldrh	r2, [r7, #6]
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	9300      	str	r3, [sp, #0]
 800791a:	4613      	mov	r3, r2
 800791c:	68ba      	ldr	r2, [r7, #8]
 800791e:	68b9      	ldr	r1, [r7, #8]
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f000 f912 	bl	8007b4a <HAL_SPI_TransmitReceive>
 8007926:	4603      	mov	r3, r0
 8007928:	e10b      	b.n	8007b42 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800792a:	f7fb fc0f 	bl	800314c <HAL_GetTick>
 800792e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d002      	beq.n	800793c <HAL_SPI_Receive+0x62>
 8007936:	88fb      	ldrh	r3, [r7, #6]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d101      	bne.n	8007940 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e100      	b.n	8007b42 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007946:	2b01      	cmp	r3, #1
 8007948:	d101      	bne.n	800794e <HAL_SPI_Receive+0x74>
 800794a:	2302      	movs	r3, #2
 800794c:	e0f9      	b.n	8007b42 <HAL_SPI_Receive+0x268>
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2201      	movs	r2, #1
 8007952:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2204      	movs	r2, #4
 800795a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	88fa      	ldrh	r2, [r7, #6]
 800796e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	88fa      	ldrh	r2, [r7, #6]
 8007976:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2200      	movs	r2, #0
 8007984:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2200      	movs	r2, #0
 8007996:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80079a0:	d908      	bls.n	80079b4 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	685a      	ldr	r2, [r3, #4]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80079b0:	605a      	str	r2, [r3, #4]
 80079b2:	e007      	b.n	80079c4 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685a      	ldr	r2, [r3, #4]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80079c2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079cc:	d10f      	bne.n	80079ee <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80079ec:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f8:	2b40      	cmp	r3, #64	@ 0x40
 80079fa:	d007      	beq.n	8007a0c <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a0a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a14:	d875      	bhi.n	8007b02 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007a16:	e037      	b.n	8007a88 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	f003 0301 	and.w	r3, r3, #1
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d117      	bne.n	8007a56 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f103 020c 	add.w	r2, r3, #12
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a32:	7812      	ldrb	r2, [r2, #0]
 8007a34:	b2d2      	uxtb	r2, r2
 8007a36:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a3c:	1c5a      	adds	r2, r3, #1
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	3b01      	subs	r3, #1
 8007a4c:	b29a      	uxth	r2, r3
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007a54:	e018      	b.n	8007a88 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a56:	f7fb fb79 	bl	800314c <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	683a      	ldr	r2, [r7, #0]
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d803      	bhi.n	8007a6e <HAL_SPI_Receive+0x194>
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a6c:	d102      	bne.n	8007a74 <HAL_SPI_Receive+0x19a>
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d109      	bne.n	8007a88 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007a84:	2303      	movs	r3, #3
 8007a86:	e05c      	b.n	8007b42 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d1c1      	bne.n	8007a18 <HAL_SPI_Receive+0x13e>
 8007a94:	e03b      	b.n	8007b0e <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d115      	bne.n	8007ad0 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68da      	ldr	r2, [r3, #12]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aae:	b292      	uxth	r2, r2
 8007ab0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab6:	1c9a      	adds	r2, r3, #2
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	3b01      	subs	r3, #1
 8007ac6:	b29a      	uxth	r2, r3
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007ace:	e018      	b.n	8007b02 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ad0:	f7fb fb3c 	bl	800314c <HAL_GetTick>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d803      	bhi.n	8007ae8 <HAL_SPI_Receive+0x20e>
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ae6:	d102      	bne.n	8007aee <HAL_SPI_Receive+0x214>
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d109      	bne.n	8007b02 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007afe:	2303      	movs	r3, #3
 8007b00:	e01f      	b.n	8007b42 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d1c3      	bne.n	8007a96 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b0e:	697a      	ldr	r2, [r7, #20]
 8007b10:	6839      	ldr	r1, [r7, #0]
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f000 fb56 	bl	80081c4 <SPI_EndRxTransaction>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d002      	beq.n	8007b24 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2220      	movs	r2, #32
 8007b22:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d001      	beq.n	8007b40 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e000      	b.n	8007b42 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8007b40:	2300      	movs	r3, #0
  }
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3718      	adds	r7, #24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b08a      	sub	sp, #40	@ 0x28
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	60f8      	str	r0, [r7, #12]
 8007b52:	60b9      	str	r1, [r7, #8]
 8007b54:	607a      	str	r2, [r7, #4]
 8007b56:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b5c:	f7fb faf6 	bl	800314c <HAL_GetTick>
 8007b60:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007b68:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007b70:	887b      	ldrh	r3, [r7, #2]
 8007b72:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007b74:	887b      	ldrh	r3, [r7, #2]
 8007b76:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b78:	7ffb      	ldrb	r3, [r7, #31]
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d00c      	beq.n	8007b98 <HAL_SPI_TransmitReceive+0x4e>
 8007b7e:	69bb      	ldr	r3, [r7, #24]
 8007b80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b84:	d106      	bne.n	8007b94 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d102      	bne.n	8007b94 <HAL_SPI_TransmitReceive+0x4a>
 8007b8e:	7ffb      	ldrb	r3, [r7, #31]
 8007b90:	2b04      	cmp	r3, #4
 8007b92:	d001      	beq.n	8007b98 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007b94:	2302      	movs	r3, #2
 8007b96:	e1f3      	b.n	8007f80 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d005      	beq.n	8007baa <HAL_SPI_TransmitReceive+0x60>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d002      	beq.n	8007baa <HAL_SPI_TransmitReceive+0x60>
 8007ba4:	887b      	ldrh	r3, [r7, #2]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e1e8      	b.n	8007f80 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d101      	bne.n	8007bbc <HAL_SPI_TransmitReceive+0x72>
 8007bb8:	2302      	movs	r3, #2
 8007bba:	e1e1      	b.n	8007f80 <HAL_SPI_TransmitReceive+0x436>
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007bca:	b2db      	uxtb	r3, r3
 8007bcc:	2b04      	cmp	r3, #4
 8007bce:	d003      	beq.n	8007bd8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2205      	movs	r2, #5
 8007bd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	687a      	ldr	r2, [r7, #4]
 8007be2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	887a      	ldrh	r2, [r7, #2]
 8007be8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	887a      	ldrh	r2, [r7, #2]
 8007bf0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	68ba      	ldr	r2, [r7, #8]
 8007bf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	887a      	ldrh	r2, [r7, #2]
 8007bfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	887a      	ldrh	r2, [r7, #2]
 8007c04:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c1a:	d802      	bhi.n	8007c22 <HAL_SPI_TransmitReceive+0xd8>
 8007c1c:	8abb      	ldrh	r3, [r7, #20]
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d908      	bls.n	8007c34 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	685a      	ldr	r2, [r3, #4]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c30:	605a      	str	r2, [r3, #4]
 8007c32:	e007      	b.n	8007c44 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	685a      	ldr	r2, [r3, #4]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007c42:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c4e:	2b40      	cmp	r3, #64	@ 0x40
 8007c50:	d007      	beq.n	8007c62 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	681a      	ldr	r2, [r3, #0]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c60:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c6a:	f240 8083 	bls.w	8007d74 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d002      	beq.n	8007c7c <HAL_SPI_TransmitReceive+0x132>
 8007c76:	8afb      	ldrh	r3, [r7, #22]
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d16f      	bne.n	8007d5c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c80:	881a      	ldrh	r2, [r3, #0]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c8c:	1c9a      	adds	r2, r3, #2
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	b29a      	uxth	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ca0:	e05c      	b.n	8007d5c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	f003 0302 	and.w	r3, r3, #2
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d11b      	bne.n	8007ce8 <HAL_SPI_TransmitReceive+0x19e>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d016      	beq.n	8007ce8 <HAL_SPI_TransmitReceive+0x19e>
 8007cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d113      	bne.n	8007ce8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc4:	881a      	ldrh	r2, [r3, #0]
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd0:	1c9a      	adds	r2, r3, #2
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	3b01      	subs	r3, #1
 8007cde:	b29a      	uxth	r2, r3
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	f003 0301 	and.w	r3, r3, #1
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d11c      	bne.n	8007d30 <HAL_SPI_TransmitReceive+0x1e6>
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d016      	beq.n	8007d30 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	68da      	ldr	r2, [r3, #12]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d0c:	b292      	uxth	r2, r2
 8007d0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d14:	1c9a      	adds	r2, r3, #2
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	3b01      	subs	r3, #1
 8007d24:	b29a      	uxth	r2, r3
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007d30:	f7fb fa0c 	bl	800314c <HAL_GetTick>
 8007d34:	4602      	mov	r2, r0
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d80d      	bhi.n	8007d5c <HAL_SPI_TransmitReceive+0x212>
 8007d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d42:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d46:	d009      	beq.n	8007d5c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007d58:	2303      	movs	r3, #3
 8007d5a:	e111      	b.n	8007f80 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d19d      	bne.n	8007ca2 <HAL_SPI_TransmitReceive+0x158>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d197      	bne.n	8007ca2 <HAL_SPI_TransmitReceive+0x158>
 8007d72:	e0e5      	b.n	8007f40 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d003      	beq.n	8007d84 <HAL_SPI_TransmitReceive+0x23a>
 8007d7c:	8afb      	ldrh	r3, [r7, #22]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	f040 80d1 	bne.w	8007f26 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d912      	bls.n	8007db4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d92:	881a      	ldrh	r2, [r3, #0]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9e:	1c9a      	adds	r2, r3, #2
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	3b02      	subs	r3, #2
 8007dac:	b29a      	uxth	r2, r3
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007db2:	e0b8      	b.n	8007f26 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	330c      	adds	r3, #12
 8007dbe:	7812      	ldrb	r2, [r2, #0]
 8007dc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc6:	1c5a      	adds	r2, r3, #1
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	3b01      	subs	r3, #1
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dda:	e0a4      	b.n	8007f26 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b02      	cmp	r3, #2
 8007de8:	d134      	bne.n	8007e54 <HAL_SPI_TransmitReceive+0x30a>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d02f      	beq.n	8007e54 <HAL_SPI_TransmitReceive+0x30a>
 8007df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d12c      	bne.n	8007e54 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dfe:	b29b      	uxth	r3, r3
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d912      	bls.n	8007e2a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e08:	881a      	ldrh	r2, [r3, #0]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e14:	1c9a      	adds	r2, r3, #2
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	3b02      	subs	r3, #2
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007e28:	e012      	b.n	8007e50 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	330c      	adds	r3, #12
 8007e34:	7812      	ldrb	r2, [r2, #0]
 8007e36:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3c:	1c5a      	adds	r2, r3, #1
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	b29a      	uxth	r2, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e50:	2300      	movs	r3, #0
 8007e52:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	f003 0301 	and.w	r3, r3, #1
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d148      	bne.n	8007ef4 <HAL_SPI_TransmitReceive+0x3aa>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d042      	beq.n	8007ef4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d923      	bls.n	8007ec2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	68da      	ldr	r2, [r3, #12]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e84:	b292      	uxth	r2, r2
 8007e86:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e8c:	1c9a      	adds	r2, r3, #2
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	3b02      	subs	r3, #2
 8007e9c:	b29a      	uxth	r2, r3
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d81f      	bhi.n	8007ef0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	685a      	ldr	r2, [r3, #4]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007ebe:	605a      	str	r2, [r3, #4]
 8007ec0:	e016      	b.n	8007ef0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f103 020c 	add.w	r2, r3, #12
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ece:	7812      	ldrb	r2, [r2, #0]
 8007ed0:	b2d2      	uxtb	r2, r2
 8007ed2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed8:	1c5a      	adds	r2, r3, #1
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	3b01      	subs	r3, #1
 8007ee8:	b29a      	uxth	r2, r3
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ef4:	f7fb f92a 	bl	800314c <HAL_GetTick>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	6a3b      	ldr	r3, [r7, #32]
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d803      	bhi.n	8007f0c <HAL_SPI_TransmitReceive+0x3c2>
 8007f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f0a:	d102      	bne.n	8007f12 <HAL_SPI_TransmitReceive+0x3c8>
 8007f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d109      	bne.n	8007f26 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2201      	movs	r2, #1
 8007f16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e02c      	b.n	8007f80 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f47f af55 	bne.w	8007ddc <HAL_SPI_TransmitReceive+0x292>
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f47f af4e 	bne.w	8007ddc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f40:	6a3a      	ldr	r2, [r7, #32]
 8007f42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f44:	68f8      	ldr	r0, [r7, #12]
 8007f46:	f000 f995 	bl	8008274 <SPI_EndRxTxTransaction>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d008      	beq.n	8007f62 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2220      	movs	r2, #32
 8007f54:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e00e      	b.n	8007f80 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2201      	movs	r2, #1
 8007f66:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d001      	beq.n	8007f7e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e000      	b.n	8007f80 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007f7e:	2300      	movs	r3, #0
  }
}
 8007f80:	4618      	mov	r0, r3
 8007f82:	3728      	adds	r7, #40	@ 0x28
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b088      	sub	sp, #32
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	603b      	str	r3, [r7, #0]
 8007f94:	4613      	mov	r3, r2
 8007f96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007f98:	f7fb f8d8 	bl	800314c <HAL_GetTick>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa0:	1a9b      	subs	r3, r3, r2
 8007fa2:	683a      	ldr	r2, [r7, #0]
 8007fa4:	4413      	add	r3, r2
 8007fa6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007fa8:	f7fb f8d0 	bl	800314c <HAL_GetTick>
 8007fac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007fae:	4b39      	ldr	r3, [pc, #228]	@ (8008094 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	015b      	lsls	r3, r3, #5
 8007fb4:	0d1b      	lsrs	r3, r3, #20
 8007fb6:	69fa      	ldr	r2, [r7, #28]
 8007fb8:	fb02 f303 	mul.w	r3, r2, r3
 8007fbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fbe:	e054      	b.n	800806a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007fc6:	d050      	beq.n	800806a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007fc8:	f7fb f8c0 	bl	800314c <HAL_GetTick>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	69fa      	ldr	r2, [r7, #28]
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d902      	bls.n	8007fde <SPI_WaitFlagStateUntilTimeout+0x56>
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d13d      	bne.n	800805a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007fec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ff6:	d111      	bne.n	800801c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008000:	d004      	beq.n	800800c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800800a:	d107      	bne.n	800801c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800801a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008020:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008024:	d10f      	bne.n	8008046 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	681a      	ldr	r2, [r3, #0]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008034:	601a      	str	r2, [r3, #0]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008044:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2200      	movs	r2, #0
 8008052:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e017      	b.n	800808a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008060:	2300      	movs	r3, #0
 8008062:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	3b01      	subs	r3, #1
 8008068:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	689a      	ldr	r2, [r3, #8]
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	4013      	ands	r3, r2
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	429a      	cmp	r2, r3
 8008078:	bf0c      	ite	eq
 800807a:	2301      	moveq	r3, #1
 800807c:	2300      	movne	r3, #0
 800807e:	b2db      	uxtb	r3, r3
 8008080:	461a      	mov	r2, r3
 8008082:	79fb      	ldrb	r3, [r7, #7]
 8008084:	429a      	cmp	r2, r3
 8008086:	d19b      	bne.n	8007fc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3720      	adds	r7, #32
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	20000034 	.word	0x20000034

08008098 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b08a      	sub	sp, #40	@ 0x28
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]
 80080a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80080a6:	2300      	movs	r3, #0
 80080a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80080aa:	f7fb f84f 	bl	800314c <HAL_GetTick>
 80080ae:	4602      	mov	r2, r0
 80080b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b2:	1a9b      	subs	r3, r3, r2
 80080b4:	683a      	ldr	r2, [r7, #0]
 80080b6:	4413      	add	r3, r2
 80080b8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80080ba:	f7fb f847 	bl	800314c <HAL_GetTick>
 80080be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	330c      	adds	r3, #12
 80080c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80080c8:	4b3d      	ldr	r3, [pc, #244]	@ (80081c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80080ca:	681a      	ldr	r2, [r3, #0]
 80080cc:	4613      	mov	r3, r2
 80080ce:	009b      	lsls	r3, r3, #2
 80080d0:	4413      	add	r3, r2
 80080d2:	00da      	lsls	r2, r3, #3
 80080d4:	1ad3      	subs	r3, r2, r3
 80080d6:	0d1b      	lsrs	r3, r3, #20
 80080d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080da:	fb02 f303 	mul.w	r3, r2, r3
 80080de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80080e0:	e060      	b.n	80081a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80080e8:	d107      	bne.n	80080fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d104      	bne.n	80080fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	781b      	ldrb	r3, [r3, #0]
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80080f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008100:	d050      	beq.n	80081a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008102:	f7fb f823 	bl	800314c <HAL_GetTick>
 8008106:	4602      	mov	r2, r0
 8008108:	6a3b      	ldr	r3, [r7, #32]
 800810a:	1ad3      	subs	r3, r2, r3
 800810c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800810e:	429a      	cmp	r2, r3
 8008110:	d902      	bls.n	8008118 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008114:	2b00      	cmp	r3, #0
 8008116:	d13d      	bne.n	8008194 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	685a      	ldr	r2, [r3, #4]
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008126:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008130:	d111      	bne.n	8008156 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800813a:	d004      	beq.n	8008146 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008144:	d107      	bne.n	8008156 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008154:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800815a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800815e:	d10f      	bne.n	8008180 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800816e:	601a      	str	r2, [r3, #0]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800817e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2201      	movs	r2, #1
 8008184:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2200      	movs	r2, #0
 800818c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008190:	2303      	movs	r3, #3
 8008192:	e010      	b.n	80081b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d101      	bne.n	800819e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800819a:	2300      	movs	r3, #0
 800819c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	3b01      	subs	r3, #1
 80081a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	689a      	ldr	r2, [r3, #8]
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	4013      	ands	r3, r2
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d196      	bne.n	80080e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3728      	adds	r7, #40	@ 0x28
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	20000034 	.word	0x20000034

080081c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b086      	sub	sp, #24
 80081c8:	af02      	add	r7, sp, #8
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081d8:	d111      	bne.n	80081fe <SPI_EndRxTransaction+0x3a>
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081e2:	d004      	beq.n	80081ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081ec:	d107      	bne.n	80081fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081fc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	9300      	str	r3, [sp, #0]
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	2200      	movs	r2, #0
 8008206:	2180      	movs	r1, #128	@ 0x80
 8008208:	68f8      	ldr	r0, [r7, #12]
 800820a:	f7ff febd 	bl	8007f88 <SPI_WaitFlagStateUntilTimeout>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	d007      	beq.n	8008224 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008218:	f043 0220 	orr.w	r2, r3, #32
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008220:	2303      	movs	r3, #3
 8008222:	e023      	b.n	800826c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800822c:	d11d      	bne.n	800826a <SPI_EndRxTransaction+0xa6>
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008236:	d004      	beq.n	8008242 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008240:	d113      	bne.n	800826a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	9300      	str	r3, [sp, #0]
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	2200      	movs	r2, #0
 800824a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f7ff ff22 	bl	8008098 <SPI_WaitFifoStateUntilTimeout>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d007      	beq.n	800826a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800825e:	f043 0220 	orr.w	r2, r3, #32
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	e000      	b.n	800826c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800826a:	2300      	movs	r3, #0
}
 800826c:	4618      	mov	r0, r3
 800826e:	3710      	adds	r7, #16
 8008270:	46bd      	mov	sp, r7
 8008272:	bd80      	pop	{r7, pc}

08008274 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b086      	sub	sp, #24
 8008278:	af02      	add	r7, sp, #8
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	9300      	str	r3, [sp, #0]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2200      	movs	r2, #0
 8008288:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800828c:	68f8      	ldr	r0, [r7, #12]
 800828e:	f7ff ff03 	bl	8008098 <SPI_WaitFifoStateUntilTimeout>
 8008292:	4603      	mov	r3, r0
 8008294:	2b00      	cmp	r3, #0
 8008296:	d007      	beq.n	80082a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800829c:	f043 0220 	orr.w	r2, r3, #32
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e027      	b.n	80082f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	9300      	str	r3, [sp, #0]
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	2200      	movs	r2, #0
 80082b0:	2180      	movs	r1, #128	@ 0x80
 80082b2:	68f8      	ldr	r0, [r7, #12]
 80082b4:	f7ff fe68 	bl	8007f88 <SPI_WaitFlagStateUntilTimeout>
 80082b8:	4603      	mov	r3, r0
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d007      	beq.n	80082ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082c2:	f043 0220 	orr.w	r2, r3, #32
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80082ca:	2303      	movs	r3, #3
 80082cc:	e014      	b.n	80082f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	9300      	str	r3, [sp, #0]
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	2200      	movs	r2, #0
 80082d6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	f7ff fedc 	bl	8008098 <SPI_WaitFifoStateUntilTimeout>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d007      	beq.n	80082f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082ea:	f043 0220 	orr.w	r2, r3, #32
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80082f2:	2303      	movs	r3, #3
 80082f4:	e000      	b.n	80082f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80082f6:	2300      	movs	r3, #0
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b082      	sub	sp, #8
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d101      	bne.n	8008312 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800830e:	2301      	movs	r3, #1
 8008310:	e049      	b.n	80083a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	d106      	bne.n	800832c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f7fa f814 	bl	8002354 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2202      	movs	r2, #2
 8008330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	3304      	adds	r3, #4
 800833c:	4619      	mov	r1, r3
 800833e:	4610      	mov	r0, r2
 8008340:	f001 f89a 	bl	8009478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3708      	adds	r7, #8
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
	...

080083b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b085      	sub	sp, #20
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d001      	beq.n	80083c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	e047      	b.n	8008458 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2202      	movs	r2, #2
 80083cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a23      	ldr	r2, [pc, #140]	@ (8008464 <HAL_TIM_Base_Start+0xb4>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d01d      	beq.n	8008416 <HAL_TIM_Base_Start+0x66>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083e2:	d018      	beq.n	8008416 <HAL_TIM_Base_Start+0x66>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a1f      	ldr	r2, [pc, #124]	@ (8008468 <HAL_TIM_Base_Start+0xb8>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d013      	beq.n	8008416 <HAL_TIM_Base_Start+0x66>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a1e      	ldr	r2, [pc, #120]	@ (800846c <HAL_TIM_Base_Start+0xbc>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d00e      	beq.n	8008416 <HAL_TIM_Base_Start+0x66>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a1c      	ldr	r2, [pc, #112]	@ (8008470 <HAL_TIM_Base_Start+0xc0>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d009      	beq.n	8008416 <HAL_TIM_Base_Start+0x66>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a1b      	ldr	r2, [pc, #108]	@ (8008474 <HAL_TIM_Base_Start+0xc4>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d004      	beq.n	8008416 <HAL_TIM_Base_Start+0x66>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a19      	ldr	r2, [pc, #100]	@ (8008478 <HAL_TIM_Base_Start+0xc8>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d115      	bne.n	8008442 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	689a      	ldr	r2, [r3, #8]
 800841c:	4b17      	ldr	r3, [pc, #92]	@ (800847c <HAL_TIM_Base_Start+0xcc>)
 800841e:	4013      	ands	r3, r2
 8008420:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2b06      	cmp	r3, #6
 8008426:	d015      	beq.n	8008454 <HAL_TIM_Base_Start+0xa4>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800842e:	d011      	beq.n	8008454 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f042 0201 	orr.w	r2, r2, #1
 800843e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008440:	e008      	b.n	8008454 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681a      	ldr	r2, [r3, #0]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f042 0201 	orr.w	r2, r2, #1
 8008450:	601a      	str	r2, [r3, #0]
 8008452:	e000      	b.n	8008456 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008454:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008456:	2300      	movs	r3, #0
}
 8008458:	4618      	mov	r0, r3
 800845a:	3714      	adds	r7, #20
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr
 8008464:	40012c00 	.word	0x40012c00
 8008468:	40000400 	.word	0x40000400
 800846c:	40000800 	.word	0x40000800
 8008470:	40000c00 	.word	0x40000c00
 8008474:	40013400 	.word	0x40013400
 8008478:	40014000 	.word	0x40014000
 800847c:	00010007 	.word	0x00010007

08008480 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d101      	bne.n	8008492 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800848e:	2301      	movs	r3, #1
 8008490:	e049      	b.n	8008526 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008498:	b2db      	uxtb	r3, r3
 800849a:	2b00      	cmp	r3, #0
 800849c:	d106      	bne.n	80084ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 f841 	bl	800852e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2202      	movs	r2, #2
 80084b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	3304      	adds	r3, #4
 80084bc:	4619      	mov	r1, r3
 80084be:	4610      	mov	r0, r2
 80084c0:	f000 ffda 	bl	8009478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2201      	movs	r2, #1
 80084c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800852e:	b480      	push	{r7}
 8008530:	b083      	sub	sp, #12
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008536:	bf00      	nop
 8008538:	370c      	adds	r7, #12
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr
	...

08008544 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b084      	sub	sp, #16
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d109      	bne.n	8008568 <HAL_TIM_PWM_Start+0x24>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800855a:	b2db      	uxtb	r3, r3
 800855c:	2b01      	cmp	r3, #1
 800855e:	bf14      	ite	ne
 8008560:	2301      	movne	r3, #1
 8008562:	2300      	moveq	r3, #0
 8008564:	b2db      	uxtb	r3, r3
 8008566:	e03c      	b.n	80085e2 <HAL_TIM_PWM_Start+0x9e>
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	2b04      	cmp	r3, #4
 800856c:	d109      	bne.n	8008582 <HAL_TIM_PWM_Start+0x3e>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008574:	b2db      	uxtb	r3, r3
 8008576:	2b01      	cmp	r3, #1
 8008578:	bf14      	ite	ne
 800857a:	2301      	movne	r3, #1
 800857c:	2300      	moveq	r3, #0
 800857e:	b2db      	uxtb	r3, r3
 8008580:	e02f      	b.n	80085e2 <HAL_TIM_PWM_Start+0x9e>
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	2b08      	cmp	r3, #8
 8008586:	d109      	bne.n	800859c <HAL_TIM_PWM_Start+0x58>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800858e:	b2db      	uxtb	r3, r3
 8008590:	2b01      	cmp	r3, #1
 8008592:	bf14      	ite	ne
 8008594:	2301      	movne	r3, #1
 8008596:	2300      	moveq	r3, #0
 8008598:	b2db      	uxtb	r3, r3
 800859a:	e022      	b.n	80085e2 <HAL_TIM_PWM_Start+0x9e>
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	2b0c      	cmp	r3, #12
 80085a0:	d109      	bne.n	80085b6 <HAL_TIM_PWM_Start+0x72>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085a8:	b2db      	uxtb	r3, r3
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	bf14      	ite	ne
 80085ae:	2301      	movne	r3, #1
 80085b0:	2300      	moveq	r3, #0
 80085b2:	b2db      	uxtb	r3, r3
 80085b4:	e015      	b.n	80085e2 <HAL_TIM_PWM_Start+0x9e>
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2b10      	cmp	r3, #16
 80085ba:	d109      	bne.n	80085d0 <HAL_TIM_PWM_Start+0x8c>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	bf14      	ite	ne
 80085c8:	2301      	movne	r3, #1
 80085ca:	2300      	moveq	r3, #0
 80085cc:	b2db      	uxtb	r3, r3
 80085ce:	e008      	b.n	80085e2 <HAL_TIM_PWM_Start+0x9e>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80085d6:	b2db      	uxtb	r3, r3
 80085d8:	2b01      	cmp	r3, #1
 80085da:	bf14      	ite	ne
 80085dc:	2301      	movne	r3, #1
 80085de:	2300      	moveq	r3, #0
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d001      	beq.n	80085ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80085e6:	2301      	movs	r3, #1
 80085e8:	e09c      	b.n	8008724 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d104      	bne.n	80085fa <HAL_TIM_PWM_Start+0xb6>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2202      	movs	r2, #2
 80085f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085f8:	e023      	b.n	8008642 <HAL_TIM_PWM_Start+0xfe>
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	2b04      	cmp	r3, #4
 80085fe:	d104      	bne.n	800860a <HAL_TIM_PWM_Start+0xc6>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2202      	movs	r2, #2
 8008604:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008608:	e01b      	b.n	8008642 <HAL_TIM_PWM_Start+0xfe>
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	2b08      	cmp	r3, #8
 800860e:	d104      	bne.n	800861a <HAL_TIM_PWM_Start+0xd6>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2202      	movs	r2, #2
 8008614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008618:	e013      	b.n	8008642 <HAL_TIM_PWM_Start+0xfe>
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	2b0c      	cmp	r3, #12
 800861e:	d104      	bne.n	800862a <HAL_TIM_PWM_Start+0xe6>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2202      	movs	r2, #2
 8008624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008628:	e00b      	b.n	8008642 <HAL_TIM_PWM_Start+0xfe>
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	2b10      	cmp	r3, #16
 800862e:	d104      	bne.n	800863a <HAL_TIM_PWM_Start+0xf6>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2202      	movs	r2, #2
 8008634:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008638:	e003      	b.n	8008642 <HAL_TIM_PWM_Start+0xfe>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2202      	movs	r2, #2
 800863e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2201      	movs	r2, #1
 8008648:	6839      	ldr	r1, [r7, #0]
 800864a:	4618      	mov	r0, r3
 800864c:	f001 fce2 	bl	800a014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a35      	ldr	r2, [pc, #212]	@ (800872c <HAL_TIM_PWM_Start+0x1e8>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d013      	beq.n	8008682 <HAL_TIM_PWM_Start+0x13e>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a34      	ldr	r2, [pc, #208]	@ (8008730 <HAL_TIM_PWM_Start+0x1ec>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d00e      	beq.n	8008682 <HAL_TIM_PWM_Start+0x13e>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a32      	ldr	r2, [pc, #200]	@ (8008734 <HAL_TIM_PWM_Start+0x1f0>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d009      	beq.n	8008682 <HAL_TIM_PWM_Start+0x13e>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a31      	ldr	r2, [pc, #196]	@ (8008738 <HAL_TIM_PWM_Start+0x1f4>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d004      	beq.n	8008682 <HAL_TIM_PWM_Start+0x13e>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a2f      	ldr	r2, [pc, #188]	@ (800873c <HAL_TIM_PWM_Start+0x1f8>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d101      	bne.n	8008686 <HAL_TIM_PWM_Start+0x142>
 8008682:	2301      	movs	r3, #1
 8008684:	e000      	b.n	8008688 <HAL_TIM_PWM_Start+0x144>
 8008686:	2300      	movs	r3, #0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d007      	beq.n	800869c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800869a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a22      	ldr	r2, [pc, #136]	@ (800872c <HAL_TIM_PWM_Start+0x1e8>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d01d      	beq.n	80086e2 <HAL_TIM_PWM_Start+0x19e>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ae:	d018      	beq.n	80086e2 <HAL_TIM_PWM_Start+0x19e>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a22      	ldr	r2, [pc, #136]	@ (8008740 <HAL_TIM_PWM_Start+0x1fc>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d013      	beq.n	80086e2 <HAL_TIM_PWM_Start+0x19e>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a21      	ldr	r2, [pc, #132]	@ (8008744 <HAL_TIM_PWM_Start+0x200>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d00e      	beq.n	80086e2 <HAL_TIM_PWM_Start+0x19e>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a1f      	ldr	r2, [pc, #124]	@ (8008748 <HAL_TIM_PWM_Start+0x204>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d009      	beq.n	80086e2 <HAL_TIM_PWM_Start+0x19e>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a17      	ldr	r2, [pc, #92]	@ (8008730 <HAL_TIM_PWM_Start+0x1ec>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d004      	beq.n	80086e2 <HAL_TIM_PWM_Start+0x19e>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a15      	ldr	r2, [pc, #84]	@ (8008734 <HAL_TIM_PWM_Start+0x1f0>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d115      	bne.n	800870e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	689a      	ldr	r2, [r3, #8]
 80086e8:	4b18      	ldr	r3, [pc, #96]	@ (800874c <HAL_TIM_PWM_Start+0x208>)
 80086ea:	4013      	ands	r3, r2
 80086ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2b06      	cmp	r3, #6
 80086f2:	d015      	beq.n	8008720 <HAL_TIM_PWM_Start+0x1dc>
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086fa:	d011      	beq.n	8008720 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f042 0201 	orr.w	r2, r2, #1
 800870a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800870c:	e008      	b.n	8008720 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f042 0201 	orr.w	r2, r2, #1
 800871c:	601a      	str	r2, [r3, #0]
 800871e:	e000      	b.n	8008722 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008720:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3710      	adds	r7, #16
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}
 800872c:	40012c00 	.word	0x40012c00
 8008730:	40013400 	.word	0x40013400
 8008734:	40014000 	.word	0x40014000
 8008738:	40014400 	.word	0x40014400
 800873c:	40014800 	.word	0x40014800
 8008740:	40000400 	.word	0x40000400
 8008744:	40000800 	.word	0x40000800
 8008748:	40000c00 	.word	0x40000c00
 800874c:	00010007 	.word	0x00010007

08008750 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d101      	bne.n	8008762 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800875e:	2301      	movs	r3, #1
 8008760:	e049      	b.n	80087f6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008768:	b2db      	uxtb	r3, r3
 800876a:	2b00      	cmp	r3, #0
 800876c:	d106      	bne.n	800877c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 f841 	bl	80087fe <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2202      	movs	r2, #2
 8008780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	3304      	adds	r3, #4
 800878c:	4619      	mov	r1, r3
 800878e:	4610      	mov	r0, r2
 8008790:	f000 fe72 	bl	8009478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3708      	adds	r7, #8
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80087fe:	b480      	push	{r7}
 8008800:	b083      	sub	sp, #12
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008806:	bf00      	nop
 8008808:	370c      	adds	r7, #12
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
	...

08008814 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b084      	sub	sp, #16
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d104      	bne.n	800882e <HAL_TIM_IC_Start+0x1a>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800882a:	b2db      	uxtb	r3, r3
 800882c:	e023      	b.n	8008876 <HAL_TIM_IC_Start+0x62>
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	2b04      	cmp	r3, #4
 8008832:	d104      	bne.n	800883e <HAL_TIM_IC_Start+0x2a>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800883a:	b2db      	uxtb	r3, r3
 800883c:	e01b      	b.n	8008876 <HAL_TIM_IC_Start+0x62>
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	2b08      	cmp	r3, #8
 8008842:	d104      	bne.n	800884e <HAL_TIM_IC_Start+0x3a>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800884a:	b2db      	uxtb	r3, r3
 800884c:	e013      	b.n	8008876 <HAL_TIM_IC_Start+0x62>
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	2b0c      	cmp	r3, #12
 8008852:	d104      	bne.n	800885e <HAL_TIM_IC_Start+0x4a>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800885a:	b2db      	uxtb	r3, r3
 800885c:	e00b      	b.n	8008876 <HAL_TIM_IC_Start+0x62>
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	2b10      	cmp	r3, #16
 8008862:	d104      	bne.n	800886e <HAL_TIM_IC_Start+0x5a>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800886a:	b2db      	uxtb	r3, r3
 800886c:	e003      	b.n	8008876 <HAL_TIM_IC_Start+0x62>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008874:	b2db      	uxtb	r3, r3
 8008876:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d104      	bne.n	8008888 <HAL_TIM_IC_Start+0x74>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008884:	b2db      	uxtb	r3, r3
 8008886:	e013      	b.n	80088b0 <HAL_TIM_IC_Start+0x9c>
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	2b04      	cmp	r3, #4
 800888c:	d104      	bne.n	8008898 <HAL_TIM_IC_Start+0x84>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008894:	b2db      	uxtb	r3, r3
 8008896:	e00b      	b.n	80088b0 <HAL_TIM_IC_Start+0x9c>
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	2b08      	cmp	r3, #8
 800889c:	d104      	bne.n	80088a8 <HAL_TIM_IC_Start+0x94>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	e003      	b.n	80088b0 <HAL_TIM_IC_Start+0x9c>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80088ae:	b2db      	uxtb	r3, r3
 80088b0:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80088b2:	7bfb      	ldrb	r3, [r7, #15]
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d102      	bne.n	80088be <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80088b8:	7bbb      	ldrb	r3, [r7, #14]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d001      	beq.n	80088c2 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	e092      	b.n	80089e8 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d104      	bne.n	80088d2 <HAL_TIM_IC_Start+0xbe>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2202      	movs	r2, #2
 80088cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088d0:	e023      	b.n	800891a <HAL_TIM_IC_Start+0x106>
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	2b04      	cmp	r3, #4
 80088d6:	d104      	bne.n	80088e2 <HAL_TIM_IC_Start+0xce>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2202      	movs	r2, #2
 80088dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088e0:	e01b      	b.n	800891a <HAL_TIM_IC_Start+0x106>
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2b08      	cmp	r3, #8
 80088e6:	d104      	bne.n	80088f2 <HAL_TIM_IC_Start+0xde>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2202      	movs	r2, #2
 80088ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088f0:	e013      	b.n	800891a <HAL_TIM_IC_Start+0x106>
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	2b0c      	cmp	r3, #12
 80088f6:	d104      	bne.n	8008902 <HAL_TIM_IC_Start+0xee>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2202      	movs	r2, #2
 80088fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008900:	e00b      	b.n	800891a <HAL_TIM_IC_Start+0x106>
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	2b10      	cmp	r3, #16
 8008906:	d104      	bne.n	8008912 <HAL_TIM_IC_Start+0xfe>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2202      	movs	r2, #2
 800890c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008910:	e003      	b.n	800891a <HAL_TIM_IC_Start+0x106>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2202      	movs	r2, #2
 8008916:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d104      	bne.n	800892a <HAL_TIM_IC_Start+0x116>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2202      	movs	r2, #2
 8008924:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008928:	e013      	b.n	8008952 <HAL_TIM_IC_Start+0x13e>
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	2b04      	cmp	r3, #4
 800892e:	d104      	bne.n	800893a <HAL_TIM_IC_Start+0x126>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2202      	movs	r2, #2
 8008934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008938:	e00b      	b.n	8008952 <HAL_TIM_IC_Start+0x13e>
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	2b08      	cmp	r3, #8
 800893e:	d104      	bne.n	800894a <HAL_TIM_IC_Start+0x136>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2202      	movs	r2, #2
 8008944:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008948:	e003      	b.n	8008952 <HAL_TIM_IC_Start+0x13e>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2202      	movs	r2, #2
 800894e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2201      	movs	r2, #1
 8008958:	6839      	ldr	r1, [r7, #0]
 800895a:	4618      	mov	r0, r3
 800895c:	f001 fb5a 	bl	800a014 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a22      	ldr	r2, [pc, #136]	@ (80089f0 <HAL_TIM_IC_Start+0x1dc>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d01d      	beq.n	80089a6 <HAL_TIM_IC_Start+0x192>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008972:	d018      	beq.n	80089a6 <HAL_TIM_IC_Start+0x192>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a1e      	ldr	r2, [pc, #120]	@ (80089f4 <HAL_TIM_IC_Start+0x1e0>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d013      	beq.n	80089a6 <HAL_TIM_IC_Start+0x192>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a1d      	ldr	r2, [pc, #116]	@ (80089f8 <HAL_TIM_IC_Start+0x1e4>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d00e      	beq.n	80089a6 <HAL_TIM_IC_Start+0x192>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a1b      	ldr	r2, [pc, #108]	@ (80089fc <HAL_TIM_IC_Start+0x1e8>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d009      	beq.n	80089a6 <HAL_TIM_IC_Start+0x192>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a1a      	ldr	r2, [pc, #104]	@ (8008a00 <HAL_TIM_IC_Start+0x1ec>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d004      	beq.n	80089a6 <HAL_TIM_IC_Start+0x192>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a18      	ldr	r2, [pc, #96]	@ (8008a04 <HAL_TIM_IC_Start+0x1f0>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d115      	bne.n	80089d2 <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	689a      	ldr	r2, [r3, #8]
 80089ac:	4b16      	ldr	r3, [pc, #88]	@ (8008a08 <HAL_TIM_IC_Start+0x1f4>)
 80089ae:	4013      	ands	r3, r2
 80089b0:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	2b06      	cmp	r3, #6
 80089b6:	d015      	beq.n	80089e4 <HAL_TIM_IC_Start+0x1d0>
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089be:	d011      	beq.n	80089e4 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f042 0201 	orr.w	r2, r2, #1
 80089ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089d0:	e008      	b.n	80089e4 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f042 0201 	orr.w	r2, r2, #1
 80089e0:	601a      	str	r2, [r3, #0]
 80089e2:	e000      	b.n	80089e6 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80089e6:	2300      	movs	r3, #0
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3710      	adds	r7, #16
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}
 80089f0:	40012c00 	.word	0x40012c00
 80089f4:	40000400 	.word	0x40000400
 80089f8:	40000800 	.word	0x40000800
 80089fc:	40000c00 	.word	0x40000c00
 8008a00:	40013400 	.word	0x40013400
 8008a04:	40014000 	.word	0x40014000
 8008a08:	00010007 	.word	0x00010007

08008a0c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b084      	sub	sp, #16
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a16:	2300      	movs	r3, #0
 8008a18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d104      	bne.n	8008a2a <HAL_TIM_IC_Start_IT+0x1e>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	e023      	b.n	8008a72 <HAL_TIM_IC_Start_IT+0x66>
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	2b04      	cmp	r3, #4
 8008a2e:	d104      	bne.n	8008a3a <HAL_TIM_IC_Start_IT+0x2e>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	e01b      	b.n	8008a72 <HAL_TIM_IC_Start_IT+0x66>
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	2b08      	cmp	r3, #8
 8008a3e:	d104      	bne.n	8008a4a <HAL_TIM_IC_Start_IT+0x3e>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	e013      	b.n	8008a72 <HAL_TIM_IC_Start_IT+0x66>
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	2b0c      	cmp	r3, #12
 8008a4e:	d104      	bne.n	8008a5a <HAL_TIM_IC_Start_IT+0x4e>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	e00b      	b.n	8008a72 <HAL_TIM_IC_Start_IT+0x66>
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	2b10      	cmp	r3, #16
 8008a5e:	d104      	bne.n	8008a6a <HAL_TIM_IC_Start_IT+0x5e>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	e003      	b.n	8008a72 <HAL_TIM_IC_Start_IT+0x66>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008a70:	b2db      	uxtb	r3, r3
 8008a72:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d104      	bne.n	8008a84 <HAL_TIM_IC_Start_IT+0x78>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	e013      	b.n	8008aac <HAL_TIM_IC_Start_IT+0xa0>
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	2b04      	cmp	r3, #4
 8008a88:	d104      	bne.n	8008a94 <HAL_TIM_IC_Start_IT+0x88>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a90:	b2db      	uxtb	r3, r3
 8008a92:	e00b      	b.n	8008aac <HAL_TIM_IC_Start_IT+0xa0>
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	2b08      	cmp	r3, #8
 8008a98:	d104      	bne.n	8008aa4 <HAL_TIM_IC_Start_IT+0x98>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	e003      	b.n	8008aac <HAL_TIM_IC_Start_IT+0xa0>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008aae:	7bbb      	ldrb	r3, [r7, #14]
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d102      	bne.n	8008aba <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ab4:	7b7b      	ldrb	r3, [r7, #13]
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d001      	beq.n	8008abe <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	e0dd      	b.n	8008c7a <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d104      	bne.n	8008ace <HAL_TIM_IC_Start_IT+0xc2>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2202      	movs	r2, #2
 8008ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008acc:	e023      	b.n	8008b16 <HAL_TIM_IC_Start_IT+0x10a>
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	2b04      	cmp	r3, #4
 8008ad2:	d104      	bne.n	8008ade <HAL_TIM_IC_Start_IT+0xd2>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2202      	movs	r2, #2
 8008ad8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008adc:	e01b      	b.n	8008b16 <HAL_TIM_IC_Start_IT+0x10a>
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	2b08      	cmp	r3, #8
 8008ae2:	d104      	bne.n	8008aee <HAL_TIM_IC_Start_IT+0xe2>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2202      	movs	r2, #2
 8008ae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008aec:	e013      	b.n	8008b16 <HAL_TIM_IC_Start_IT+0x10a>
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	2b0c      	cmp	r3, #12
 8008af2:	d104      	bne.n	8008afe <HAL_TIM_IC_Start_IT+0xf2>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2202      	movs	r2, #2
 8008af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008afc:	e00b      	b.n	8008b16 <HAL_TIM_IC_Start_IT+0x10a>
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	2b10      	cmp	r3, #16
 8008b02:	d104      	bne.n	8008b0e <HAL_TIM_IC_Start_IT+0x102>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2202      	movs	r2, #2
 8008b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b0c:	e003      	b.n	8008b16 <HAL_TIM_IC_Start_IT+0x10a>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2202      	movs	r2, #2
 8008b12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d104      	bne.n	8008b26 <HAL_TIM_IC_Start_IT+0x11a>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2202      	movs	r2, #2
 8008b20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b24:	e013      	b.n	8008b4e <HAL_TIM_IC_Start_IT+0x142>
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	2b04      	cmp	r3, #4
 8008b2a:	d104      	bne.n	8008b36 <HAL_TIM_IC_Start_IT+0x12a>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2202      	movs	r2, #2
 8008b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b34:	e00b      	b.n	8008b4e <HAL_TIM_IC_Start_IT+0x142>
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	2b08      	cmp	r3, #8
 8008b3a:	d104      	bne.n	8008b46 <HAL_TIM_IC_Start_IT+0x13a>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2202      	movs	r2, #2
 8008b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b44:	e003      	b.n	8008b4e <HAL_TIM_IC_Start_IT+0x142>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2202      	movs	r2, #2
 8008b4a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b0c      	cmp	r3, #12
 8008b52:	d841      	bhi.n	8008bd8 <HAL_TIM_IC_Start_IT+0x1cc>
 8008b54:	a201      	add	r2, pc, #4	@ (adr r2, 8008b5c <HAL_TIM_IC_Start_IT+0x150>)
 8008b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b5a:	bf00      	nop
 8008b5c:	08008b91 	.word	0x08008b91
 8008b60:	08008bd9 	.word	0x08008bd9
 8008b64:	08008bd9 	.word	0x08008bd9
 8008b68:	08008bd9 	.word	0x08008bd9
 8008b6c:	08008ba3 	.word	0x08008ba3
 8008b70:	08008bd9 	.word	0x08008bd9
 8008b74:	08008bd9 	.word	0x08008bd9
 8008b78:	08008bd9 	.word	0x08008bd9
 8008b7c:	08008bb5 	.word	0x08008bb5
 8008b80:	08008bd9 	.word	0x08008bd9
 8008b84:	08008bd9 	.word	0x08008bd9
 8008b88:	08008bd9 	.word	0x08008bd9
 8008b8c:	08008bc7 	.word	0x08008bc7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	68da      	ldr	r2, [r3, #12]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f042 0202 	orr.w	r2, r2, #2
 8008b9e:	60da      	str	r2, [r3, #12]
      break;
 8008ba0:	e01d      	b.n	8008bde <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	68da      	ldr	r2, [r3, #12]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f042 0204 	orr.w	r2, r2, #4
 8008bb0:	60da      	str	r2, [r3, #12]
      break;
 8008bb2:	e014      	b.n	8008bde <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68da      	ldr	r2, [r3, #12]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f042 0208 	orr.w	r2, r2, #8
 8008bc2:	60da      	str	r2, [r3, #12]
      break;
 8008bc4:	e00b      	b.n	8008bde <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68da      	ldr	r2, [r3, #12]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f042 0210 	orr.w	r2, r2, #16
 8008bd4:	60da      	str	r2, [r3, #12]
      break;
 8008bd6:	e002      	b.n	8008bde <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	73fb      	strb	r3, [r7, #15]
      break;
 8008bdc:	bf00      	nop
  }

  if (status == HAL_OK)
 8008bde:	7bfb      	ldrb	r3, [r7, #15]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d149      	bne.n	8008c78 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2201      	movs	r2, #1
 8008bea:	6839      	ldr	r1, [r7, #0]
 8008bec:	4618      	mov	r0, r3
 8008bee:	f001 fa11 	bl	800a014 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a23      	ldr	r2, [pc, #140]	@ (8008c84 <HAL_TIM_IC_Start_IT+0x278>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d01d      	beq.n	8008c38 <HAL_TIM_IC_Start_IT+0x22c>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c04:	d018      	beq.n	8008c38 <HAL_TIM_IC_Start_IT+0x22c>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8008c88 <HAL_TIM_IC_Start_IT+0x27c>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d013      	beq.n	8008c38 <HAL_TIM_IC_Start_IT+0x22c>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a1d      	ldr	r2, [pc, #116]	@ (8008c8c <HAL_TIM_IC_Start_IT+0x280>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d00e      	beq.n	8008c38 <HAL_TIM_IC_Start_IT+0x22c>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8008c90 <HAL_TIM_IC_Start_IT+0x284>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d009      	beq.n	8008c38 <HAL_TIM_IC_Start_IT+0x22c>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4a1a      	ldr	r2, [pc, #104]	@ (8008c94 <HAL_TIM_IC_Start_IT+0x288>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d004      	beq.n	8008c38 <HAL_TIM_IC_Start_IT+0x22c>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4a19      	ldr	r2, [pc, #100]	@ (8008c98 <HAL_TIM_IC_Start_IT+0x28c>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d115      	bne.n	8008c64 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	689a      	ldr	r2, [r3, #8]
 8008c3e:	4b17      	ldr	r3, [pc, #92]	@ (8008c9c <HAL_TIM_IC_Start_IT+0x290>)
 8008c40:	4013      	ands	r3, r2
 8008c42:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	2b06      	cmp	r3, #6
 8008c48:	d015      	beq.n	8008c76 <HAL_TIM_IC_Start_IT+0x26a>
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c50:	d011      	beq.n	8008c76 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	681a      	ldr	r2, [r3, #0]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f042 0201 	orr.w	r2, r2, #1
 8008c60:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c62:	e008      	b.n	8008c76 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f042 0201 	orr.w	r2, r2, #1
 8008c72:	601a      	str	r2, [r3, #0]
 8008c74:	e000      	b.n	8008c78 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c76:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3710      	adds	r7, #16
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}
 8008c82:	bf00      	nop
 8008c84:	40012c00 	.word	0x40012c00
 8008c88:	40000400 	.word	0x40000400
 8008c8c:	40000800 	.word	0x40000800
 8008c90:	40000c00 	.word	0x40000c00
 8008c94:	40013400 	.word	0x40013400
 8008c98:	40014000 	.word	0x40014000
 8008c9c:	00010007 	.word	0x00010007

08008ca0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68db      	ldr	r3, [r3, #12]
 8008cae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	691b      	ldr	r3, [r3, #16]
 8008cb6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	f003 0302 	and.w	r3, r3, #2
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d020      	beq.n	8008d04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f003 0302 	and.w	r3, r3, #2
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d01b      	beq.n	8008d04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f06f 0202 	mvn.w	r2, #2
 8008cd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2201      	movs	r2, #1
 8008cda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	699b      	ldr	r3, [r3, #24]
 8008ce2:	f003 0303 	and.w	r3, r3, #3
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d003      	beq.n	8008cf2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f7f8 face 	bl	800128c <HAL_TIM_IC_CaptureCallback>
 8008cf0:	e005      	b.n	8008cfe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 fba1 	bl	800943a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f000 fba8 	bl	800944e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2200      	movs	r2, #0
 8008d02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	f003 0304 	and.w	r3, r3, #4
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d020      	beq.n	8008d50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f003 0304 	and.w	r3, r3, #4
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d01b      	beq.n	8008d50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f06f 0204 	mvn.w	r2, #4
 8008d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2202      	movs	r2, #2
 8008d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	699b      	ldr	r3, [r3, #24]
 8008d2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d003      	beq.n	8008d3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f7f8 faa8 	bl	800128c <HAL_TIM_IC_CaptureCallback>
 8008d3c:	e005      	b.n	8008d4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 fb7b 	bl	800943a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 fb82 	bl	800944e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	f003 0308 	and.w	r3, r3, #8
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d020      	beq.n	8008d9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f003 0308 	and.w	r3, r3, #8
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d01b      	beq.n	8008d9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f06f 0208 	mvn.w	r2, #8
 8008d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2204      	movs	r2, #4
 8008d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	69db      	ldr	r3, [r3, #28]
 8008d7a:	f003 0303 	and.w	r3, r3, #3
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d003      	beq.n	8008d8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f7f8 fa82 	bl	800128c <HAL_TIM_IC_CaptureCallback>
 8008d88:	e005      	b.n	8008d96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 fb55 	bl	800943a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 fb5c 	bl	800944e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	f003 0310 	and.w	r3, r3, #16
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d020      	beq.n	8008de8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f003 0310 	and.w	r3, r3, #16
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d01b      	beq.n	8008de8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f06f 0210 	mvn.w	r2, #16
 8008db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2208      	movs	r2, #8
 8008dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	69db      	ldr	r3, [r3, #28]
 8008dc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d003      	beq.n	8008dd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f7f8 fa5c 	bl	800128c <HAL_TIM_IC_CaptureCallback>
 8008dd4:	e005      	b.n	8008de2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 fb2f 	bl	800943a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 fb36 	bl	800944e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2200      	movs	r2, #0
 8008de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	f003 0301 	and.w	r3, r3, #1
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d00c      	beq.n	8008e0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f003 0301 	and.w	r3, r3, #1
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d007      	beq.n	8008e0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f06f 0201 	mvn.w	r2, #1
 8008e04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 fb0d 	bl	8009426 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d104      	bne.n	8008e20 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d00c      	beq.n	8008e3a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d007      	beq.n	8008e3a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f001 f9a5 	bl	800a184 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d00c      	beq.n	8008e5e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d007      	beq.n	8008e5e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008e56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f001 f99d 	bl	800a198 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d00c      	beq.n	8008e82 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d007      	beq.n	8008e82 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f000 faf0 	bl	8009462 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	f003 0320 	and.w	r3, r3, #32
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d00c      	beq.n	8008ea6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f003 0320 	and.w	r3, r3, #32
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d007      	beq.n	8008ea6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f06f 0220 	mvn.w	r2, #32
 8008e9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f001 f965 	bl	800a170 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ea6:	bf00      	nop
 8008ea8:	3710      	adds	r7, #16
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b086      	sub	sp, #24
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	60f8      	str	r0, [r7, #12]
 8008eb6:	60b9      	str	r1, [r7, #8]
 8008eb8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d101      	bne.n	8008ecc <HAL_TIM_IC_ConfigChannel+0x1e>
 8008ec8:	2302      	movs	r3, #2
 8008eca:	e088      	b.n	8008fde <HAL_TIM_IC_ConfigChannel+0x130>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d11b      	bne.n	8008f12 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008eea:	f000 fed5 	bl	8009c98 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	699a      	ldr	r2, [r3, #24]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f022 020c 	bic.w	r2, r2, #12
 8008efc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	6999      	ldr	r1, [r3, #24]
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	689a      	ldr	r2, [r3, #8]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	430a      	orrs	r2, r1
 8008f0e:	619a      	str	r2, [r3, #24]
 8008f10:	e060      	b.n	8008fd4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2b04      	cmp	r3, #4
 8008f16:	d11c      	bne.n	8008f52 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008f28:	f000 ff53 	bl	8009dd2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	699a      	ldr	r2, [r3, #24]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008f3a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	6999      	ldr	r1, [r3, #24]
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	021a      	lsls	r2, r3, #8
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	430a      	orrs	r2, r1
 8008f4e:	619a      	str	r2, [r3, #24]
 8008f50:	e040      	b.n	8008fd4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2b08      	cmp	r3, #8
 8008f56:	d11b      	bne.n	8008f90 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008f68:	f000 ffa0 	bl	8009eac <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	69da      	ldr	r2, [r3, #28]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f022 020c 	bic.w	r2, r2, #12
 8008f7a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	69d9      	ldr	r1, [r3, #28]
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	689a      	ldr	r2, [r3, #8]
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	430a      	orrs	r2, r1
 8008f8c:	61da      	str	r2, [r3, #28]
 8008f8e:	e021      	b.n	8008fd4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2b0c      	cmp	r3, #12
 8008f94:	d11c      	bne.n	8008fd0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008fa6:	f000 ffbd 	bl	8009f24 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	69da      	ldr	r2, [r3, #28]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008fb8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	69d9      	ldr	r1, [r3, #28]
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	021a      	lsls	r2, r3, #8
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	430a      	orrs	r2, r1
 8008fcc:	61da      	str	r2, [r3, #28]
 8008fce:	e001      	b.n	8008fd4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3718      	adds	r7, #24
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
	...

08008fe8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b086      	sub	sp, #24
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	60b9      	str	r1, [r7, #8]
 8008ff2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	d101      	bne.n	8009006 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009002:	2302      	movs	r3, #2
 8009004:	e0ff      	b.n	8009206 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2201      	movs	r2, #1
 800900a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2b14      	cmp	r3, #20
 8009012:	f200 80f0 	bhi.w	80091f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009016:	a201      	add	r2, pc, #4	@ (adr r2, 800901c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800901c:	08009071 	.word	0x08009071
 8009020:	080091f7 	.word	0x080091f7
 8009024:	080091f7 	.word	0x080091f7
 8009028:	080091f7 	.word	0x080091f7
 800902c:	080090b1 	.word	0x080090b1
 8009030:	080091f7 	.word	0x080091f7
 8009034:	080091f7 	.word	0x080091f7
 8009038:	080091f7 	.word	0x080091f7
 800903c:	080090f3 	.word	0x080090f3
 8009040:	080091f7 	.word	0x080091f7
 8009044:	080091f7 	.word	0x080091f7
 8009048:	080091f7 	.word	0x080091f7
 800904c:	08009133 	.word	0x08009133
 8009050:	080091f7 	.word	0x080091f7
 8009054:	080091f7 	.word	0x080091f7
 8009058:	080091f7 	.word	0x080091f7
 800905c:	08009175 	.word	0x08009175
 8009060:	080091f7 	.word	0x080091f7
 8009064:	080091f7 	.word	0x080091f7
 8009068:	080091f7 	.word	0x080091f7
 800906c:	080091b5 	.word	0x080091b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	68b9      	ldr	r1, [r7, #8]
 8009076:	4618      	mov	r0, r3
 8009078:	f000 faa4 	bl	80095c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	699a      	ldr	r2, [r3, #24]
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f042 0208 	orr.w	r2, r2, #8
 800908a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	699a      	ldr	r2, [r3, #24]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f022 0204 	bic.w	r2, r2, #4
 800909a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	6999      	ldr	r1, [r3, #24]
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	691a      	ldr	r2, [r3, #16]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	619a      	str	r2, [r3, #24]
      break;
 80090ae:	e0a5      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	68b9      	ldr	r1, [r7, #8]
 80090b6:	4618      	mov	r0, r3
 80090b8:	f000 fb14 	bl	80096e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	699a      	ldr	r2, [r3, #24]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	699a      	ldr	r2, [r3, #24]
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	6999      	ldr	r1, [r3, #24]
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	021a      	lsls	r2, r3, #8
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	430a      	orrs	r2, r1
 80090ee:	619a      	str	r2, [r3, #24]
      break;
 80090f0:	e084      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	68b9      	ldr	r1, [r7, #8]
 80090f8:	4618      	mov	r0, r3
 80090fa:	f000 fb7d 	bl	80097f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	69da      	ldr	r2, [r3, #28]
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f042 0208 	orr.w	r2, r2, #8
 800910c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	69da      	ldr	r2, [r3, #28]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f022 0204 	bic.w	r2, r2, #4
 800911c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	69d9      	ldr	r1, [r3, #28]
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	691a      	ldr	r2, [r3, #16]
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	430a      	orrs	r2, r1
 800912e:	61da      	str	r2, [r3, #28]
      break;
 8009130:	e064      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68b9      	ldr	r1, [r7, #8]
 8009138:	4618      	mov	r0, r3
 800913a:	f000 fbe5 	bl	8009908 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	69da      	ldr	r2, [r3, #28]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800914c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	69da      	ldr	r2, [r3, #28]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800915c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	69d9      	ldr	r1, [r3, #28]
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	691b      	ldr	r3, [r3, #16]
 8009168:	021a      	lsls	r2, r3, #8
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	430a      	orrs	r2, r1
 8009170:	61da      	str	r2, [r3, #28]
      break;
 8009172:	e043      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	68b9      	ldr	r1, [r7, #8]
 800917a:	4618      	mov	r0, r3
 800917c:	f000 fc2e 	bl	80099dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f042 0208 	orr.w	r2, r2, #8
 800918e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f022 0204 	bic.w	r2, r2, #4
 800919e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	691a      	ldr	r2, [r3, #16]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	430a      	orrs	r2, r1
 80091b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80091b2:	e023      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68b9      	ldr	r1, [r7, #8]
 80091ba:	4618      	mov	r0, r3
 80091bc:	f000 fc72 	bl	8009aa4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	691b      	ldr	r3, [r3, #16]
 80091ea:	021a      	lsls	r2, r3, #8
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	430a      	orrs	r2, r1
 80091f2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80091f4:	e002      	b.n	80091fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80091f6:	2301      	movs	r3, #1
 80091f8:	75fb      	strb	r3, [r7, #23]
      break;
 80091fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009204:	7dfb      	ldrb	r3, [r7, #23]
}
 8009206:	4618      	mov	r0, r3
 8009208:	3718      	adds	r7, #24
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}
 800920e:	bf00      	nop

08009210 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b084      	sub	sp, #16
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800921a:	2300      	movs	r3, #0
 800921c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009224:	2b01      	cmp	r3, #1
 8009226:	d101      	bne.n	800922c <HAL_TIM_ConfigClockSource+0x1c>
 8009228:	2302      	movs	r3, #2
 800922a:	e0b6      	b.n	800939a <HAL_TIM_ConfigClockSource+0x18a>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2201      	movs	r2, #1
 8009230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2202      	movs	r2, #2
 8009238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800924a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800924e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009256:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	68ba      	ldr	r2, [r7, #8]
 800925e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009268:	d03e      	beq.n	80092e8 <HAL_TIM_ConfigClockSource+0xd8>
 800926a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800926e:	f200 8087 	bhi.w	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009276:	f000 8086 	beq.w	8009386 <HAL_TIM_ConfigClockSource+0x176>
 800927a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800927e:	d87f      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009280:	2b70      	cmp	r3, #112	@ 0x70
 8009282:	d01a      	beq.n	80092ba <HAL_TIM_ConfigClockSource+0xaa>
 8009284:	2b70      	cmp	r3, #112	@ 0x70
 8009286:	d87b      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009288:	2b60      	cmp	r3, #96	@ 0x60
 800928a:	d050      	beq.n	800932e <HAL_TIM_ConfigClockSource+0x11e>
 800928c:	2b60      	cmp	r3, #96	@ 0x60
 800928e:	d877      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009290:	2b50      	cmp	r3, #80	@ 0x50
 8009292:	d03c      	beq.n	800930e <HAL_TIM_ConfigClockSource+0xfe>
 8009294:	2b50      	cmp	r3, #80	@ 0x50
 8009296:	d873      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 8009298:	2b40      	cmp	r3, #64	@ 0x40
 800929a:	d058      	beq.n	800934e <HAL_TIM_ConfigClockSource+0x13e>
 800929c:	2b40      	cmp	r3, #64	@ 0x40
 800929e:	d86f      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 80092a0:	2b30      	cmp	r3, #48	@ 0x30
 80092a2:	d064      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15e>
 80092a4:	2b30      	cmp	r3, #48	@ 0x30
 80092a6:	d86b      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 80092a8:	2b20      	cmp	r3, #32
 80092aa:	d060      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15e>
 80092ac:	2b20      	cmp	r3, #32
 80092ae:	d867      	bhi.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d05c      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15e>
 80092b4:	2b10      	cmp	r3, #16
 80092b6:	d05a      	beq.n	800936e <HAL_TIM_ConfigClockSource+0x15e>
 80092b8:	e062      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092ca:	f000 fe83 	bl	8009fd4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80092dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	68ba      	ldr	r2, [r7, #8]
 80092e4:	609a      	str	r2, [r3, #8]
      break;
 80092e6:	e04f      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092f8:	f000 fe6c 	bl	8009fd4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	689a      	ldr	r2, [r3, #8]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800930a:	609a      	str	r2, [r3, #8]
      break;
 800930c:	e03c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800931a:	461a      	mov	r2, r3
 800931c:	f000 fd2a 	bl	8009d74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2150      	movs	r1, #80	@ 0x50
 8009326:	4618      	mov	r0, r3
 8009328:	f000 fe39 	bl	8009f9e <TIM_ITRx_SetConfig>
      break;
 800932c:	e02c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800933a:	461a      	mov	r2, r3
 800933c:	f000 fd86 	bl	8009e4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	2160      	movs	r1, #96	@ 0x60
 8009346:	4618      	mov	r0, r3
 8009348:	f000 fe29 	bl	8009f9e <TIM_ITRx_SetConfig>
      break;
 800934c:	e01c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800935a:	461a      	mov	r2, r3
 800935c:	f000 fd0a 	bl	8009d74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2140      	movs	r1, #64	@ 0x40
 8009366:	4618      	mov	r0, r3
 8009368:	f000 fe19 	bl	8009f9e <TIM_ITRx_SetConfig>
      break;
 800936c:	e00c      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4619      	mov	r1, r3
 8009378:	4610      	mov	r0, r2
 800937a:	f000 fe10 	bl	8009f9e <TIM_ITRx_SetConfig>
      break;
 800937e:	e003      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	73fb      	strb	r3, [r7, #15]
      break;
 8009384:	e000      	b.n	8009388 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009386:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2201      	movs	r2, #1
 800938c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009398:	7bfb      	ldrb	r3, [r7, #15]
}
 800939a:	4618      	mov	r0, r3
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80093a2:	b580      	push	{r7, lr}
 80093a4:	b082      	sub	sp, #8
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
 80093aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80093b2:	2b01      	cmp	r3, #1
 80093b4:	d101      	bne.n	80093ba <HAL_TIM_SlaveConfigSynchro+0x18>
 80093b6:	2302      	movs	r3, #2
 80093b8:	e031      	b.n	800941e <HAL_TIM_SlaveConfigSynchro+0x7c>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2201      	movs	r2, #1
 80093be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2202      	movs	r2, #2
 80093c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80093ca:	6839      	ldr	r1, [r7, #0]
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 fbcf 	bl	8009b70 <TIM_SlaveTimer_SetConfig>
 80093d2:	4603      	mov	r3, r0
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d009      	beq.n	80093ec <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2201      	movs	r2, #1
 80093dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80093e8:	2301      	movs	r3, #1
 80093ea:	e018      	b.n	800941e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	68da      	ldr	r2, [r3, #12]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80093fa:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	68da      	ldr	r2, [r3, #12]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800940a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2201      	movs	r2, #1
 8009410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	3708      	adds	r7, #8
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009426:	b480      	push	{r7}
 8009428:	b083      	sub	sp, #12
 800942a:	af00      	add	r7, sp, #0
 800942c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800942e:	bf00      	nop
 8009430:	370c      	adds	r7, #12
 8009432:	46bd      	mov	sp, r7
 8009434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009438:	4770      	bx	lr

0800943a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800943a:	b480      	push	{r7}
 800943c:	b083      	sub	sp, #12
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009442:	bf00      	nop
 8009444:	370c      	adds	r7, #12
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr

0800944e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800944e:	b480      	push	{r7}
 8009450:	b083      	sub	sp, #12
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009456:	bf00      	nop
 8009458:	370c      	adds	r7, #12
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr

08009462 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009462:	b480      	push	{r7}
 8009464:	b083      	sub	sp, #12
 8009466:	af00      	add	r7, sp, #0
 8009468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800946a:	bf00      	nop
 800946c:	370c      	adds	r7, #12
 800946e:	46bd      	mov	sp, r7
 8009470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009474:	4770      	bx	lr
	...

08009478 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009478:	b480      	push	{r7}
 800947a:	b085      	sub	sp, #20
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
 8009480:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	4a46      	ldr	r2, [pc, #280]	@ (80095a4 <TIM_Base_SetConfig+0x12c>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d013      	beq.n	80094b8 <TIM_Base_SetConfig+0x40>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009496:	d00f      	beq.n	80094b8 <TIM_Base_SetConfig+0x40>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	4a43      	ldr	r2, [pc, #268]	@ (80095a8 <TIM_Base_SetConfig+0x130>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d00b      	beq.n	80094b8 <TIM_Base_SetConfig+0x40>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a42      	ldr	r2, [pc, #264]	@ (80095ac <TIM_Base_SetConfig+0x134>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d007      	beq.n	80094b8 <TIM_Base_SetConfig+0x40>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4a41      	ldr	r2, [pc, #260]	@ (80095b0 <TIM_Base_SetConfig+0x138>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d003      	beq.n	80094b8 <TIM_Base_SetConfig+0x40>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a40      	ldr	r2, [pc, #256]	@ (80095b4 <TIM_Base_SetConfig+0x13c>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d108      	bne.n	80094ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	68fa      	ldr	r2, [r7, #12]
 80094c6:	4313      	orrs	r3, r2
 80094c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	4a35      	ldr	r2, [pc, #212]	@ (80095a4 <TIM_Base_SetConfig+0x12c>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d01f      	beq.n	8009512 <TIM_Base_SetConfig+0x9a>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094d8:	d01b      	beq.n	8009512 <TIM_Base_SetConfig+0x9a>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	4a32      	ldr	r2, [pc, #200]	@ (80095a8 <TIM_Base_SetConfig+0x130>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d017      	beq.n	8009512 <TIM_Base_SetConfig+0x9a>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	4a31      	ldr	r2, [pc, #196]	@ (80095ac <TIM_Base_SetConfig+0x134>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d013      	beq.n	8009512 <TIM_Base_SetConfig+0x9a>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	4a30      	ldr	r2, [pc, #192]	@ (80095b0 <TIM_Base_SetConfig+0x138>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d00f      	beq.n	8009512 <TIM_Base_SetConfig+0x9a>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	4a2f      	ldr	r2, [pc, #188]	@ (80095b4 <TIM_Base_SetConfig+0x13c>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d00b      	beq.n	8009512 <TIM_Base_SetConfig+0x9a>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	4a2e      	ldr	r2, [pc, #184]	@ (80095b8 <TIM_Base_SetConfig+0x140>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d007      	beq.n	8009512 <TIM_Base_SetConfig+0x9a>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4a2d      	ldr	r2, [pc, #180]	@ (80095bc <TIM_Base_SetConfig+0x144>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d003      	beq.n	8009512 <TIM_Base_SetConfig+0x9a>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a2c      	ldr	r2, [pc, #176]	@ (80095c0 <TIM_Base_SetConfig+0x148>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d108      	bne.n	8009524 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009518:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	68db      	ldr	r3, [r3, #12]
 800951e:	68fa      	ldr	r2, [r7, #12]
 8009520:	4313      	orrs	r3, r2
 8009522:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	695b      	ldr	r3, [r3, #20]
 800952e:	4313      	orrs	r3, r2
 8009530:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	68fa      	ldr	r2, [r7, #12]
 8009536:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	689a      	ldr	r2, [r3, #8]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a16      	ldr	r2, [pc, #88]	@ (80095a4 <TIM_Base_SetConfig+0x12c>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d00f      	beq.n	8009570 <TIM_Base_SetConfig+0xf8>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	4a18      	ldr	r2, [pc, #96]	@ (80095b4 <TIM_Base_SetConfig+0x13c>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d00b      	beq.n	8009570 <TIM_Base_SetConfig+0xf8>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	4a17      	ldr	r2, [pc, #92]	@ (80095b8 <TIM_Base_SetConfig+0x140>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d007      	beq.n	8009570 <TIM_Base_SetConfig+0xf8>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	4a16      	ldr	r2, [pc, #88]	@ (80095bc <TIM_Base_SetConfig+0x144>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d003      	beq.n	8009570 <TIM_Base_SetConfig+0xf8>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	4a15      	ldr	r2, [pc, #84]	@ (80095c0 <TIM_Base_SetConfig+0x148>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d103      	bne.n	8009578 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	691a      	ldr	r2, [r3, #16]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2201      	movs	r2, #1
 800957c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	691b      	ldr	r3, [r3, #16]
 8009582:	f003 0301 	and.w	r3, r3, #1
 8009586:	2b01      	cmp	r3, #1
 8009588:	d105      	bne.n	8009596 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	f023 0201 	bic.w	r2, r3, #1
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	611a      	str	r2, [r3, #16]
  }
}
 8009596:	bf00      	nop
 8009598:	3714      	adds	r7, #20
 800959a:	46bd      	mov	sp, r7
 800959c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a0:	4770      	bx	lr
 80095a2:	bf00      	nop
 80095a4:	40012c00 	.word	0x40012c00
 80095a8:	40000400 	.word	0x40000400
 80095ac:	40000800 	.word	0x40000800
 80095b0:	40000c00 	.word	0x40000c00
 80095b4:	40013400 	.word	0x40013400
 80095b8:	40014000 	.word	0x40014000
 80095bc:	40014400 	.word	0x40014400
 80095c0:	40014800 	.word	0x40014800

080095c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b087      	sub	sp, #28
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
 80095cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6a1b      	ldr	r3, [r3, #32]
 80095d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6a1b      	ldr	r3, [r3, #32]
 80095d8:	f023 0201 	bic.w	r2, r3, #1
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	699b      	ldr	r3, [r3, #24]
 80095ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f023 0303 	bic.w	r3, r3, #3
 80095fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68fa      	ldr	r2, [r7, #12]
 8009606:	4313      	orrs	r3, r2
 8009608:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	f023 0302 	bic.w	r3, r3, #2
 8009610:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	689b      	ldr	r3, [r3, #8]
 8009616:	697a      	ldr	r2, [r7, #20]
 8009618:	4313      	orrs	r3, r2
 800961a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	4a2c      	ldr	r2, [pc, #176]	@ (80096d0 <TIM_OC1_SetConfig+0x10c>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d00f      	beq.n	8009644 <TIM_OC1_SetConfig+0x80>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	4a2b      	ldr	r2, [pc, #172]	@ (80096d4 <TIM_OC1_SetConfig+0x110>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d00b      	beq.n	8009644 <TIM_OC1_SetConfig+0x80>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	4a2a      	ldr	r2, [pc, #168]	@ (80096d8 <TIM_OC1_SetConfig+0x114>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d007      	beq.n	8009644 <TIM_OC1_SetConfig+0x80>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	4a29      	ldr	r2, [pc, #164]	@ (80096dc <TIM_OC1_SetConfig+0x118>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d003      	beq.n	8009644 <TIM_OC1_SetConfig+0x80>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	4a28      	ldr	r2, [pc, #160]	@ (80096e0 <TIM_OC1_SetConfig+0x11c>)
 8009640:	4293      	cmp	r3, r2
 8009642:	d10c      	bne.n	800965e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	f023 0308 	bic.w	r3, r3, #8
 800964a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	68db      	ldr	r3, [r3, #12]
 8009650:	697a      	ldr	r2, [r7, #20]
 8009652:	4313      	orrs	r3, r2
 8009654:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f023 0304 	bic.w	r3, r3, #4
 800965c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	4a1b      	ldr	r2, [pc, #108]	@ (80096d0 <TIM_OC1_SetConfig+0x10c>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d00f      	beq.n	8009686 <TIM_OC1_SetConfig+0xc2>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	4a1a      	ldr	r2, [pc, #104]	@ (80096d4 <TIM_OC1_SetConfig+0x110>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d00b      	beq.n	8009686 <TIM_OC1_SetConfig+0xc2>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	4a19      	ldr	r2, [pc, #100]	@ (80096d8 <TIM_OC1_SetConfig+0x114>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d007      	beq.n	8009686 <TIM_OC1_SetConfig+0xc2>
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	4a18      	ldr	r2, [pc, #96]	@ (80096dc <TIM_OC1_SetConfig+0x118>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d003      	beq.n	8009686 <TIM_OC1_SetConfig+0xc2>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	4a17      	ldr	r2, [pc, #92]	@ (80096e0 <TIM_OC1_SetConfig+0x11c>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d111      	bne.n	80096aa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800968c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009694:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	695b      	ldr	r3, [r3, #20]
 800969a:	693a      	ldr	r2, [r7, #16]
 800969c:	4313      	orrs	r3, r2
 800969e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	699b      	ldr	r3, [r3, #24]
 80096a4:	693a      	ldr	r2, [r7, #16]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	693a      	ldr	r2, [r7, #16]
 80096ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	68fa      	ldr	r2, [r7, #12]
 80096b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	685a      	ldr	r2, [r3, #4]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	697a      	ldr	r2, [r7, #20]
 80096c2:	621a      	str	r2, [r3, #32]
}
 80096c4:	bf00      	nop
 80096c6:	371c      	adds	r7, #28
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr
 80096d0:	40012c00 	.word	0x40012c00
 80096d4:	40013400 	.word	0x40013400
 80096d8:	40014000 	.word	0x40014000
 80096dc:	40014400 	.word	0x40014400
 80096e0:	40014800 	.word	0x40014800

080096e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b087      	sub	sp, #28
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6a1b      	ldr	r3, [r3, #32]
 80096f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6a1b      	ldr	r3, [r3, #32]
 80096f8:	f023 0210 	bic.w	r2, r3, #16
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	699b      	ldr	r3, [r3, #24]
 800970a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009712:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800971e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	021b      	lsls	r3, r3, #8
 8009726:	68fa      	ldr	r2, [r7, #12]
 8009728:	4313      	orrs	r3, r2
 800972a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	f023 0320 	bic.w	r3, r3, #32
 8009732:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	011b      	lsls	r3, r3, #4
 800973a:	697a      	ldr	r2, [r7, #20]
 800973c:	4313      	orrs	r3, r2
 800973e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	4a28      	ldr	r2, [pc, #160]	@ (80097e4 <TIM_OC2_SetConfig+0x100>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d003      	beq.n	8009750 <TIM_OC2_SetConfig+0x6c>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	4a27      	ldr	r2, [pc, #156]	@ (80097e8 <TIM_OC2_SetConfig+0x104>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d10d      	bne.n	800976c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009756:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	68db      	ldr	r3, [r3, #12]
 800975c:	011b      	lsls	r3, r3, #4
 800975e:	697a      	ldr	r2, [r7, #20]
 8009760:	4313      	orrs	r3, r2
 8009762:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800976a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a1d      	ldr	r2, [pc, #116]	@ (80097e4 <TIM_OC2_SetConfig+0x100>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d00f      	beq.n	8009794 <TIM_OC2_SetConfig+0xb0>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a1c      	ldr	r2, [pc, #112]	@ (80097e8 <TIM_OC2_SetConfig+0x104>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d00b      	beq.n	8009794 <TIM_OC2_SetConfig+0xb0>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4a1b      	ldr	r2, [pc, #108]	@ (80097ec <TIM_OC2_SetConfig+0x108>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d007      	beq.n	8009794 <TIM_OC2_SetConfig+0xb0>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	4a1a      	ldr	r2, [pc, #104]	@ (80097f0 <TIM_OC2_SetConfig+0x10c>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d003      	beq.n	8009794 <TIM_OC2_SetConfig+0xb0>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	4a19      	ldr	r2, [pc, #100]	@ (80097f4 <TIM_OC2_SetConfig+0x110>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d113      	bne.n	80097bc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800979a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80097a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	695b      	ldr	r3, [r3, #20]
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	693a      	ldr	r2, [r7, #16]
 80097ac:	4313      	orrs	r3, r2
 80097ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	699b      	ldr	r3, [r3, #24]
 80097b4:	009b      	lsls	r3, r3, #2
 80097b6:	693a      	ldr	r2, [r7, #16]
 80097b8:	4313      	orrs	r3, r2
 80097ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	693a      	ldr	r2, [r7, #16]
 80097c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	68fa      	ldr	r2, [r7, #12]
 80097c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	685a      	ldr	r2, [r3, #4]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	697a      	ldr	r2, [r7, #20]
 80097d4:	621a      	str	r2, [r3, #32]
}
 80097d6:	bf00      	nop
 80097d8:	371c      	adds	r7, #28
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr
 80097e2:	bf00      	nop
 80097e4:	40012c00 	.word	0x40012c00
 80097e8:	40013400 	.word	0x40013400
 80097ec:	40014000 	.word	0x40014000
 80097f0:	40014400 	.word	0x40014400
 80097f4:	40014800 	.word	0x40014800

080097f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097f8:	b480      	push	{r7}
 80097fa:	b087      	sub	sp, #28
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6a1b      	ldr	r3, [r3, #32]
 8009806:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6a1b      	ldr	r3, [r3, #32]
 800980c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	685b      	ldr	r3, [r3, #4]
 8009818:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	69db      	ldr	r3, [r3, #28]
 800981e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800982a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f023 0303 	bic.w	r3, r3, #3
 8009832:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	68fa      	ldr	r2, [r7, #12]
 800983a:	4313      	orrs	r3, r2
 800983c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009844:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	689b      	ldr	r3, [r3, #8]
 800984a:	021b      	lsls	r3, r3, #8
 800984c:	697a      	ldr	r2, [r7, #20]
 800984e:	4313      	orrs	r3, r2
 8009850:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a27      	ldr	r2, [pc, #156]	@ (80098f4 <TIM_OC3_SetConfig+0xfc>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d003      	beq.n	8009862 <TIM_OC3_SetConfig+0x6a>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a26      	ldr	r2, [pc, #152]	@ (80098f8 <TIM_OC3_SetConfig+0x100>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d10d      	bne.n	800987e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009868:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	021b      	lsls	r3, r3, #8
 8009870:	697a      	ldr	r2, [r7, #20]
 8009872:	4313      	orrs	r3, r2
 8009874:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800987c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	4a1c      	ldr	r2, [pc, #112]	@ (80098f4 <TIM_OC3_SetConfig+0xfc>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d00f      	beq.n	80098a6 <TIM_OC3_SetConfig+0xae>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	4a1b      	ldr	r2, [pc, #108]	@ (80098f8 <TIM_OC3_SetConfig+0x100>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d00b      	beq.n	80098a6 <TIM_OC3_SetConfig+0xae>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	4a1a      	ldr	r2, [pc, #104]	@ (80098fc <TIM_OC3_SetConfig+0x104>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d007      	beq.n	80098a6 <TIM_OC3_SetConfig+0xae>
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	4a19      	ldr	r2, [pc, #100]	@ (8009900 <TIM_OC3_SetConfig+0x108>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d003      	beq.n	80098a6 <TIM_OC3_SetConfig+0xae>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	4a18      	ldr	r2, [pc, #96]	@ (8009904 <TIM_OC3_SetConfig+0x10c>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d113      	bne.n	80098ce <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80098ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80098b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	695b      	ldr	r3, [r3, #20]
 80098ba:	011b      	lsls	r3, r3, #4
 80098bc:	693a      	ldr	r2, [r7, #16]
 80098be:	4313      	orrs	r3, r2
 80098c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	699b      	ldr	r3, [r3, #24]
 80098c6:	011b      	lsls	r3, r3, #4
 80098c8:	693a      	ldr	r2, [r7, #16]
 80098ca:	4313      	orrs	r3, r2
 80098cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	693a      	ldr	r2, [r7, #16]
 80098d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	68fa      	ldr	r2, [r7, #12]
 80098d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	685a      	ldr	r2, [r3, #4]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	697a      	ldr	r2, [r7, #20]
 80098e6:	621a      	str	r2, [r3, #32]
}
 80098e8:	bf00      	nop
 80098ea:	371c      	adds	r7, #28
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr
 80098f4:	40012c00 	.word	0x40012c00
 80098f8:	40013400 	.word	0x40013400
 80098fc:	40014000 	.word	0x40014000
 8009900:	40014400 	.word	0x40014400
 8009904:	40014800 	.word	0x40014800

08009908 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009908:	b480      	push	{r7}
 800990a:	b087      	sub	sp, #28
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6a1b      	ldr	r3, [r3, #32]
 8009916:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6a1b      	ldr	r3, [r3, #32]
 800991c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	69db      	ldr	r3, [r3, #28]
 800992e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009936:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800993a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009942:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	021b      	lsls	r3, r3, #8
 800994a:	68fa      	ldr	r2, [r7, #12]
 800994c:	4313      	orrs	r3, r2
 800994e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009956:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	031b      	lsls	r3, r3, #12
 800995e:	693a      	ldr	r2, [r7, #16]
 8009960:	4313      	orrs	r3, r2
 8009962:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	4a18      	ldr	r2, [pc, #96]	@ (80099c8 <TIM_OC4_SetConfig+0xc0>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d00f      	beq.n	800998c <TIM_OC4_SetConfig+0x84>
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	4a17      	ldr	r2, [pc, #92]	@ (80099cc <TIM_OC4_SetConfig+0xc4>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d00b      	beq.n	800998c <TIM_OC4_SetConfig+0x84>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	4a16      	ldr	r2, [pc, #88]	@ (80099d0 <TIM_OC4_SetConfig+0xc8>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d007      	beq.n	800998c <TIM_OC4_SetConfig+0x84>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	4a15      	ldr	r2, [pc, #84]	@ (80099d4 <TIM_OC4_SetConfig+0xcc>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d003      	beq.n	800998c <TIM_OC4_SetConfig+0x84>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	4a14      	ldr	r2, [pc, #80]	@ (80099d8 <TIM_OC4_SetConfig+0xd0>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d109      	bne.n	80099a0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009992:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	695b      	ldr	r3, [r3, #20]
 8009998:	019b      	lsls	r3, r3, #6
 800999a:	697a      	ldr	r2, [r7, #20]
 800999c:	4313      	orrs	r3, r2
 800999e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	697a      	ldr	r2, [r7, #20]
 80099a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	68fa      	ldr	r2, [r7, #12]
 80099aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	685a      	ldr	r2, [r3, #4]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	621a      	str	r2, [r3, #32]
}
 80099ba:	bf00      	nop
 80099bc:	371c      	adds	r7, #28
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr
 80099c6:	bf00      	nop
 80099c8:	40012c00 	.word	0x40012c00
 80099cc:	40013400 	.word	0x40013400
 80099d0:	40014000 	.word	0x40014000
 80099d4:	40014400 	.word	0x40014400
 80099d8:	40014800 	.word	0x40014800

080099dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099dc:	b480      	push	{r7}
 80099de:	b087      	sub	sp, #28
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6a1b      	ldr	r3, [r3, #32]
 80099ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6a1b      	ldr	r3, [r3, #32]
 80099f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	68fa      	ldr	r2, [r7, #12]
 8009a16:	4313      	orrs	r3, r2
 8009a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009a20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	689b      	ldr	r3, [r3, #8]
 8009a26:	041b      	lsls	r3, r3, #16
 8009a28:	693a      	ldr	r2, [r7, #16]
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	4a17      	ldr	r2, [pc, #92]	@ (8009a90 <TIM_OC5_SetConfig+0xb4>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d00f      	beq.n	8009a56 <TIM_OC5_SetConfig+0x7a>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	4a16      	ldr	r2, [pc, #88]	@ (8009a94 <TIM_OC5_SetConfig+0xb8>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d00b      	beq.n	8009a56 <TIM_OC5_SetConfig+0x7a>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	4a15      	ldr	r2, [pc, #84]	@ (8009a98 <TIM_OC5_SetConfig+0xbc>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d007      	beq.n	8009a56 <TIM_OC5_SetConfig+0x7a>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	4a14      	ldr	r2, [pc, #80]	@ (8009a9c <TIM_OC5_SetConfig+0xc0>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d003      	beq.n	8009a56 <TIM_OC5_SetConfig+0x7a>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	4a13      	ldr	r2, [pc, #76]	@ (8009aa0 <TIM_OC5_SetConfig+0xc4>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d109      	bne.n	8009a6a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a5c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	695b      	ldr	r3, [r3, #20]
 8009a62:	021b      	lsls	r3, r3, #8
 8009a64:	697a      	ldr	r2, [r7, #20]
 8009a66:	4313      	orrs	r3, r2
 8009a68:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	697a      	ldr	r2, [r7, #20]
 8009a6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	68fa      	ldr	r2, [r7, #12]
 8009a74:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	685a      	ldr	r2, [r3, #4]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	693a      	ldr	r2, [r7, #16]
 8009a82:	621a      	str	r2, [r3, #32]
}
 8009a84:	bf00      	nop
 8009a86:	371c      	adds	r7, #28
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr
 8009a90:	40012c00 	.word	0x40012c00
 8009a94:	40013400 	.word	0x40013400
 8009a98:	40014000 	.word	0x40014000
 8009a9c:	40014400 	.word	0x40014400
 8009aa0:	40014800 	.word	0x40014800

08009aa4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b087      	sub	sp, #28
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6a1b      	ldr	r3, [r3, #32]
 8009ab2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	6a1b      	ldr	r3, [r3, #32]
 8009ab8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ad2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	021b      	lsls	r3, r3, #8
 8009ade:	68fa      	ldr	r2, [r7, #12]
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009aea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	689b      	ldr	r3, [r3, #8]
 8009af0:	051b      	lsls	r3, r3, #20
 8009af2:	693a      	ldr	r2, [r7, #16]
 8009af4:	4313      	orrs	r3, r2
 8009af6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	4a18      	ldr	r2, [pc, #96]	@ (8009b5c <TIM_OC6_SetConfig+0xb8>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d00f      	beq.n	8009b20 <TIM_OC6_SetConfig+0x7c>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	4a17      	ldr	r2, [pc, #92]	@ (8009b60 <TIM_OC6_SetConfig+0xbc>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d00b      	beq.n	8009b20 <TIM_OC6_SetConfig+0x7c>
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	4a16      	ldr	r2, [pc, #88]	@ (8009b64 <TIM_OC6_SetConfig+0xc0>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d007      	beq.n	8009b20 <TIM_OC6_SetConfig+0x7c>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	4a15      	ldr	r2, [pc, #84]	@ (8009b68 <TIM_OC6_SetConfig+0xc4>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d003      	beq.n	8009b20 <TIM_OC6_SetConfig+0x7c>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	4a14      	ldr	r2, [pc, #80]	@ (8009b6c <TIM_OC6_SetConfig+0xc8>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d109      	bne.n	8009b34 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	695b      	ldr	r3, [r3, #20]
 8009b2c:	029b      	lsls	r3, r3, #10
 8009b2e:	697a      	ldr	r2, [r7, #20]
 8009b30:	4313      	orrs	r3, r2
 8009b32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	697a      	ldr	r2, [r7, #20]
 8009b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	68fa      	ldr	r2, [r7, #12]
 8009b3e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	685a      	ldr	r2, [r3, #4]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	693a      	ldr	r2, [r7, #16]
 8009b4c:	621a      	str	r2, [r3, #32]
}
 8009b4e:	bf00      	nop
 8009b50:	371c      	adds	r7, #28
 8009b52:	46bd      	mov	sp, r7
 8009b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop
 8009b5c:	40012c00 	.word	0x40012c00
 8009b60:	40013400 	.word	0x40013400
 8009b64:	40014000 	.word	0x40014000
 8009b68:	40014400 	.word	0x40014400
 8009b6c:	40014800 	.word	0x40014800

08009b70 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b086      	sub	sp, #24
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	689b      	ldr	r3, [r3, #8]
 8009b84:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b8c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	685b      	ldr	r3, [r3, #4]
 8009b92:	693a      	ldr	r2, [r7, #16]
 8009b94:	4313      	orrs	r3, r2
 8009b96:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b9e:	f023 0307 	bic.w	r3, r3, #7
 8009ba2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	693a      	ldr	r2, [r7, #16]
 8009baa:	4313      	orrs	r3, r2
 8009bac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	693a      	ldr	r2, [r7, #16]
 8009bb4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	685b      	ldr	r3, [r3, #4]
 8009bba:	2b70      	cmp	r3, #112	@ 0x70
 8009bbc:	d01a      	beq.n	8009bf4 <TIM_SlaveTimer_SetConfig+0x84>
 8009bbe:	2b70      	cmp	r3, #112	@ 0x70
 8009bc0:	d860      	bhi.n	8009c84 <TIM_SlaveTimer_SetConfig+0x114>
 8009bc2:	2b60      	cmp	r3, #96	@ 0x60
 8009bc4:	d054      	beq.n	8009c70 <TIM_SlaveTimer_SetConfig+0x100>
 8009bc6:	2b60      	cmp	r3, #96	@ 0x60
 8009bc8:	d85c      	bhi.n	8009c84 <TIM_SlaveTimer_SetConfig+0x114>
 8009bca:	2b50      	cmp	r3, #80	@ 0x50
 8009bcc:	d046      	beq.n	8009c5c <TIM_SlaveTimer_SetConfig+0xec>
 8009bce:	2b50      	cmp	r3, #80	@ 0x50
 8009bd0:	d858      	bhi.n	8009c84 <TIM_SlaveTimer_SetConfig+0x114>
 8009bd2:	2b40      	cmp	r3, #64	@ 0x40
 8009bd4:	d019      	beq.n	8009c0a <TIM_SlaveTimer_SetConfig+0x9a>
 8009bd6:	2b40      	cmp	r3, #64	@ 0x40
 8009bd8:	d854      	bhi.n	8009c84 <TIM_SlaveTimer_SetConfig+0x114>
 8009bda:	2b30      	cmp	r3, #48	@ 0x30
 8009bdc:	d055      	beq.n	8009c8a <TIM_SlaveTimer_SetConfig+0x11a>
 8009bde:	2b30      	cmp	r3, #48	@ 0x30
 8009be0:	d850      	bhi.n	8009c84 <TIM_SlaveTimer_SetConfig+0x114>
 8009be2:	2b20      	cmp	r3, #32
 8009be4:	d051      	beq.n	8009c8a <TIM_SlaveTimer_SetConfig+0x11a>
 8009be6:	2b20      	cmp	r3, #32
 8009be8:	d84c      	bhi.n	8009c84 <TIM_SlaveTimer_SetConfig+0x114>
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d04d      	beq.n	8009c8a <TIM_SlaveTimer_SetConfig+0x11a>
 8009bee:	2b10      	cmp	r3, #16
 8009bf0:	d04b      	beq.n	8009c8a <TIM_SlaveTimer_SetConfig+0x11a>
 8009bf2:	e047      	b.n	8009c84 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8009c04:	f000 f9e6 	bl	8009fd4 <TIM_ETR_SetConfig>
      break;
 8009c08:	e040      	b.n	8009c8c <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	2b05      	cmp	r3, #5
 8009c10:	d101      	bne.n	8009c16 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8009c12:	2301      	movs	r3, #1
 8009c14:	e03b      	b.n	8009c8e <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	6a1b      	ldr	r3, [r3, #32]
 8009c1c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	6a1a      	ldr	r2, [r3, #32]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f022 0201 	bic.w	r2, r2, #1
 8009c2c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	699b      	ldr	r3, [r3, #24]
 8009c34:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009c3c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	691b      	ldr	r3, [r3, #16]
 8009c42:	011b      	lsls	r3, r3, #4
 8009c44:	68ba      	ldr	r2, [r7, #8]
 8009c46:	4313      	orrs	r3, r2
 8009c48:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	68ba      	ldr	r2, [r7, #8]
 8009c50:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	68fa      	ldr	r2, [r7, #12]
 8009c58:	621a      	str	r2, [r3, #32]
      break;
 8009c5a:	e017      	b.n	8009c8c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c68:	461a      	mov	r2, r3
 8009c6a:	f000 f883 	bl	8009d74 <TIM_TI1_ConfigInputStage>
      break;
 8009c6e:	e00d      	b.n	8009c8c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	f000 f8e5 	bl	8009e4c <TIM_TI2_ConfigInputStage>
      break;
 8009c82:	e003      	b.n	8009c8c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009c84:	2301      	movs	r3, #1
 8009c86:	75fb      	strb	r3, [r7, #23]
      break;
 8009c88:	e000      	b.n	8009c8c <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8009c8a:	bf00      	nop
  }

  return status;
 8009c8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3718      	adds	r7, #24
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
	...

08009c98 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b087      	sub	sp, #28
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	60b9      	str	r1, [r7, #8]
 8009ca2:	607a      	str	r2, [r7, #4]
 8009ca4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	6a1b      	ldr	r3, [r3, #32]
 8009caa:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6a1b      	ldr	r3, [r3, #32]
 8009cb0:	f023 0201 	bic.w	r2, r3, #1
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	699b      	ldr	r3, [r3, #24]
 8009cbc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	4a26      	ldr	r2, [pc, #152]	@ (8009d5c <TIM_TI1_SetConfig+0xc4>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d017      	beq.n	8009cf6 <TIM_TI1_SetConfig+0x5e>
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ccc:	d013      	beq.n	8009cf6 <TIM_TI1_SetConfig+0x5e>
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	4a23      	ldr	r2, [pc, #140]	@ (8009d60 <TIM_TI1_SetConfig+0xc8>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d00f      	beq.n	8009cf6 <TIM_TI1_SetConfig+0x5e>
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	4a22      	ldr	r2, [pc, #136]	@ (8009d64 <TIM_TI1_SetConfig+0xcc>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d00b      	beq.n	8009cf6 <TIM_TI1_SetConfig+0x5e>
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	4a21      	ldr	r2, [pc, #132]	@ (8009d68 <TIM_TI1_SetConfig+0xd0>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d007      	beq.n	8009cf6 <TIM_TI1_SetConfig+0x5e>
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	4a20      	ldr	r2, [pc, #128]	@ (8009d6c <TIM_TI1_SetConfig+0xd4>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d003      	beq.n	8009cf6 <TIM_TI1_SetConfig+0x5e>
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	4a1f      	ldr	r2, [pc, #124]	@ (8009d70 <TIM_TI1_SetConfig+0xd8>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d101      	bne.n	8009cfa <TIM_TI1_SetConfig+0x62>
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	e000      	b.n	8009cfc <TIM_TI1_SetConfig+0x64>
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d008      	beq.n	8009d12 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009d00:	697b      	ldr	r3, [r7, #20]
 8009d02:	f023 0303 	bic.w	r3, r3, #3
 8009d06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009d08:	697a      	ldr	r2, [r7, #20]
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	617b      	str	r3, [r7, #20]
 8009d10:	e003      	b.n	8009d1a <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	f043 0301 	orr.w	r3, r3, #1
 8009d18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	011b      	lsls	r3, r3, #4
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	697a      	ldr	r2, [r7, #20]
 8009d2a:	4313      	orrs	r3, r2
 8009d2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	f023 030a 	bic.w	r3, r3, #10
 8009d34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009d36:	68bb      	ldr	r3, [r7, #8]
 8009d38:	f003 030a 	and.w	r3, r3, #10
 8009d3c:	693a      	ldr	r2, [r7, #16]
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	697a      	ldr	r2, [r7, #20]
 8009d46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	693a      	ldr	r2, [r7, #16]
 8009d4c:	621a      	str	r2, [r3, #32]
}
 8009d4e:	bf00      	nop
 8009d50:	371c      	adds	r7, #28
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr
 8009d5a:	bf00      	nop
 8009d5c:	40012c00 	.word	0x40012c00
 8009d60:	40000400 	.word	0x40000400
 8009d64:	40000800 	.word	0x40000800
 8009d68:	40000c00 	.word	0x40000c00
 8009d6c:	40013400 	.word	0x40013400
 8009d70:	40014000 	.word	0x40014000

08009d74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b087      	sub	sp, #28
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6a1b      	ldr	r3, [r3, #32]
 8009d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	6a1b      	ldr	r3, [r3, #32]
 8009d8a:	f023 0201 	bic.w	r2, r3, #1
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	699b      	ldr	r3, [r3, #24]
 8009d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	011b      	lsls	r3, r3, #4
 8009da4:	693a      	ldr	r2, [r7, #16]
 8009da6:	4313      	orrs	r3, r2
 8009da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	f023 030a 	bic.w	r3, r3, #10
 8009db0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009db2:	697a      	ldr	r2, [r7, #20]
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	4313      	orrs	r3, r2
 8009db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	693a      	ldr	r2, [r7, #16]
 8009dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	697a      	ldr	r2, [r7, #20]
 8009dc4:	621a      	str	r2, [r3, #32]
}
 8009dc6:	bf00      	nop
 8009dc8:	371c      	adds	r7, #28
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr

08009dd2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009dd2:	b480      	push	{r7}
 8009dd4:	b087      	sub	sp, #28
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	60f8      	str	r0, [r7, #12]
 8009dda:	60b9      	str	r1, [r7, #8]
 8009ddc:	607a      	str	r2, [r7, #4]
 8009dde:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	6a1b      	ldr	r3, [r3, #32]
 8009de4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6a1b      	ldr	r3, [r3, #32]
 8009dea:	f023 0210 	bic.w	r2, r3, #16
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	699b      	ldr	r3, [r3, #24]
 8009df6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009dfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	021b      	lsls	r3, r3, #8
 8009e04:	693a      	ldr	r2, [r7, #16]
 8009e06:	4313      	orrs	r3, r2
 8009e08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009e10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	031b      	lsls	r3, r3, #12
 8009e16:	b29b      	uxth	r3, r3
 8009e18:	693a      	ldr	r2, [r7, #16]
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009e24:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	011b      	lsls	r3, r3, #4
 8009e2a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009e2e:	697a      	ldr	r2, [r7, #20]
 8009e30:	4313      	orrs	r3, r2
 8009e32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	693a      	ldr	r2, [r7, #16]
 8009e38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	697a      	ldr	r2, [r7, #20]
 8009e3e:	621a      	str	r2, [r3, #32]
}
 8009e40:	bf00      	nop
 8009e42:	371c      	adds	r7, #28
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr

08009e4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e4c:	b480      	push	{r7}
 8009e4e:	b087      	sub	sp, #28
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	60f8      	str	r0, [r7, #12]
 8009e54:	60b9      	str	r1, [r7, #8]
 8009e56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	6a1b      	ldr	r3, [r3, #32]
 8009e5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6a1b      	ldr	r3, [r3, #32]
 8009e62:	f023 0210 	bic.w	r2, r3, #16
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	699b      	ldr	r3, [r3, #24]
 8009e6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009e76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	031b      	lsls	r3, r3, #12
 8009e7c:	693a      	ldr	r2, [r7, #16]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009e88:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	011b      	lsls	r3, r3, #4
 8009e8e:	697a      	ldr	r2, [r7, #20]
 8009e90:	4313      	orrs	r3, r2
 8009e92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	693a      	ldr	r2, [r7, #16]
 8009e98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	697a      	ldr	r2, [r7, #20]
 8009e9e:	621a      	str	r2, [r3, #32]
}
 8009ea0:	bf00      	nop
 8009ea2:	371c      	adds	r7, #28
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr

08009eac <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009eac:	b480      	push	{r7}
 8009eae:	b087      	sub	sp, #28
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	60b9      	str	r1, [r7, #8]
 8009eb6:	607a      	str	r2, [r7, #4]
 8009eb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6a1b      	ldr	r3, [r3, #32]
 8009ebe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	6a1b      	ldr	r3, [r3, #32]
 8009ec4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	69db      	ldr	r3, [r3, #28]
 8009ed0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009ed2:	693b      	ldr	r3, [r7, #16]
 8009ed4:	f023 0303 	bic.w	r3, r3, #3
 8009ed8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009eda:	693a      	ldr	r2, [r7, #16]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	4313      	orrs	r3, r2
 8009ee0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009ee8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	011b      	lsls	r3, r3, #4
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	693a      	ldr	r2, [r7, #16]
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8009efc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	021b      	lsls	r3, r3, #8
 8009f02:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8009f06:	697a      	ldr	r2, [r7, #20]
 8009f08:	4313      	orrs	r3, r2
 8009f0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	693a      	ldr	r2, [r7, #16]
 8009f10:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	697a      	ldr	r2, [r7, #20]
 8009f16:	621a      	str	r2, [r3, #32]
}
 8009f18:	bf00      	nop
 8009f1a:	371c      	adds	r7, #28
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr

08009f24 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b087      	sub	sp, #28
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	60f8      	str	r0, [r7, #12]
 8009f2c:	60b9      	str	r1, [r7, #8]
 8009f2e:	607a      	str	r2, [r7, #4]
 8009f30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	6a1b      	ldr	r3, [r3, #32]
 8009f3c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	69db      	ldr	r3, [r3, #28]
 8009f48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f50:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	021b      	lsls	r3, r3, #8
 8009f56:	693a      	ldr	r2, [r7, #16]
 8009f58:	4313      	orrs	r3, r2
 8009f5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009f62:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	031b      	lsls	r3, r3, #12
 8009f68:	b29b      	uxth	r3, r3
 8009f6a:	693a      	ldr	r2, [r7, #16]
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009f70:	697b      	ldr	r3, [r7, #20]
 8009f72:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8009f76:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	031b      	lsls	r3, r3, #12
 8009f7c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8009f80:	697a      	ldr	r2, [r7, #20]
 8009f82:	4313      	orrs	r3, r2
 8009f84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	693a      	ldr	r2, [r7, #16]
 8009f8a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	697a      	ldr	r2, [r7, #20]
 8009f90:	621a      	str	r2, [r3, #32]
}
 8009f92:	bf00      	nop
 8009f94:	371c      	adds	r7, #28
 8009f96:	46bd      	mov	sp, r7
 8009f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9c:	4770      	bx	lr

08009f9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009f9e:	b480      	push	{r7}
 8009fa0:	b085      	sub	sp, #20
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	6078      	str	r0, [r7, #4]
 8009fa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	f043 0307 	orr.w	r3, r3, #7
 8009fc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	68fa      	ldr	r2, [r7, #12]
 8009fc6:	609a      	str	r2, [r3, #8]
}
 8009fc8:	bf00      	nop
 8009fca:	3714      	adds	r7, #20
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd2:	4770      	bx	lr

08009fd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b087      	sub	sp, #28
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	60f8      	str	r0, [r7, #12]
 8009fdc:	60b9      	str	r1, [r7, #8]
 8009fde:	607a      	str	r2, [r7, #4]
 8009fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	689b      	ldr	r3, [r3, #8]
 8009fe6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009fe8:	697b      	ldr	r3, [r7, #20]
 8009fea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009fee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	021a      	lsls	r2, r3, #8
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	431a      	orrs	r2, r3
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	697a      	ldr	r2, [r7, #20]
 8009ffe:	4313      	orrs	r3, r2
 800a000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	697a      	ldr	r2, [r7, #20]
 800a006:	609a      	str	r2, [r3, #8]
}
 800a008:	bf00      	nop
 800a00a:	371c      	adds	r7, #28
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a014:	b480      	push	{r7}
 800a016:	b087      	sub	sp, #28
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	f003 031f 	and.w	r3, r3, #31
 800a026:	2201      	movs	r2, #1
 800a028:	fa02 f303 	lsl.w	r3, r2, r3
 800a02c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6a1a      	ldr	r2, [r3, #32]
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	43db      	mvns	r3, r3
 800a036:	401a      	ands	r2, r3
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6a1a      	ldr	r2, [r3, #32]
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	f003 031f 	and.w	r3, r3, #31
 800a046:	6879      	ldr	r1, [r7, #4]
 800a048:	fa01 f303 	lsl.w	r3, r1, r3
 800a04c:	431a      	orrs	r2, r3
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	621a      	str	r2, [r3, #32]
}
 800a052:	bf00      	nop
 800a054:	371c      	adds	r7, #28
 800a056:	46bd      	mov	sp, r7
 800a058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05c:	4770      	bx	lr
	...

0800a060 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a060:	b480      	push	{r7}
 800a062:	b085      	sub	sp, #20
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
 800a068:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a070:	2b01      	cmp	r3, #1
 800a072:	d101      	bne.n	800a078 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a074:	2302      	movs	r3, #2
 800a076:	e068      	b.n	800a14a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2201      	movs	r2, #1
 800a07c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2202      	movs	r2, #2
 800a084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	4a2e      	ldr	r2, [pc, #184]	@ (800a158 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a09e:	4293      	cmp	r3, r2
 800a0a0:	d004      	beq.n	800a0ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4a2d      	ldr	r2, [pc, #180]	@ (800a15c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d108      	bne.n	800a0be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a0b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	68fa      	ldr	r2, [r7, #12]
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	68fa      	ldr	r2, [r7, #12]
 800a0cc:	4313      	orrs	r3, r2
 800a0ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	68fa      	ldr	r2, [r7, #12]
 800a0d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a1e      	ldr	r2, [pc, #120]	@ (800a158 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d01d      	beq.n	800a11e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0ea:	d018      	beq.n	800a11e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a1b      	ldr	r2, [pc, #108]	@ (800a160 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d013      	beq.n	800a11e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a1a      	ldr	r2, [pc, #104]	@ (800a164 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d00e      	beq.n	800a11e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a18      	ldr	r2, [pc, #96]	@ (800a168 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d009      	beq.n	800a11e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a13      	ldr	r2, [pc, #76]	@ (800a15c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d004      	beq.n	800a11e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a14      	ldr	r2, [pc, #80]	@ (800a16c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d10c      	bne.n	800a138 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a124:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	689b      	ldr	r3, [r3, #8]
 800a12a:	68ba      	ldr	r2, [r7, #8]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	68ba      	ldr	r2, [r7, #8]
 800a136:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2201      	movs	r2, #1
 800a13c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a148:	2300      	movs	r3, #0
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3714      	adds	r7, #20
 800a14e:	46bd      	mov	sp, r7
 800a150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a154:	4770      	bx	lr
 800a156:	bf00      	nop
 800a158:	40012c00 	.word	0x40012c00
 800a15c:	40013400 	.word	0x40013400
 800a160:	40000400 	.word	0x40000400
 800a164:	40000800 	.word	0x40000800
 800a168:	40000c00 	.word	0x40000c00
 800a16c:	40014000 	.word	0x40014000

0800a170 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a170:	b480      	push	{r7}
 800a172:	b083      	sub	sp, #12
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a178:	bf00      	nop
 800a17a:	370c      	adds	r7, #12
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr

0800a184 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a184:	b480      	push	{r7}
 800a186:	b083      	sub	sp, #12
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a18c:	bf00      	nop
 800a18e:	370c      	adds	r7, #12
 800a190:	46bd      	mov	sp, r7
 800a192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a196:	4770      	bx	lr

0800a198 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a198:	b480      	push	{r7}
 800a19a:	b083      	sub	sp, #12
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a1a0:	bf00      	nop
 800a1a2:	370c      	adds	r7, #12
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr

0800a1ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b082      	sub	sp, #8
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d101      	bne.n	800a1be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	e042      	b.n	800a244 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d106      	bne.n	800a1d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f7f8 f971 	bl	80024b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2224      	movs	r2, #36	@ 0x24
 800a1da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	681a      	ldr	r2, [r3, #0]
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	f022 0201 	bic.w	r2, r2, #1
 800a1ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d002      	beq.n	800a1fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f000 fc7c 	bl	800aaf4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 f97d 	bl	800a4fc <UART_SetConfig>
 800a202:	4603      	mov	r3, r0
 800a204:	2b01      	cmp	r3, #1
 800a206:	d101      	bne.n	800a20c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a208:	2301      	movs	r3, #1
 800a20a:	e01b      	b.n	800a244 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	685a      	ldr	r2, [r3, #4]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a21a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	689a      	ldr	r2, [r3, #8]
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a22a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	681a      	ldr	r2, [r3, #0]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f042 0201 	orr.w	r2, r2, #1
 800a23a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f000 fcfb 	bl	800ac38 <UART_CheckIdleState>
 800a242:	4603      	mov	r3, r0
}
 800a244:	4618      	mov	r0, r3
 800a246:	3708      	adds	r7, #8
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd80      	pop	{r7, pc}

0800a24c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b08a      	sub	sp, #40	@ 0x28
 800a250:	af02      	add	r7, sp, #8
 800a252:	60f8      	str	r0, [r7, #12]
 800a254:	60b9      	str	r1, [r7, #8]
 800a256:	603b      	str	r3, [r7, #0]
 800a258:	4613      	mov	r3, r2
 800a25a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a262:	2b20      	cmp	r3, #32
 800a264:	d17b      	bne.n	800a35e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d002      	beq.n	800a272 <HAL_UART_Transmit+0x26>
 800a26c:	88fb      	ldrh	r3, [r7, #6]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d101      	bne.n	800a276 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	e074      	b.n	800a360 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2200      	movs	r2, #0
 800a27a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2221      	movs	r2, #33	@ 0x21
 800a282:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a286:	f7f8 ff61 	bl	800314c <HAL_GetTick>
 800a28a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	88fa      	ldrh	r2, [r7, #6]
 800a290:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	88fa      	ldrh	r2, [r7, #6]
 800a298:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	689b      	ldr	r3, [r3, #8]
 800a2a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2a4:	d108      	bne.n	800a2b8 <HAL_UART_Transmit+0x6c>
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	691b      	ldr	r3, [r3, #16]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d104      	bne.n	800a2b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	61bb      	str	r3, [r7, #24]
 800a2b6:	e003      	b.n	800a2c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a2c0:	e030      	b.n	800a324 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	9300      	str	r3, [sp, #0]
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	2180      	movs	r1, #128	@ 0x80
 800a2cc:	68f8      	ldr	r0, [r7, #12]
 800a2ce:	f000 fd5d 	bl	800ad8c <UART_WaitOnFlagUntilTimeout>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d005      	beq.n	800a2e4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	2220      	movs	r2, #32
 800a2dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a2e0:	2303      	movs	r3, #3
 800a2e2:	e03d      	b.n	800a360 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a2e4:	69fb      	ldr	r3, [r7, #28]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d10b      	bne.n	800a302 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a2ea:	69bb      	ldr	r3, [r7, #24]
 800a2ec:	881a      	ldrh	r2, [r3, #0]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2f6:	b292      	uxth	r2, r2
 800a2f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a2fa:	69bb      	ldr	r3, [r7, #24]
 800a2fc:	3302      	adds	r3, #2
 800a2fe:	61bb      	str	r3, [r7, #24]
 800a300:	e007      	b.n	800a312 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a302:	69fb      	ldr	r3, [r7, #28]
 800a304:	781a      	ldrb	r2, [r3, #0]
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	3301      	adds	r3, #1
 800a310:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a318:	b29b      	uxth	r3, r3
 800a31a:	3b01      	subs	r3, #1
 800a31c:	b29a      	uxth	r2, r3
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a32a:	b29b      	uxth	r3, r3
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d1c8      	bne.n	800a2c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	9300      	str	r3, [sp, #0]
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	2200      	movs	r2, #0
 800a338:	2140      	movs	r1, #64	@ 0x40
 800a33a:	68f8      	ldr	r0, [r7, #12]
 800a33c:	f000 fd26 	bl	800ad8c <UART_WaitOnFlagUntilTimeout>
 800a340:	4603      	mov	r3, r0
 800a342:	2b00      	cmp	r3, #0
 800a344:	d005      	beq.n	800a352 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2220      	movs	r2, #32
 800a34a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a34e:	2303      	movs	r3, #3
 800a350:	e006      	b.n	800a360 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2220      	movs	r2, #32
 800a356:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a35a:	2300      	movs	r3, #0
 800a35c:	e000      	b.n	800a360 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a35e:	2302      	movs	r3, #2
  }
}
 800a360:	4618      	mov	r0, r3
 800a362:	3720      	adds	r7, #32
 800a364:	46bd      	mov	sp, r7
 800a366:	bd80      	pop	{r7, pc}

0800a368 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b08a      	sub	sp, #40	@ 0x28
 800a36c:	af02      	add	r7, sp, #8
 800a36e:	60f8      	str	r0, [r7, #12]
 800a370:	60b9      	str	r1, [r7, #8]
 800a372:	603b      	str	r3, [r7, #0]
 800a374:	4613      	mov	r3, r2
 800a376:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a37e:	2b20      	cmp	r3, #32
 800a380:	f040 80b6 	bne.w	800a4f0 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d002      	beq.n	800a390 <HAL_UART_Receive+0x28>
 800a38a:	88fb      	ldrh	r3, [r7, #6]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d101      	bne.n	800a394 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800a390:	2301      	movs	r3, #1
 800a392:	e0ae      	b.n	800a4f2 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	2200      	movs	r2, #0
 800a398:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2222      	movs	r2, #34	@ 0x22
 800a3a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a3aa:	f7f8 fecf 	bl	800314c <HAL_GetTick>
 800a3ae:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	88fa      	ldrh	r2, [r7, #6]
 800a3b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	88fa      	ldrh	r2, [r7, #6]
 800a3bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	689b      	ldr	r3, [r3, #8]
 800a3c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3c8:	d10e      	bne.n	800a3e8 <HAL_UART_Receive+0x80>
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	691b      	ldr	r3, [r3, #16]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d105      	bne.n	800a3de <HAL_UART_Receive+0x76>
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a3d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3dc:	e02d      	b.n	800a43a <HAL_UART_Receive+0xd2>
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	22ff      	movs	r2, #255	@ 0xff
 800a3e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a3e6:	e028      	b.n	800a43a <HAL_UART_Receive+0xd2>
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d10d      	bne.n	800a40c <HAL_UART_Receive+0xa4>
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	691b      	ldr	r3, [r3, #16]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d104      	bne.n	800a402 <HAL_UART_Receive+0x9a>
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	22ff      	movs	r2, #255	@ 0xff
 800a3fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a400:	e01b      	b.n	800a43a <HAL_UART_Receive+0xd2>
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	227f      	movs	r2, #127	@ 0x7f
 800a406:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a40a:	e016      	b.n	800a43a <HAL_UART_Receive+0xd2>
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	689b      	ldr	r3, [r3, #8]
 800a410:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a414:	d10d      	bne.n	800a432 <HAL_UART_Receive+0xca>
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	691b      	ldr	r3, [r3, #16]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d104      	bne.n	800a428 <HAL_UART_Receive+0xc0>
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	227f      	movs	r2, #127	@ 0x7f
 800a422:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a426:	e008      	b.n	800a43a <HAL_UART_Receive+0xd2>
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	223f      	movs	r2, #63	@ 0x3f
 800a42c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a430:	e003      	b.n	800a43a <HAL_UART_Receive+0xd2>
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2200      	movs	r2, #0
 800a436:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a440:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	689b      	ldr	r3, [r3, #8]
 800a446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a44a:	d108      	bne.n	800a45e <HAL_UART_Receive+0xf6>
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	691b      	ldr	r3, [r3, #16]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d104      	bne.n	800a45e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800a454:	2300      	movs	r3, #0
 800a456:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	61bb      	str	r3, [r7, #24]
 800a45c:	e003      	b.n	800a466 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a462:	2300      	movs	r3, #0
 800a464:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800a466:	e037      	b.n	800a4d8 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	9300      	str	r3, [sp, #0]
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	2200      	movs	r2, #0
 800a470:	2120      	movs	r1, #32
 800a472:	68f8      	ldr	r0, [r7, #12]
 800a474:	f000 fc8a 	bl	800ad8c <UART_WaitOnFlagUntilTimeout>
 800a478:	4603      	mov	r3, r0
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d005      	beq.n	800a48a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	2220      	movs	r2, #32
 800a482:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800a486:	2303      	movs	r3, #3
 800a488:	e033      	b.n	800a4f2 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800a48a:	69fb      	ldr	r3, [r7, #28]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d10c      	bne.n	800a4aa <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a496:	b29a      	uxth	r2, r3
 800a498:	8a7b      	ldrh	r3, [r7, #18]
 800a49a:	4013      	ands	r3, r2
 800a49c:	b29a      	uxth	r2, r3
 800a49e:	69bb      	ldr	r3, [r7, #24]
 800a4a0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a4a2:	69bb      	ldr	r3, [r7, #24]
 800a4a4:	3302      	adds	r3, #2
 800a4a6:	61bb      	str	r3, [r7, #24]
 800a4a8:	e00d      	b.n	800a4c6 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800a4b0:	b29b      	uxth	r3, r3
 800a4b2:	b2da      	uxtb	r2, r3
 800a4b4:	8a7b      	ldrh	r3, [r7, #18]
 800a4b6:	b2db      	uxtb	r3, r3
 800a4b8:	4013      	ands	r3, r2
 800a4ba:	b2da      	uxtb	r2, r3
 800a4bc:	69fb      	ldr	r3, [r7, #28]
 800a4be:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800a4c0:	69fb      	ldr	r3, [r7, #28]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4cc:	b29b      	uxth	r3, r3
 800a4ce:	3b01      	subs	r3, #1
 800a4d0:	b29a      	uxth	r2, r3
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4de:	b29b      	uxth	r3, r3
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d1c1      	bne.n	800a468 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2220      	movs	r2, #32
 800a4e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	e000      	b.n	800a4f2 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800a4f0:	2302      	movs	r3, #2
  }
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3720      	adds	r7, #32
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}
	...

0800a4fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a4fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a500:	b08c      	sub	sp, #48	@ 0x30
 800a502:	af00      	add	r7, sp, #0
 800a504:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a506:	2300      	movs	r3, #0
 800a508:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	689a      	ldr	r2, [r3, #8]
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	691b      	ldr	r3, [r3, #16]
 800a514:	431a      	orrs	r2, r3
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	695b      	ldr	r3, [r3, #20]
 800a51a:	431a      	orrs	r2, r3
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	69db      	ldr	r3, [r3, #28]
 800a520:	4313      	orrs	r3, r2
 800a522:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	681a      	ldr	r2, [r3, #0]
 800a52a:	4baa      	ldr	r3, [pc, #680]	@ (800a7d4 <UART_SetConfig+0x2d8>)
 800a52c:	4013      	ands	r3, r2
 800a52e:	697a      	ldr	r2, [r7, #20]
 800a530:	6812      	ldr	r2, [r2, #0]
 800a532:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a534:	430b      	orrs	r3, r1
 800a536:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	68da      	ldr	r2, [r3, #12]
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	430a      	orrs	r2, r1
 800a54c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	699b      	ldr	r3, [r3, #24]
 800a552:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	4a9f      	ldr	r2, [pc, #636]	@ (800a7d8 <UART_SetConfig+0x2dc>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d004      	beq.n	800a568 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	6a1b      	ldr	r3, [r3, #32]
 800a562:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a564:	4313      	orrs	r3, r2
 800a566:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a572:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a576:	697a      	ldr	r2, [r7, #20]
 800a578:	6812      	ldr	r2, [r2, #0]
 800a57a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a57c:	430b      	orrs	r3, r1
 800a57e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a586:	f023 010f 	bic.w	r1, r3, #15
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	430a      	orrs	r2, r1
 800a594:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	4a90      	ldr	r2, [pc, #576]	@ (800a7dc <UART_SetConfig+0x2e0>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d125      	bne.n	800a5ec <UART_SetConfig+0xf0>
 800a5a0:	4b8f      	ldr	r3, [pc, #572]	@ (800a7e0 <UART_SetConfig+0x2e4>)
 800a5a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5a6:	f003 0303 	and.w	r3, r3, #3
 800a5aa:	2b03      	cmp	r3, #3
 800a5ac:	d81a      	bhi.n	800a5e4 <UART_SetConfig+0xe8>
 800a5ae:	a201      	add	r2, pc, #4	@ (adr r2, 800a5b4 <UART_SetConfig+0xb8>)
 800a5b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5b4:	0800a5c5 	.word	0x0800a5c5
 800a5b8:	0800a5d5 	.word	0x0800a5d5
 800a5bc:	0800a5cd 	.word	0x0800a5cd
 800a5c0:	0800a5dd 	.word	0x0800a5dd
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5ca:	e116      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a5cc:	2302      	movs	r3, #2
 800a5ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5d2:	e112      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a5d4:	2304      	movs	r3, #4
 800a5d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5da:	e10e      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a5dc:	2308      	movs	r3, #8
 800a5de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5e2:	e10a      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a5e4:	2310      	movs	r3, #16
 800a5e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5ea:	e106      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a7c      	ldr	r2, [pc, #496]	@ (800a7e4 <UART_SetConfig+0x2e8>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d138      	bne.n	800a668 <UART_SetConfig+0x16c>
 800a5f6:	4b7a      	ldr	r3, [pc, #488]	@ (800a7e0 <UART_SetConfig+0x2e4>)
 800a5f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5fc:	f003 030c 	and.w	r3, r3, #12
 800a600:	2b0c      	cmp	r3, #12
 800a602:	d82d      	bhi.n	800a660 <UART_SetConfig+0x164>
 800a604:	a201      	add	r2, pc, #4	@ (adr r2, 800a60c <UART_SetConfig+0x110>)
 800a606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a60a:	bf00      	nop
 800a60c:	0800a641 	.word	0x0800a641
 800a610:	0800a661 	.word	0x0800a661
 800a614:	0800a661 	.word	0x0800a661
 800a618:	0800a661 	.word	0x0800a661
 800a61c:	0800a651 	.word	0x0800a651
 800a620:	0800a661 	.word	0x0800a661
 800a624:	0800a661 	.word	0x0800a661
 800a628:	0800a661 	.word	0x0800a661
 800a62c:	0800a649 	.word	0x0800a649
 800a630:	0800a661 	.word	0x0800a661
 800a634:	0800a661 	.word	0x0800a661
 800a638:	0800a661 	.word	0x0800a661
 800a63c:	0800a659 	.word	0x0800a659
 800a640:	2300      	movs	r3, #0
 800a642:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a646:	e0d8      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a648:	2302      	movs	r3, #2
 800a64a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a64e:	e0d4      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a650:	2304      	movs	r3, #4
 800a652:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a656:	e0d0      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a658:	2308      	movs	r3, #8
 800a65a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a65e:	e0cc      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a660:	2310      	movs	r3, #16
 800a662:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a666:	e0c8      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a668:	697b      	ldr	r3, [r7, #20]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4a5e      	ldr	r2, [pc, #376]	@ (800a7e8 <UART_SetConfig+0x2ec>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d125      	bne.n	800a6be <UART_SetConfig+0x1c2>
 800a672:	4b5b      	ldr	r3, [pc, #364]	@ (800a7e0 <UART_SetConfig+0x2e4>)
 800a674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a678:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a67c:	2b30      	cmp	r3, #48	@ 0x30
 800a67e:	d016      	beq.n	800a6ae <UART_SetConfig+0x1b2>
 800a680:	2b30      	cmp	r3, #48	@ 0x30
 800a682:	d818      	bhi.n	800a6b6 <UART_SetConfig+0x1ba>
 800a684:	2b20      	cmp	r3, #32
 800a686:	d00a      	beq.n	800a69e <UART_SetConfig+0x1a2>
 800a688:	2b20      	cmp	r3, #32
 800a68a:	d814      	bhi.n	800a6b6 <UART_SetConfig+0x1ba>
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d002      	beq.n	800a696 <UART_SetConfig+0x19a>
 800a690:	2b10      	cmp	r3, #16
 800a692:	d008      	beq.n	800a6a6 <UART_SetConfig+0x1aa>
 800a694:	e00f      	b.n	800a6b6 <UART_SetConfig+0x1ba>
 800a696:	2300      	movs	r3, #0
 800a698:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a69c:	e0ad      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a69e:	2302      	movs	r3, #2
 800a6a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6a4:	e0a9      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a6a6:	2304      	movs	r3, #4
 800a6a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6ac:	e0a5      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a6ae:	2308      	movs	r3, #8
 800a6b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6b4:	e0a1      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a6b6:	2310      	movs	r3, #16
 800a6b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6bc:	e09d      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a4a      	ldr	r2, [pc, #296]	@ (800a7ec <UART_SetConfig+0x2f0>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d125      	bne.n	800a714 <UART_SetConfig+0x218>
 800a6c8:	4b45      	ldr	r3, [pc, #276]	@ (800a7e0 <UART_SetConfig+0x2e4>)
 800a6ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a6d2:	2bc0      	cmp	r3, #192	@ 0xc0
 800a6d4:	d016      	beq.n	800a704 <UART_SetConfig+0x208>
 800a6d6:	2bc0      	cmp	r3, #192	@ 0xc0
 800a6d8:	d818      	bhi.n	800a70c <UART_SetConfig+0x210>
 800a6da:	2b80      	cmp	r3, #128	@ 0x80
 800a6dc:	d00a      	beq.n	800a6f4 <UART_SetConfig+0x1f8>
 800a6de:	2b80      	cmp	r3, #128	@ 0x80
 800a6e0:	d814      	bhi.n	800a70c <UART_SetConfig+0x210>
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d002      	beq.n	800a6ec <UART_SetConfig+0x1f0>
 800a6e6:	2b40      	cmp	r3, #64	@ 0x40
 800a6e8:	d008      	beq.n	800a6fc <UART_SetConfig+0x200>
 800a6ea:	e00f      	b.n	800a70c <UART_SetConfig+0x210>
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6f2:	e082      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a6f4:	2302      	movs	r3, #2
 800a6f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6fa:	e07e      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a6fc:	2304      	movs	r3, #4
 800a6fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a702:	e07a      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a704:	2308      	movs	r3, #8
 800a706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a70a:	e076      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a70c:	2310      	movs	r3, #16
 800a70e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a712:	e072      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a714:	697b      	ldr	r3, [r7, #20]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a35      	ldr	r2, [pc, #212]	@ (800a7f0 <UART_SetConfig+0x2f4>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d12a      	bne.n	800a774 <UART_SetConfig+0x278>
 800a71e:	4b30      	ldr	r3, [pc, #192]	@ (800a7e0 <UART_SetConfig+0x2e4>)
 800a720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a724:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a728:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a72c:	d01a      	beq.n	800a764 <UART_SetConfig+0x268>
 800a72e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a732:	d81b      	bhi.n	800a76c <UART_SetConfig+0x270>
 800a734:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a738:	d00c      	beq.n	800a754 <UART_SetConfig+0x258>
 800a73a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a73e:	d815      	bhi.n	800a76c <UART_SetConfig+0x270>
 800a740:	2b00      	cmp	r3, #0
 800a742:	d003      	beq.n	800a74c <UART_SetConfig+0x250>
 800a744:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a748:	d008      	beq.n	800a75c <UART_SetConfig+0x260>
 800a74a:	e00f      	b.n	800a76c <UART_SetConfig+0x270>
 800a74c:	2300      	movs	r3, #0
 800a74e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a752:	e052      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a754:	2302      	movs	r3, #2
 800a756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a75a:	e04e      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a75c:	2304      	movs	r3, #4
 800a75e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a762:	e04a      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a764:	2308      	movs	r3, #8
 800a766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a76a:	e046      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a76c:	2310      	movs	r3, #16
 800a76e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a772:	e042      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	4a17      	ldr	r2, [pc, #92]	@ (800a7d8 <UART_SetConfig+0x2dc>)
 800a77a:	4293      	cmp	r3, r2
 800a77c:	d13a      	bne.n	800a7f4 <UART_SetConfig+0x2f8>
 800a77e:	4b18      	ldr	r3, [pc, #96]	@ (800a7e0 <UART_SetConfig+0x2e4>)
 800a780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a784:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a788:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a78c:	d01a      	beq.n	800a7c4 <UART_SetConfig+0x2c8>
 800a78e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a792:	d81b      	bhi.n	800a7cc <UART_SetConfig+0x2d0>
 800a794:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a798:	d00c      	beq.n	800a7b4 <UART_SetConfig+0x2b8>
 800a79a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a79e:	d815      	bhi.n	800a7cc <UART_SetConfig+0x2d0>
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d003      	beq.n	800a7ac <UART_SetConfig+0x2b0>
 800a7a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7a8:	d008      	beq.n	800a7bc <UART_SetConfig+0x2c0>
 800a7aa:	e00f      	b.n	800a7cc <UART_SetConfig+0x2d0>
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7b2:	e022      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a7b4:	2302      	movs	r3, #2
 800a7b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ba:	e01e      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a7bc:	2304      	movs	r3, #4
 800a7be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7c2:	e01a      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a7c4:	2308      	movs	r3, #8
 800a7c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ca:	e016      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a7cc:	2310      	movs	r3, #16
 800a7ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7d2:	e012      	b.n	800a7fa <UART_SetConfig+0x2fe>
 800a7d4:	cfff69f3 	.word	0xcfff69f3
 800a7d8:	40008000 	.word	0x40008000
 800a7dc:	40013800 	.word	0x40013800
 800a7e0:	40021000 	.word	0x40021000
 800a7e4:	40004400 	.word	0x40004400
 800a7e8:	40004800 	.word	0x40004800
 800a7ec:	40004c00 	.word	0x40004c00
 800a7f0:	40005000 	.word	0x40005000
 800a7f4:	2310      	movs	r3, #16
 800a7f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	4aae      	ldr	r2, [pc, #696]	@ (800aab8 <UART_SetConfig+0x5bc>)
 800a800:	4293      	cmp	r3, r2
 800a802:	f040 8097 	bne.w	800a934 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a806:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a80a:	2b08      	cmp	r3, #8
 800a80c:	d823      	bhi.n	800a856 <UART_SetConfig+0x35a>
 800a80e:	a201      	add	r2, pc, #4	@ (adr r2, 800a814 <UART_SetConfig+0x318>)
 800a810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a814:	0800a839 	.word	0x0800a839
 800a818:	0800a857 	.word	0x0800a857
 800a81c:	0800a841 	.word	0x0800a841
 800a820:	0800a857 	.word	0x0800a857
 800a824:	0800a847 	.word	0x0800a847
 800a828:	0800a857 	.word	0x0800a857
 800a82c:	0800a857 	.word	0x0800a857
 800a830:	0800a857 	.word	0x0800a857
 800a834:	0800a84f 	.word	0x0800a84f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a838:	f7fc f832 	bl	80068a0 <HAL_RCC_GetPCLK1Freq>
 800a83c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a83e:	e010      	b.n	800a862 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a840:	4b9e      	ldr	r3, [pc, #632]	@ (800aabc <UART_SetConfig+0x5c0>)
 800a842:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a844:	e00d      	b.n	800a862 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a846:	f7fb ff93 	bl	8006770 <HAL_RCC_GetSysClockFreq>
 800a84a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a84c:	e009      	b.n	800a862 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a84e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a852:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a854:	e005      	b.n	800a862 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a856:	2300      	movs	r3, #0
 800a858:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a85a:	2301      	movs	r3, #1
 800a85c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a860:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a864:	2b00      	cmp	r3, #0
 800a866:	f000 8130 	beq.w	800aaca <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a86e:	4a94      	ldr	r2, [pc, #592]	@ (800aac0 <UART_SetConfig+0x5c4>)
 800a870:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a874:	461a      	mov	r2, r3
 800a876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a878:	fbb3 f3f2 	udiv	r3, r3, r2
 800a87c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	685a      	ldr	r2, [r3, #4]
 800a882:	4613      	mov	r3, r2
 800a884:	005b      	lsls	r3, r3, #1
 800a886:	4413      	add	r3, r2
 800a888:	69ba      	ldr	r2, [r7, #24]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d305      	bcc.n	800a89a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	685b      	ldr	r3, [r3, #4]
 800a892:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a894:	69ba      	ldr	r2, [r7, #24]
 800a896:	429a      	cmp	r2, r3
 800a898:	d903      	bls.n	800a8a2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a89a:	2301      	movs	r3, #1
 800a89c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a8a0:	e113      	b.n	800aaca <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	60bb      	str	r3, [r7, #8]
 800a8a8:	60fa      	str	r2, [r7, #12]
 800a8aa:	697b      	ldr	r3, [r7, #20]
 800a8ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ae:	4a84      	ldr	r2, [pc, #528]	@ (800aac0 <UART_SetConfig+0x5c4>)
 800a8b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8b4:	b29b      	uxth	r3, r3
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	603b      	str	r3, [r7, #0]
 800a8ba:	607a      	str	r2, [r7, #4]
 800a8bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a8c4:	f7f5 fd04 	bl	80002d0 <__aeabi_uldivmod>
 800a8c8:	4602      	mov	r2, r0
 800a8ca:	460b      	mov	r3, r1
 800a8cc:	4610      	mov	r0, r2
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	f04f 0200 	mov.w	r2, #0
 800a8d4:	f04f 0300 	mov.w	r3, #0
 800a8d8:	020b      	lsls	r3, r1, #8
 800a8da:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a8de:	0202      	lsls	r2, r0, #8
 800a8e0:	6979      	ldr	r1, [r7, #20]
 800a8e2:	6849      	ldr	r1, [r1, #4]
 800a8e4:	0849      	lsrs	r1, r1, #1
 800a8e6:	2000      	movs	r0, #0
 800a8e8:	460c      	mov	r4, r1
 800a8ea:	4605      	mov	r5, r0
 800a8ec:	eb12 0804 	adds.w	r8, r2, r4
 800a8f0:	eb43 0905 	adc.w	r9, r3, r5
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	685b      	ldr	r3, [r3, #4]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	469a      	mov	sl, r3
 800a8fc:	4693      	mov	fp, r2
 800a8fe:	4652      	mov	r2, sl
 800a900:	465b      	mov	r3, fp
 800a902:	4640      	mov	r0, r8
 800a904:	4649      	mov	r1, r9
 800a906:	f7f5 fce3 	bl	80002d0 <__aeabi_uldivmod>
 800a90a:	4602      	mov	r2, r0
 800a90c:	460b      	mov	r3, r1
 800a90e:	4613      	mov	r3, r2
 800a910:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a912:	6a3b      	ldr	r3, [r7, #32]
 800a914:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a918:	d308      	bcc.n	800a92c <UART_SetConfig+0x430>
 800a91a:	6a3b      	ldr	r3, [r7, #32]
 800a91c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a920:	d204      	bcs.n	800a92c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	6a3a      	ldr	r2, [r7, #32]
 800a928:	60da      	str	r2, [r3, #12]
 800a92a:	e0ce      	b.n	800aaca <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a92c:	2301      	movs	r3, #1
 800a92e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a932:	e0ca      	b.n	800aaca <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	69db      	ldr	r3, [r3, #28]
 800a938:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a93c:	d166      	bne.n	800aa0c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a93e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a942:	2b08      	cmp	r3, #8
 800a944:	d827      	bhi.n	800a996 <UART_SetConfig+0x49a>
 800a946:	a201      	add	r2, pc, #4	@ (adr r2, 800a94c <UART_SetConfig+0x450>)
 800a948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a94c:	0800a971 	.word	0x0800a971
 800a950:	0800a979 	.word	0x0800a979
 800a954:	0800a981 	.word	0x0800a981
 800a958:	0800a997 	.word	0x0800a997
 800a95c:	0800a987 	.word	0x0800a987
 800a960:	0800a997 	.word	0x0800a997
 800a964:	0800a997 	.word	0x0800a997
 800a968:	0800a997 	.word	0x0800a997
 800a96c:	0800a98f 	.word	0x0800a98f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a970:	f7fb ff96 	bl	80068a0 <HAL_RCC_GetPCLK1Freq>
 800a974:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a976:	e014      	b.n	800a9a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a978:	f7fb ffa8 	bl	80068cc <HAL_RCC_GetPCLK2Freq>
 800a97c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a97e:	e010      	b.n	800a9a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a980:	4b4e      	ldr	r3, [pc, #312]	@ (800aabc <UART_SetConfig+0x5c0>)
 800a982:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a984:	e00d      	b.n	800a9a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a986:	f7fb fef3 	bl	8006770 <HAL_RCC_GetSysClockFreq>
 800a98a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a98c:	e009      	b.n	800a9a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a98e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a992:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a994:	e005      	b.n	800a9a2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a996:	2300      	movs	r3, #0
 800a998:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a99a:	2301      	movs	r3, #1
 800a99c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a9a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	f000 8090 	beq.w	800aaca <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ae:	4a44      	ldr	r2, [pc, #272]	@ (800aac0 <UART_SetConfig+0x5c4>)
 800a9b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9b8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a9bc:	005a      	lsls	r2, r3, #1
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	685b      	ldr	r3, [r3, #4]
 800a9c2:	085b      	lsrs	r3, r3, #1
 800a9c4:	441a      	add	r2, r3
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	685b      	ldr	r3, [r3, #4]
 800a9ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9ce:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a9d0:	6a3b      	ldr	r3, [r7, #32]
 800a9d2:	2b0f      	cmp	r3, #15
 800a9d4:	d916      	bls.n	800aa04 <UART_SetConfig+0x508>
 800a9d6:	6a3b      	ldr	r3, [r7, #32]
 800a9d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9dc:	d212      	bcs.n	800aa04 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a9de:	6a3b      	ldr	r3, [r7, #32]
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	f023 030f 	bic.w	r3, r3, #15
 800a9e6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a9e8:	6a3b      	ldr	r3, [r7, #32]
 800a9ea:	085b      	lsrs	r3, r3, #1
 800a9ec:	b29b      	uxth	r3, r3
 800a9ee:	f003 0307 	and.w	r3, r3, #7
 800a9f2:	b29a      	uxth	r2, r3
 800a9f4:	8bfb      	ldrh	r3, [r7, #30]
 800a9f6:	4313      	orrs	r3, r2
 800a9f8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a9fa:	697b      	ldr	r3, [r7, #20]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	8bfa      	ldrh	r2, [r7, #30]
 800aa00:	60da      	str	r2, [r3, #12]
 800aa02:	e062      	b.n	800aaca <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800aa04:	2301      	movs	r3, #1
 800aa06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aa0a:	e05e      	b.n	800aaca <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aa0c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aa10:	2b08      	cmp	r3, #8
 800aa12:	d828      	bhi.n	800aa66 <UART_SetConfig+0x56a>
 800aa14:	a201      	add	r2, pc, #4	@ (adr r2, 800aa1c <UART_SetConfig+0x520>)
 800aa16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa1a:	bf00      	nop
 800aa1c:	0800aa41 	.word	0x0800aa41
 800aa20:	0800aa49 	.word	0x0800aa49
 800aa24:	0800aa51 	.word	0x0800aa51
 800aa28:	0800aa67 	.word	0x0800aa67
 800aa2c:	0800aa57 	.word	0x0800aa57
 800aa30:	0800aa67 	.word	0x0800aa67
 800aa34:	0800aa67 	.word	0x0800aa67
 800aa38:	0800aa67 	.word	0x0800aa67
 800aa3c:	0800aa5f 	.word	0x0800aa5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa40:	f7fb ff2e 	bl	80068a0 <HAL_RCC_GetPCLK1Freq>
 800aa44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa46:	e014      	b.n	800aa72 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa48:	f7fb ff40 	bl	80068cc <HAL_RCC_GetPCLK2Freq>
 800aa4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa4e:	e010      	b.n	800aa72 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa50:	4b1a      	ldr	r3, [pc, #104]	@ (800aabc <UART_SetConfig+0x5c0>)
 800aa52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa54:	e00d      	b.n	800aa72 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa56:	f7fb fe8b 	bl	8006770 <HAL_RCC_GetSysClockFreq>
 800aa5a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa5c:	e009      	b.n	800aa72 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa64:	e005      	b.n	800aa72 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800aa66:	2300      	movs	r3, #0
 800aa68:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aa70:	bf00      	nop
    }

    if (pclk != 0U)
 800aa72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d028      	beq.n	800aaca <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa7c:	4a10      	ldr	r2, [pc, #64]	@ (800aac0 <UART_SetConfig+0x5c4>)
 800aa7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa82:	461a      	mov	r2, r3
 800aa84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa86:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	685b      	ldr	r3, [r3, #4]
 800aa8e:	085b      	lsrs	r3, r3, #1
 800aa90:	441a      	add	r2, r3
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	685b      	ldr	r3, [r3, #4]
 800aa96:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa9a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa9c:	6a3b      	ldr	r3, [r7, #32]
 800aa9e:	2b0f      	cmp	r3, #15
 800aaa0:	d910      	bls.n	800aac4 <UART_SetConfig+0x5c8>
 800aaa2:	6a3b      	ldr	r3, [r7, #32]
 800aaa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aaa8:	d20c      	bcs.n	800aac4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aaaa:	6a3b      	ldr	r3, [r7, #32]
 800aaac:	b29a      	uxth	r2, r3
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	60da      	str	r2, [r3, #12]
 800aab4:	e009      	b.n	800aaca <UART_SetConfig+0x5ce>
 800aab6:	bf00      	nop
 800aab8:	40008000 	.word	0x40008000
 800aabc:	00f42400 	.word	0x00f42400
 800aac0:	0800c724 	.word	0x0800c724
      }
      else
      {
        ret = HAL_ERROR;
 800aac4:	2301      	movs	r3, #1
 800aac6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	2201      	movs	r2, #1
 800aace:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	2201      	movs	r2, #1
 800aad6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	2200      	movs	r2, #0
 800aade:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aae0:	697b      	ldr	r3, [r7, #20]
 800aae2:	2200      	movs	r2, #0
 800aae4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aae6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3730      	adds	r7, #48	@ 0x30
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800aaf4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b083      	sub	sp, #12
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab00:	f003 0308 	and.w	r3, r3, #8
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d00a      	beq.n	800ab1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	430a      	orrs	r2, r1
 800ab1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab22:	f003 0301 	and.w	r3, r3, #1
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d00a      	beq.n	800ab40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	685b      	ldr	r3, [r3, #4]
 800ab30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	430a      	orrs	r2, r1
 800ab3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab44:	f003 0302 	and.w	r3, r3, #2
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d00a      	beq.n	800ab62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	685b      	ldr	r3, [r3, #4]
 800ab52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	430a      	orrs	r2, r1
 800ab60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab66:	f003 0304 	and.w	r3, r3, #4
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d00a      	beq.n	800ab84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	685b      	ldr	r3, [r3, #4]
 800ab74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	430a      	orrs	r2, r1
 800ab82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab88:	f003 0310 	and.w	r3, r3, #16
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d00a      	beq.n	800aba6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	430a      	orrs	r2, r1
 800aba4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abaa:	f003 0320 	and.w	r3, r3, #32
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d00a      	beq.n	800abc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	689b      	ldr	r3, [r3, #8]
 800abb8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	430a      	orrs	r2, r1
 800abc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d01a      	beq.n	800ac0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	685b      	ldr	r3, [r3, #4]
 800abda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	430a      	orrs	r2, r1
 800abe8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abf2:	d10a      	bne.n	800ac0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	685b      	ldr	r3, [r3, #4]
 800abfa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	430a      	orrs	r2, r1
 800ac08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d00a      	beq.n	800ac2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	685b      	ldr	r3, [r3, #4]
 800ac1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	430a      	orrs	r2, r1
 800ac2a:	605a      	str	r2, [r3, #4]
  }
}
 800ac2c:	bf00      	nop
 800ac2e:	370c      	adds	r7, #12
 800ac30:	46bd      	mov	sp, r7
 800ac32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac36:	4770      	bx	lr

0800ac38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b098      	sub	sp, #96	@ 0x60
 800ac3c:	af02      	add	r7, sp, #8
 800ac3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2200      	movs	r2, #0
 800ac44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac48:	f7f8 fa80 	bl	800314c <HAL_GetTick>
 800ac4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f003 0308 	and.w	r3, r3, #8
 800ac58:	2b08      	cmp	r3, #8
 800ac5a:	d12f      	bne.n	800acbc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ac60:	9300      	str	r3, [sp, #0]
 800ac62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac64:	2200      	movs	r2, #0
 800ac66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 f88e 	bl	800ad8c <UART_WaitOnFlagUntilTimeout>
 800ac70:	4603      	mov	r3, r0
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d022      	beq.n	800acbc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac7e:	e853 3f00 	ldrex	r3, [r3]
 800ac82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac8a:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	461a      	mov	r2, r3
 800ac92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac94:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac96:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ac9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac9c:	e841 2300 	strex	r3, r2, [r1]
 800aca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d1e6      	bne.n	800ac76 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2220      	movs	r2, #32
 800acac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2200      	movs	r2, #0
 800acb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800acb8:	2303      	movs	r3, #3
 800acba:	e063      	b.n	800ad84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f003 0304 	and.w	r3, r3, #4
 800acc6:	2b04      	cmp	r3, #4
 800acc8:	d149      	bne.n	800ad5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800acca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800acce:	9300      	str	r3, [sp, #0]
 800acd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800acd2:	2200      	movs	r2, #0
 800acd4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800acd8:	6878      	ldr	r0, [r7, #4]
 800acda:	f000 f857 	bl	800ad8c <UART_WaitOnFlagUntilTimeout>
 800acde:	4603      	mov	r3, r0
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d03c      	beq.n	800ad5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acec:	e853 3f00 	ldrex	r3, [r3]
 800acf0:	623b      	str	r3, [r7, #32]
   return(result);
 800acf2:	6a3b      	ldr	r3, [r7, #32]
 800acf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800acf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	461a      	mov	r2, r3
 800ad00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad02:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad0a:	e841 2300 	strex	r3, r2, [r1]
 800ad0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d1e6      	bne.n	800ace4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	3308      	adds	r3, #8
 800ad1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	e853 3f00 	ldrex	r3, [r3]
 800ad24:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	f023 0301 	bic.w	r3, r3, #1
 800ad2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	3308      	adds	r3, #8
 800ad34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad36:	61fa      	str	r2, [r7, #28]
 800ad38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad3a:	69b9      	ldr	r1, [r7, #24]
 800ad3c:	69fa      	ldr	r2, [r7, #28]
 800ad3e:	e841 2300 	strex	r3, r2, [r1]
 800ad42:	617b      	str	r3, [r7, #20]
   return(result);
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d1e5      	bne.n	800ad16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2220      	movs	r2, #32
 800ad4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	2200      	movs	r2, #0
 800ad56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad5a:	2303      	movs	r3, #3
 800ad5c:	e012      	b.n	800ad84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2220      	movs	r2, #32
 800ad62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2220      	movs	r2, #32
 800ad6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2200      	movs	r2, #0
 800ad72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2200      	movs	r2, #0
 800ad78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad82:	2300      	movs	r3, #0
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3758      	adds	r7, #88	@ 0x58
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	60f8      	str	r0, [r7, #12]
 800ad94:	60b9      	str	r1, [r7, #8]
 800ad96:	603b      	str	r3, [r7, #0]
 800ad98:	4613      	mov	r3, r2
 800ad9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad9c:	e04f      	b.n	800ae3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad9e:	69bb      	ldr	r3, [r7, #24]
 800ada0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ada4:	d04b      	beq.n	800ae3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ada6:	f7f8 f9d1 	bl	800314c <HAL_GetTick>
 800adaa:	4602      	mov	r2, r0
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	1ad3      	subs	r3, r2, r3
 800adb0:	69ba      	ldr	r2, [r7, #24]
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d302      	bcc.n	800adbc <UART_WaitOnFlagUntilTimeout+0x30>
 800adb6:	69bb      	ldr	r3, [r7, #24]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d101      	bne.n	800adc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800adbc:	2303      	movs	r3, #3
 800adbe:	e04e      	b.n	800ae5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f003 0304 	and.w	r3, r3, #4
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d037      	beq.n	800ae3e <UART_WaitOnFlagUntilTimeout+0xb2>
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	2b80      	cmp	r3, #128	@ 0x80
 800add2:	d034      	beq.n	800ae3e <UART_WaitOnFlagUntilTimeout+0xb2>
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	2b40      	cmp	r3, #64	@ 0x40
 800add8:	d031      	beq.n	800ae3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	69db      	ldr	r3, [r3, #28]
 800ade0:	f003 0308 	and.w	r3, r3, #8
 800ade4:	2b08      	cmp	r3, #8
 800ade6:	d110      	bne.n	800ae0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	2208      	movs	r2, #8
 800adee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800adf0:	68f8      	ldr	r0, [r7, #12]
 800adf2:	f000 f838 	bl	800ae66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	2208      	movs	r2, #8
 800adfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	2200      	movs	r2, #0
 800ae02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ae06:	2301      	movs	r3, #1
 800ae08:	e029      	b.n	800ae5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	69db      	ldr	r3, [r3, #28]
 800ae10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ae14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae18:	d111      	bne.n	800ae3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ae22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ae24:	68f8      	ldr	r0, [r7, #12]
 800ae26:	f000 f81e 	bl	800ae66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2220      	movs	r2, #32
 800ae2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	2200      	movs	r2, #0
 800ae36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ae3a:	2303      	movs	r3, #3
 800ae3c:	e00f      	b.n	800ae5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	69da      	ldr	r2, [r3, #28]
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	4013      	ands	r3, r2
 800ae48:	68ba      	ldr	r2, [r7, #8]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	bf0c      	ite	eq
 800ae4e:	2301      	moveq	r3, #1
 800ae50:	2300      	movne	r3, #0
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	461a      	mov	r2, r3
 800ae56:	79fb      	ldrb	r3, [r7, #7]
 800ae58:	429a      	cmp	r2, r3
 800ae5a:	d0a0      	beq.n	800ad9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ae5c:	2300      	movs	r3, #0
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3710      	adds	r7, #16
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}

0800ae66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ae66:	b480      	push	{r7}
 800ae68:	b095      	sub	sp, #84	@ 0x54
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae76:	e853 3f00 	ldrex	r3, [r3]
 800ae7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ae7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	461a      	mov	r2, r3
 800ae8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae8c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae8e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae94:	e841 2300 	strex	r3, r2, [r1]
 800ae98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ae9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d1e6      	bne.n	800ae6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	3308      	adds	r3, #8
 800aea6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aea8:	6a3b      	ldr	r3, [r7, #32]
 800aeaa:	e853 3f00 	ldrex	r3, [r3]
 800aeae:	61fb      	str	r3, [r7, #28]
   return(result);
 800aeb0:	69fb      	ldr	r3, [r7, #28]
 800aeb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aeb6:	f023 0301 	bic.w	r3, r3, #1
 800aeba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	3308      	adds	r3, #8
 800aec2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aec4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aec6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aec8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aeca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aecc:	e841 2300 	strex	r3, r2, [r1]
 800aed0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d1e3      	bne.n	800aea0 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aedc:	2b01      	cmp	r3, #1
 800aede:	d118      	bne.n	800af12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	e853 3f00 	ldrex	r3, [r3]
 800aeec:	60bb      	str	r3, [r7, #8]
   return(result);
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	f023 0310 	bic.w	r3, r3, #16
 800aef4:	647b      	str	r3, [r7, #68]	@ 0x44
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	461a      	mov	r2, r3
 800aefc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aefe:	61bb      	str	r3, [r7, #24]
 800af00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af02:	6979      	ldr	r1, [r7, #20]
 800af04:	69ba      	ldr	r2, [r7, #24]
 800af06:	e841 2300 	strex	r3, r2, [r1]
 800af0a:	613b      	str	r3, [r7, #16]
   return(result);
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d1e6      	bne.n	800aee0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2220      	movs	r2, #32
 800af16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	2200      	movs	r2, #0
 800af1e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2200      	movs	r2, #0
 800af24:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800af26:	bf00      	nop
 800af28:	3754      	adds	r7, #84	@ 0x54
 800af2a:	46bd      	mov	sp, r7
 800af2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af30:	4770      	bx	lr

0800af32 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800af32:	b480      	push	{r7}
 800af34:	b085      	sub	sp, #20
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af40:	2b01      	cmp	r3, #1
 800af42:	d101      	bne.n	800af48 <HAL_UARTEx_DisableFifoMode+0x16>
 800af44:	2302      	movs	r3, #2
 800af46:	e027      	b.n	800af98 <HAL_UARTEx_DisableFifoMode+0x66>
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2201      	movs	r2, #1
 800af4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2224      	movs	r2, #36	@ 0x24
 800af54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f022 0201 	bic.w	r2, r2, #1
 800af6e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800af76:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2200      	movs	r2, #0
 800af7c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	68fa      	ldr	r2, [r7, #12]
 800af84:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	2220      	movs	r2, #32
 800af8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2200      	movs	r2, #0
 800af92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af96:	2300      	movs	r3, #0
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3714      	adds	r7, #20
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr

0800afa4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800afb4:	2b01      	cmp	r3, #1
 800afb6:	d101      	bne.n	800afbc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800afb8:	2302      	movs	r3, #2
 800afba:	e02d      	b.n	800b018 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2201      	movs	r2, #1
 800afc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2224      	movs	r2, #36	@ 0x24
 800afc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	681a      	ldr	r2, [r3, #0]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f022 0201 	bic.w	r2, r2, #1
 800afe2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	689b      	ldr	r3, [r3, #8]
 800afea:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	683a      	ldr	r2, [r7, #0]
 800aff4:	430a      	orrs	r2, r1
 800aff6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	f000 f84f 	bl	800b09c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	68fa      	ldr	r2, [r7, #12]
 800b004:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2220      	movs	r2, #32
 800b00a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2200      	movs	r2, #0
 800b012:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b016:	2300      	movs	r3, #0
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3710      	adds	r7, #16
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}

0800b020 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b084      	sub	sp, #16
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
 800b028:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b030:	2b01      	cmp	r3, #1
 800b032:	d101      	bne.n	800b038 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b034:	2302      	movs	r3, #2
 800b036:	e02d      	b.n	800b094 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2201      	movs	r2, #1
 800b03c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2224      	movs	r2, #36	@ 0x24
 800b044:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	681a      	ldr	r2, [r3, #0]
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f022 0201 	bic.w	r2, r2, #1
 800b05e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	689b      	ldr	r3, [r3, #8]
 800b066:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	683a      	ldr	r2, [r7, #0]
 800b070:	430a      	orrs	r2, r1
 800b072:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f000 f811 	bl	800b09c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	68fa      	ldr	r2, [r7, #12]
 800b080:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2220      	movs	r2, #32
 800b086:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2200      	movs	r2, #0
 800b08e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b092:	2300      	movs	r3, #0
}
 800b094:	4618      	mov	r0, r3
 800b096:	3710      	adds	r7, #16
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd80      	pop	{r7, pc}

0800b09c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b085      	sub	sp, #20
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d108      	bne.n	800b0be <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b0bc:	e031      	b.n	800b122 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b0be:	2308      	movs	r3, #8
 800b0c0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b0c2:	2308      	movs	r3, #8
 800b0c4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	0e5b      	lsrs	r3, r3, #25
 800b0ce:	b2db      	uxtb	r3, r3
 800b0d0:	f003 0307 	and.w	r3, r3, #7
 800b0d4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	689b      	ldr	r3, [r3, #8]
 800b0dc:	0f5b      	lsrs	r3, r3, #29
 800b0de:	b2db      	uxtb	r3, r3
 800b0e0:	f003 0307 	and.w	r3, r3, #7
 800b0e4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0e6:	7bbb      	ldrb	r3, [r7, #14]
 800b0e8:	7b3a      	ldrb	r2, [r7, #12]
 800b0ea:	4911      	ldr	r1, [pc, #68]	@ (800b130 <UARTEx_SetNbDataToProcess+0x94>)
 800b0ec:	5c8a      	ldrb	r2, [r1, r2]
 800b0ee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b0f2:	7b3a      	ldrb	r2, [r7, #12]
 800b0f4:	490f      	ldr	r1, [pc, #60]	@ (800b134 <UARTEx_SetNbDataToProcess+0x98>)
 800b0f6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b0f8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b0fc:	b29a      	uxth	r2, r3
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b104:	7bfb      	ldrb	r3, [r7, #15]
 800b106:	7b7a      	ldrb	r2, [r7, #13]
 800b108:	4909      	ldr	r1, [pc, #36]	@ (800b130 <UARTEx_SetNbDataToProcess+0x94>)
 800b10a:	5c8a      	ldrb	r2, [r1, r2]
 800b10c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b110:	7b7a      	ldrb	r2, [r7, #13]
 800b112:	4908      	ldr	r1, [pc, #32]	@ (800b134 <UARTEx_SetNbDataToProcess+0x98>)
 800b114:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b116:	fb93 f3f2 	sdiv	r3, r3, r2
 800b11a:	b29a      	uxth	r2, r3
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b122:	bf00      	nop
 800b124:	3714      	adds	r7, #20
 800b126:	46bd      	mov	sp, r7
 800b128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12c:	4770      	bx	lr
 800b12e:	bf00      	nop
 800b130:	0800c73c 	.word	0x0800c73c
 800b134:	0800c744 	.word	0x0800c744

0800b138 <arm_sin_f32>:
 800b138:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800b1b8 <arm_sin_f32+0x80>
 800b13c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b140:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b148:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b14c:	d504      	bpl.n	800b158 <arm_sin_f32+0x20>
 800b14e:	ee17 3a90 	vmov	r3, s15
 800b152:	3b01      	subs	r3, #1
 800b154:	ee07 3a90 	vmov	s15, r3
 800b158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b15c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800b1bc <arm_sin_f32+0x84>
 800b160:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b164:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b168:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800b16c:	ee17 3a90 	vmov	r3, s15
 800b170:	b29b      	uxth	r3, r3
 800b172:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b176:	d21a      	bcs.n	800b1ae <arm_sin_f32+0x76>
 800b178:	ee07 3a90 	vmov	s15, r3
 800b17c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b180:	1c59      	adds	r1, r3, #1
 800b182:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b186:	4a0e      	ldr	r2, [pc, #56]	@ (800b1c0 <arm_sin_f32+0x88>)
 800b188:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b18c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b190:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b194:	ed93 7a00 	vldr	s14, [r3]
 800b198:	edd2 6a00 	vldr	s13, [r2]
 800b19c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b1a0:	ee20 0a26 	vmul.f32	s0, s0, s13
 800b1a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b1a8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b1ac:	4770      	bx	lr
 800b1ae:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b1b2:	2101      	movs	r1, #1
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	e7e6      	b.n	800b186 <arm_sin_f32+0x4e>
 800b1b8:	3e22f983 	.word	0x3e22f983
 800b1bc:	44000000 	.word	0x44000000
 800b1c0:	0800c74c 	.word	0x0800c74c

0800b1c4 <sniprintf>:
 800b1c4:	b40c      	push	{r2, r3}
 800b1c6:	b530      	push	{r4, r5, lr}
 800b1c8:	4b18      	ldr	r3, [pc, #96]	@ (800b22c <sniprintf+0x68>)
 800b1ca:	1e0c      	subs	r4, r1, #0
 800b1cc:	681d      	ldr	r5, [r3, #0]
 800b1ce:	b09d      	sub	sp, #116	@ 0x74
 800b1d0:	da08      	bge.n	800b1e4 <sniprintf+0x20>
 800b1d2:	238b      	movs	r3, #139	@ 0x8b
 800b1d4:	602b      	str	r3, [r5, #0]
 800b1d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b1da:	b01d      	add	sp, #116	@ 0x74
 800b1dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b1e0:	b002      	add	sp, #8
 800b1e2:	4770      	bx	lr
 800b1e4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b1e8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b1ec:	f04f 0300 	mov.w	r3, #0
 800b1f0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b1f2:	bf14      	ite	ne
 800b1f4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b1f8:	4623      	moveq	r3, r4
 800b1fa:	9304      	str	r3, [sp, #16]
 800b1fc:	9307      	str	r3, [sp, #28]
 800b1fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b202:	9002      	str	r0, [sp, #8]
 800b204:	9006      	str	r0, [sp, #24]
 800b206:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b20a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b20c:	ab21      	add	r3, sp, #132	@ 0x84
 800b20e:	a902      	add	r1, sp, #8
 800b210:	4628      	mov	r0, r5
 800b212:	9301      	str	r3, [sp, #4]
 800b214:	f000 f9d2 	bl	800b5bc <_svfiprintf_r>
 800b218:	1c43      	adds	r3, r0, #1
 800b21a:	bfbc      	itt	lt
 800b21c:	238b      	movlt	r3, #139	@ 0x8b
 800b21e:	602b      	strlt	r3, [r5, #0]
 800b220:	2c00      	cmp	r4, #0
 800b222:	d0da      	beq.n	800b1da <sniprintf+0x16>
 800b224:	9b02      	ldr	r3, [sp, #8]
 800b226:	2200      	movs	r2, #0
 800b228:	701a      	strb	r2, [r3, #0]
 800b22a:	e7d6      	b.n	800b1da <sniprintf+0x16>
 800b22c:	2000005c 	.word	0x2000005c

0800b230 <siprintf>:
 800b230:	b40e      	push	{r1, r2, r3}
 800b232:	b510      	push	{r4, lr}
 800b234:	b09d      	sub	sp, #116	@ 0x74
 800b236:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b238:	9002      	str	r0, [sp, #8]
 800b23a:	9006      	str	r0, [sp, #24]
 800b23c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b240:	480a      	ldr	r0, [pc, #40]	@ (800b26c <siprintf+0x3c>)
 800b242:	9107      	str	r1, [sp, #28]
 800b244:	9104      	str	r1, [sp, #16]
 800b246:	490a      	ldr	r1, [pc, #40]	@ (800b270 <siprintf+0x40>)
 800b248:	f853 2b04 	ldr.w	r2, [r3], #4
 800b24c:	9105      	str	r1, [sp, #20]
 800b24e:	2400      	movs	r4, #0
 800b250:	a902      	add	r1, sp, #8
 800b252:	6800      	ldr	r0, [r0, #0]
 800b254:	9301      	str	r3, [sp, #4]
 800b256:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b258:	f000 f9b0 	bl	800b5bc <_svfiprintf_r>
 800b25c:	9b02      	ldr	r3, [sp, #8]
 800b25e:	701c      	strb	r4, [r3, #0]
 800b260:	b01d      	add	sp, #116	@ 0x74
 800b262:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b266:	b003      	add	sp, #12
 800b268:	4770      	bx	lr
 800b26a:	bf00      	nop
 800b26c:	2000005c 	.word	0x2000005c
 800b270:	ffff0208 	.word	0xffff0208

0800b274 <std>:
 800b274:	2300      	movs	r3, #0
 800b276:	b510      	push	{r4, lr}
 800b278:	4604      	mov	r4, r0
 800b27a:	e9c0 3300 	strd	r3, r3, [r0]
 800b27e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b282:	6083      	str	r3, [r0, #8]
 800b284:	8181      	strh	r1, [r0, #12]
 800b286:	6643      	str	r3, [r0, #100]	@ 0x64
 800b288:	81c2      	strh	r2, [r0, #14]
 800b28a:	6183      	str	r3, [r0, #24]
 800b28c:	4619      	mov	r1, r3
 800b28e:	2208      	movs	r2, #8
 800b290:	305c      	adds	r0, #92	@ 0x5c
 800b292:	f000 f8c3 	bl	800b41c <memset>
 800b296:	4b0d      	ldr	r3, [pc, #52]	@ (800b2cc <std+0x58>)
 800b298:	6263      	str	r3, [r4, #36]	@ 0x24
 800b29a:	4b0d      	ldr	r3, [pc, #52]	@ (800b2d0 <std+0x5c>)
 800b29c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b29e:	4b0d      	ldr	r3, [pc, #52]	@ (800b2d4 <std+0x60>)
 800b2a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b2a2:	4b0d      	ldr	r3, [pc, #52]	@ (800b2d8 <std+0x64>)
 800b2a4:	6323      	str	r3, [r4, #48]	@ 0x30
 800b2a6:	4b0d      	ldr	r3, [pc, #52]	@ (800b2dc <std+0x68>)
 800b2a8:	6224      	str	r4, [r4, #32]
 800b2aa:	429c      	cmp	r4, r3
 800b2ac:	d006      	beq.n	800b2bc <std+0x48>
 800b2ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b2b2:	4294      	cmp	r4, r2
 800b2b4:	d002      	beq.n	800b2bc <std+0x48>
 800b2b6:	33d0      	adds	r3, #208	@ 0xd0
 800b2b8:	429c      	cmp	r4, r3
 800b2ba:	d105      	bne.n	800b2c8 <std+0x54>
 800b2bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b2c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2c4:	f000 b90e 	b.w	800b4e4 <__retarget_lock_init_recursive>
 800b2c8:	bd10      	pop	{r4, pc}
 800b2ca:	bf00      	nop
 800b2cc:	0800c005 	.word	0x0800c005
 800b2d0:	0800c027 	.word	0x0800c027
 800b2d4:	0800c05f 	.word	0x0800c05f
 800b2d8:	0800c083 	.word	0x0800c083
 800b2dc:	20000e40 	.word	0x20000e40

0800b2e0 <stdio_exit_handler>:
 800b2e0:	4a02      	ldr	r2, [pc, #8]	@ (800b2ec <stdio_exit_handler+0xc>)
 800b2e2:	4903      	ldr	r1, [pc, #12]	@ (800b2f0 <stdio_exit_handler+0x10>)
 800b2e4:	4803      	ldr	r0, [pc, #12]	@ (800b2f4 <stdio_exit_handler+0x14>)
 800b2e6:	f000 b869 	b.w	800b3bc <_fwalk_sglue>
 800b2ea:	bf00      	nop
 800b2ec:	20000050 	.word	0x20000050
 800b2f0:	0800bf9d 	.word	0x0800bf9d
 800b2f4:	20000060 	.word	0x20000060

0800b2f8 <cleanup_stdio>:
 800b2f8:	6841      	ldr	r1, [r0, #4]
 800b2fa:	4b0c      	ldr	r3, [pc, #48]	@ (800b32c <cleanup_stdio+0x34>)
 800b2fc:	4299      	cmp	r1, r3
 800b2fe:	b510      	push	{r4, lr}
 800b300:	4604      	mov	r4, r0
 800b302:	d001      	beq.n	800b308 <cleanup_stdio+0x10>
 800b304:	f000 fe4a 	bl	800bf9c <_fflush_r>
 800b308:	68a1      	ldr	r1, [r4, #8]
 800b30a:	4b09      	ldr	r3, [pc, #36]	@ (800b330 <cleanup_stdio+0x38>)
 800b30c:	4299      	cmp	r1, r3
 800b30e:	d002      	beq.n	800b316 <cleanup_stdio+0x1e>
 800b310:	4620      	mov	r0, r4
 800b312:	f000 fe43 	bl	800bf9c <_fflush_r>
 800b316:	68e1      	ldr	r1, [r4, #12]
 800b318:	4b06      	ldr	r3, [pc, #24]	@ (800b334 <cleanup_stdio+0x3c>)
 800b31a:	4299      	cmp	r1, r3
 800b31c:	d004      	beq.n	800b328 <cleanup_stdio+0x30>
 800b31e:	4620      	mov	r0, r4
 800b320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b324:	f000 be3a 	b.w	800bf9c <_fflush_r>
 800b328:	bd10      	pop	{r4, pc}
 800b32a:	bf00      	nop
 800b32c:	20000e40 	.word	0x20000e40
 800b330:	20000ea8 	.word	0x20000ea8
 800b334:	20000f10 	.word	0x20000f10

0800b338 <global_stdio_init.part.0>:
 800b338:	b510      	push	{r4, lr}
 800b33a:	4b0b      	ldr	r3, [pc, #44]	@ (800b368 <global_stdio_init.part.0+0x30>)
 800b33c:	4c0b      	ldr	r4, [pc, #44]	@ (800b36c <global_stdio_init.part.0+0x34>)
 800b33e:	4a0c      	ldr	r2, [pc, #48]	@ (800b370 <global_stdio_init.part.0+0x38>)
 800b340:	601a      	str	r2, [r3, #0]
 800b342:	4620      	mov	r0, r4
 800b344:	2200      	movs	r2, #0
 800b346:	2104      	movs	r1, #4
 800b348:	f7ff ff94 	bl	800b274 <std>
 800b34c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b350:	2201      	movs	r2, #1
 800b352:	2109      	movs	r1, #9
 800b354:	f7ff ff8e 	bl	800b274 <std>
 800b358:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b35c:	2202      	movs	r2, #2
 800b35e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b362:	2112      	movs	r1, #18
 800b364:	f7ff bf86 	b.w	800b274 <std>
 800b368:	20000f78 	.word	0x20000f78
 800b36c:	20000e40 	.word	0x20000e40
 800b370:	0800b2e1 	.word	0x0800b2e1

0800b374 <__sfp_lock_acquire>:
 800b374:	4801      	ldr	r0, [pc, #4]	@ (800b37c <__sfp_lock_acquire+0x8>)
 800b376:	f000 b8b6 	b.w	800b4e6 <__retarget_lock_acquire_recursive>
 800b37a:	bf00      	nop
 800b37c:	20000f7d 	.word	0x20000f7d

0800b380 <__sfp_lock_release>:
 800b380:	4801      	ldr	r0, [pc, #4]	@ (800b388 <__sfp_lock_release+0x8>)
 800b382:	f000 b8b1 	b.w	800b4e8 <__retarget_lock_release_recursive>
 800b386:	bf00      	nop
 800b388:	20000f7d 	.word	0x20000f7d

0800b38c <__sinit>:
 800b38c:	b510      	push	{r4, lr}
 800b38e:	4604      	mov	r4, r0
 800b390:	f7ff fff0 	bl	800b374 <__sfp_lock_acquire>
 800b394:	6a23      	ldr	r3, [r4, #32]
 800b396:	b11b      	cbz	r3, 800b3a0 <__sinit+0x14>
 800b398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b39c:	f7ff bff0 	b.w	800b380 <__sfp_lock_release>
 800b3a0:	4b04      	ldr	r3, [pc, #16]	@ (800b3b4 <__sinit+0x28>)
 800b3a2:	6223      	str	r3, [r4, #32]
 800b3a4:	4b04      	ldr	r3, [pc, #16]	@ (800b3b8 <__sinit+0x2c>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1f5      	bne.n	800b398 <__sinit+0xc>
 800b3ac:	f7ff ffc4 	bl	800b338 <global_stdio_init.part.0>
 800b3b0:	e7f2      	b.n	800b398 <__sinit+0xc>
 800b3b2:	bf00      	nop
 800b3b4:	0800b2f9 	.word	0x0800b2f9
 800b3b8:	20000f78 	.word	0x20000f78

0800b3bc <_fwalk_sglue>:
 800b3bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3c0:	4607      	mov	r7, r0
 800b3c2:	4688      	mov	r8, r1
 800b3c4:	4614      	mov	r4, r2
 800b3c6:	2600      	movs	r6, #0
 800b3c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3cc:	f1b9 0901 	subs.w	r9, r9, #1
 800b3d0:	d505      	bpl.n	800b3de <_fwalk_sglue+0x22>
 800b3d2:	6824      	ldr	r4, [r4, #0]
 800b3d4:	2c00      	cmp	r4, #0
 800b3d6:	d1f7      	bne.n	800b3c8 <_fwalk_sglue+0xc>
 800b3d8:	4630      	mov	r0, r6
 800b3da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3de:	89ab      	ldrh	r3, [r5, #12]
 800b3e0:	2b01      	cmp	r3, #1
 800b3e2:	d907      	bls.n	800b3f4 <_fwalk_sglue+0x38>
 800b3e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	d003      	beq.n	800b3f4 <_fwalk_sglue+0x38>
 800b3ec:	4629      	mov	r1, r5
 800b3ee:	4638      	mov	r0, r7
 800b3f0:	47c0      	blx	r8
 800b3f2:	4306      	orrs	r6, r0
 800b3f4:	3568      	adds	r5, #104	@ 0x68
 800b3f6:	e7e9      	b.n	800b3cc <_fwalk_sglue+0x10>

0800b3f8 <iprintf>:
 800b3f8:	b40f      	push	{r0, r1, r2, r3}
 800b3fa:	b507      	push	{r0, r1, r2, lr}
 800b3fc:	4906      	ldr	r1, [pc, #24]	@ (800b418 <iprintf+0x20>)
 800b3fe:	ab04      	add	r3, sp, #16
 800b400:	6808      	ldr	r0, [r1, #0]
 800b402:	f853 2b04 	ldr.w	r2, [r3], #4
 800b406:	6881      	ldr	r1, [r0, #8]
 800b408:	9301      	str	r3, [sp, #4]
 800b40a:	f000 f9fd 	bl	800b808 <_vfiprintf_r>
 800b40e:	b003      	add	sp, #12
 800b410:	f85d eb04 	ldr.w	lr, [sp], #4
 800b414:	b004      	add	sp, #16
 800b416:	4770      	bx	lr
 800b418:	2000005c 	.word	0x2000005c

0800b41c <memset>:
 800b41c:	4402      	add	r2, r0
 800b41e:	4603      	mov	r3, r0
 800b420:	4293      	cmp	r3, r2
 800b422:	d100      	bne.n	800b426 <memset+0xa>
 800b424:	4770      	bx	lr
 800b426:	f803 1b01 	strb.w	r1, [r3], #1
 800b42a:	e7f9      	b.n	800b420 <memset+0x4>

0800b42c <strcat>:
 800b42c:	b510      	push	{r4, lr}
 800b42e:	4602      	mov	r2, r0
 800b430:	7814      	ldrb	r4, [r2, #0]
 800b432:	4613      	mov	r3, r2
 800b434:	3201      	adds	r2, #1
 800b436:	2c00      	cmp	r4, #0
 800b438:	d1fa      	bne.n	800b430 <strcat+0x4>
 800b43a:	3b01      	subs	r3, #1
 800b43c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b440:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b444:	2a00      	cmp	r2, #0
 800b446:	d1f9      	bne.n	800b43c <strcat+0x10>
 800b448:	bd10      	pop	{r4, pc}

0800b44a <strchr>:
 800b44a:	b2c9      	uxtb	r1, r1
 800b44c:	4603      	mov	r3, r0
 800b44e:	4618      	mov	r0, r3
 800b450:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b454:	b112      	cbz	r2, 800b45c <strchr+0x12>
 800b456:	428a      	cmp	r2, r1
 800b458:	d1f9      	bne.n	800b44e <strchr+0x4>
 800b45a:	4770      	bx	lr
 800b45c:	2900      	cmp	r1, #0
 800b45e:	bf18      	it	ne
 800b460:	2000      	movne	r0, #0
 800b462:	4770      	bx	lr

0800b464 <strstr>:
 800b464:	780a      	ldrb	r2, [r1, #0]
 800b466:	b570      	push	{r4, r5, r6, lr}
 800b468:	b96a      	cbnz	r2, 800b486 <strstr+0x22>
 800b46a:	bd70      	pop	{r4, r5, r6, pc}
 800b46c:	429a      	cmp	r2, r3
 800b46e:	d109      	bne.n	800b484 <strstr+0x20>
 800b470:	460c      	mov	r4, r1
 800b472:	4605      	mov	r5, r0
 800b474:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d0f6      	beq.n	800b46a <strstr+0x6>
 800b47c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b480:	429e      	cmp	r6, r3
 800b482:	d0f7      	beq.n	800b474 <strstr+0x10>
 800b484:	3001      	adds	r0, #1
 800b486:	7803      	ldrb	r3, [r0, #0]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d1ef      	bne.n	800b46c <strstr+0x8>
 800b48c:	4618      	mov	r0, r3
 800b48e:	e7ec      	b.n	800b46a <strstr+0x6>

0800b490 <__errno>:
 800b490:	4b01      	ldr	r3, [pc, #4]	@ (800b498 <__errno+0x8>)
 800b492:	6818      	ldr	r0, [r3, #0]
 800b494:	4770      	bx	lr
 800b496:	bf00      	nop
 800b498:	2000005c 	.word	0x2000005c

0800b49c <__libc_init_array>:
 800b49c:	b570      	push	{r4, r5, r6, lr}
 800b49e:	4d0d      	ldr	r5, [pc, #52]	@ (800b4d4 <__libc_init_array+0x38>)
 800b4a0:	4c0d      	ldr	r4, [pc, #52]	@ (800b4d8 <__libc_init_array+0x3c>)
 800b4a2:	1b64      	subs	r4, r4, r5
 800b4a4:	10a4      	asrs	r4, r4, #2
 800b4a6:	2600      	movs	r6, #0
 800b4a8:	42a6      	cmp	r6, r4
 800b4aa:	d109      	bne.n	800b4c0 <__libc_init_array+0x24>
 800b4ac:	4d0b      	ldr	r5, [pc, #44]	@ (800b4dc <__libc_init_array+0x40>)
 800b4ae:	4c0c      	ldr	r4, [pc, #48]	@ (800b4e0 <__libc_init_array+0x44>)
 800b4b0:	f000 fff4 	bl	800c49c <_init>
 800b4b4:	1b64      	subs	r4, r4, r5
 800b4b6:	10a4      	asrs	r4, r4, #2
 800b4b8:	2600      	movs	r6, #0
 800b4ba:	42a6      	cmp	r6, r4
 800b4bc:	d105      	bne.n	800b4ca <__libc_init_array+0x2e>
 800b4be:	bd70      	pop	{r4, r5, r6, pc}
 800b4c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b4c4:	4798      	blx	r3
 800b4c6:	3601      	adds	r6, #1
 800b4c8:	e7ee      	b.n	800b4a8 <__libc_init_array+0xc>
 800b4ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800b4ce:	4798      	blx	r3
 800b4d0:	3601      	adds	r6, #1
 800b4d2:	e7f2      	b.n	800b4ba <__libc_init_array+0x1e>
 800b4d4:	0800cf8c 	.word	0x0800cf8c
 800b4d8:	0800cf8c 	.word	0x0800cf8c
 800b4dc:	0800cf8c 	.word	0x0800cf8c
 800b4e0:	0800cf90 	.word	0x0800cf90

0800b4e4 <__retarget_lock_init_recursive>:
 800b4e4:	4770      	bx	lr

0800b4e6 <__retarget_lock_acquire_recursive>:
 800b4e6:	4770      	bx	lr

0800b4e8 <__retarget_lock_release_recursive>:
 800b4e8:	4770      	bx	lr

0800b4ea <memcpy>:
 800b4ea:	440a      	add	r2, r1
 800b4ec:	4291      	cmp	r1, r2
 800b4ee:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b4f2:	d100      	bne.n	800b4f6 <memcpy+0xc>
 800b4f4:	4770      	bx	lr
 800b4f6:	b510      	push	{r4, lr}
 800b4f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b500:	4291      	cmp	r1, r2
 800b502:	d1f9      	bne.n	800b4f8 <memcpy+0xe>
 800b504:	bd10      	pop	{r4, pc}

0800b506 <__ssputs_r>:
 800b506:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b50a:	688e      	ldr	r6, [r1, #8]
 800b50c:	461f      	mov	r7, r3
 800b50e:	42be      	cmp	r6, r7
 800b510:	680b      	ldr	r3, [r1, #0]
 800b512:	4682      	mov	sl, r0
 800b514:	460c      	mov	r4, r1
 800b516:	4690      	mov	r8, r2
 800b518:	d82d      	bhi.n	800b576 <__ssputs_r+0x70>
 800b51a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b51e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b522:	d026      	beq.n	800b572 <__ssputs_r+0x6c>
 800b524:	6965      	ldr	r5, [r4, #20]
 800b526:	6909      	ldr	r1, [r1, #16]
 800b528:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b52c:	eba3 0901 	sub.w	r9, r3, r1
 800b530:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b534:	1c7b      	adds	r3, r7, #1
 800b536:	444b      	add	r3, r9
 800b538:	106d      	asrs	r5, r5, #1
 800b53a:	429d      	cmp	r5, r3
 800b53c:	bf38      	it	cc
 800b53e:	461d      	movcc	r5, r3
 800b540:	0553      	lsls	r3, r2, #21
 800b542:	d527      	bpl.n	800b594 <__ssputs_r+0x8e>
 800b544:	4629      	mov	r1, r5
 800b546:	f000 fa99 	bl	800ba7c <_malloc_r>
 800b54a:	4606      	mov	r6, r0
 800b54c:	b360      	cbz	r0, 800b5a8 <__ssputs_r+0xa2>
 800b54e:	6921      	ldr	r1, [r4, #16]
 800b550:	464a      	mov	r2, r9
 800b552:	f7ff ffca 	bl	800b4ea <memcpy>
 800b556:	89a3      	ldrh	r3, [r4, #12]
 800b558:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b55c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b560:	81a3      	strh	r3, [r4, #12]
 800b562:	6126      	str	r6, [r4, #16]
 800b564:	6165      	str	r5, [r4, #20]
 800b566:	444e      	add	r6, r9
 800b568:	eba5 0509 	sub.w	r5, r5, r9
 800b56c:	6026      	str	r6, [r4, #0]
 800b56e:	60a5      	str	r5, [r4, #8]
 800b570:	463e      	mov	r6, r7
 800b572:	42be      	cmp	r6, r7
 800b574:	d900      	bls.n	800b578 <__ssputs_r+0x72>
 800b576:	463e      	mov	r6, r7
 800b578:	6820      	ldr	r0, [r4, #0]
 800b57a:	4632      	mov	r2, r6
 800b57c:	4641      	mov	r1, r8
 800b57e:	f000 fea9 	bl	800c2d4 <memmove>
 800b582:	68a3      	ldr	r3, [r4, #8]
 800b584:	1b9b      	subs	r3, r3, r6
 800b586:	60a3      	str	r3, [r4, #8]
 800b588:	6823      	ldr	r3, [r4, #0]
 800b58a:	4433      	add	r3, r6
 800b58c:	6023      	str	r3, [r4, #0]
 800b58e:	2000      	movs	r0, #0
 800b590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b594:	462a      	mov	r2, r5
 800b596:	f000 fd78 	bl	800c08a <_realloc_r>
 800b59a:	4606      	mov	r6, r0
 800b59c:	2800      	cmp	r0, #0
 800b59e:	d1e0      	bne.n	800b562 <__ssputs_r+0x5c>
 800b5a0:	6921      	ldr	r1, [r4, #16]
 800b5a2:	4650      	mov	r0, sl
 800b5a4:	f000 ff28 	bl	800c3f8 <_free_r>
 800b5a8:	230c      	movs	r3, #12
 800b5aa:	f8ca 3000 	str.w	r3, [sl]
 800b5ae:	89a3      	ldrh	r3, [r4, #12]
 800b5b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5b4:	81a3      	strh	r3, [r4, #12]
 800b5b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5ba:	e7e9      	b.n	800b590 <__ssputs_r+0x8a>

0800b5bc <_svfiprintf_r>:
 800b5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c0:	4698      	mov	r8, r3
 800b5c2:	898b      	ldrh	r3, [r1, #12]
 800b5c4:	061b      	lsls	r3, r3, #24
 800b5c6:	b09d      	sub	sp, #116	@ 0x74
 800b5c8:	4607      	mov	r7, r0
 800b5ca:	460d      	mov	r5, r1
 800b5cc:	4614      	mov	r4, r2
 800b5ce:	d510      	bpl.n	800b5f2 <_svfiprintf_r+0x36>
 800b5d0:	690b      	ldr	r3, [r1, #16]
 800b5d2:	b973      	cbnz	r3, 800b5f2 <_svfiprintf_r+0x36>
 800b5d4:	2140      	movs	r1, #64	@ 0x40
 800b5d6:	f000 fa51 	bl	800ba7c <_malloc_r>
 800b5da:	6028      	str	r0, [r5, #0]
 800b5dc:	6128      	str	r0, [r5, #16]
 800b5de:	b930      	cbnz	r0, 800b5ee <_svfiprintf_r+0x32>
 800b5e0:	230c      	movs	r3, #12
 800b5e2:	603b      	str	r3, [r7, #0]
 800b5e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5e8:	b01d      	add	sp, #116	@ 0x74
 800b5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ee:	2340      	movs	r3, #64	@ 0x40
 800b5f0:	616b      	str	r3, [r5, #20]
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5f6:	2320      	movs	r3, #32
 800b5f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b5fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b600:	2330      	movs	r3, #48	@ 0x30
 800b602:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b7a0 <_svfiprintf_r+0x1e4>
 800b606:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b60a:	f04f 0901 	mov.w	r9, #1
 800b60e:	4623      	mov	r3, r4
 800b610:	469a      	mov	sl, r3
 800b612:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b616:	b10a      	cbz	r2, 800b61c <_svfiprintf_r+0x60>
 800b618:	2a25      	cmp	r2, #37	@ 0x25
 800b61a:	d1f9      	bne.n	800b610 <_svfiprintf_r+0x54>
 800b61c:	ebba 0b04 	subs.w	fp, sl, r4
 800b620:	d00b      	beq.n	800b63a <_svfiprintf_r+0x7e>
 800b622:	465b      	mov	r3, fp
 800b624:	4622      	mov	r2, r4
 800b626:	4629      	mov	r1, r5
 800b628:	4638      	mov	r0, r7
 800b62a:	f7ff ff6c 	bl	800b506 <__ssputs_r>
 800b62e:	3001      	adds	r0, #1
 800b630:	f000 80a7 	beq.w	800b782 <_svfiprintf_r+0x1c6>
 800b634:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b636:	445a      	add	r2, fp
 800b638:	9209      	str	r2, [sp, #36]	@ 0x24
 800b63a:	f89a 3000 	ldrb.w	r3, [sl]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	f000 809f 	beq.w	800b782 <_svfiprintf_r+0x1c6>
 800b644:	2300      	movs	r3, #0
 800b646:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b64a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b64e:	f10a 0a01 	add.w	sl, sl, #1
 800b652:	9304      	str	r3, [sp, #16]
 800b654:	9307      	str	r3, [sp, #28]
 800b656:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b65a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b65c:	4654      	mov	r4, sl
 800b65e:	2205      	movs	r2, #5
 800b660:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b664:	484e      	ldr	r0, [pc, #312]	@ (800b7a0 <_svfiprintf_r+0x1e4>)
 800b666:	f7f4 fde3 	bl	8000230 <memchr>
 800b66a:	9a04      	ldr	r2, [sp, #16]
 800b66c:	b9d8      	cbnz	r0, 800b6a6 <_svfiprintf_r+0xea>
 800b66e:	06d0      	lsls	r0, r2, #27
 800b670:	bf44      	itt	mi
 800b672:	2320      	movmi	r3, #32
 800b674:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b678:	0711      	lsls	r1, r2, #28
 800b67a:	bf44      	itt	mi
 800b67c:	232b      	movmi	r3, #43	@ 0x2b
 800b67e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b682:	f89a 3000 	ldrb.w	r3, [sl]
 800b686:	2b2a      	cmp	r3, #42	@ 0x2a
 800b688:	d015      	beq.n	800b6b6 <_svfiprintf_r+0xfa>
 800b68a:	9a07      	ldr	r2, [sp, #28]
 800b68c:	4654      	mov	r4, sl
 800b68e:	2000      	movs	r0, #0
 800b690:	f04f 0c0a 	mov.w	ip, #10
 800b694:	4621      	mov	r1, r4
 800b696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b69a:	3b30      	subs	r3, #48	@ 0x30
 800b69c:	2b09      	cmp	r3, #9
 800b69e:	d94b      	bls.n	800b738 <_svfiprintf_r+0x17c>
 800b6a0:	b1b0      	cbz	r0, 800b6d0 <_svfiprintf_r+0x114>
 800b6a2:	9207      	str	r2, [sp, #28]
 800b6a4:	e014      	b.n	800b6d0 <_svfiprintf_r+0x114>
 800b6a6:	eba0 0308 	sub.w	r3, r0, r8
 800b6aa:	fa09 f303 	lsl.w	r3, r9, r3
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	9304      	str	r3, [sp, #16]
 800b6b2:	46a2      	mov	sl, r4
 800b6b4:	e7d2      	b.n	800b65c <_svfiprintf_r+0xa0>
 800b6b6:	9b03      	ldr	r3, [sp, #12]
 800b6b8:	1d19      	adds	r1, r3, #4
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	9103      	str	r1, [sp, #12]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	bfbb      	ittet	lt
 800b6c2:	425b      	neglt	r3, r3
 800b6c4:	f042 0202 	orrlt.w	r2, r2, #2
 800b6c8:	9307      	strge	r3, [sp, #28]
 800b6ca:	9307      	strlt	r3, [sp, #28]
 800b6cc:	bfb8      	it	lt
 800b6ce:	9204      	strlt	r2, [sp, #16]
 800b6d0:	7823      	ldrb	r3, [r4, #0]
 800b6d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6d4:	d10a      	bne.n	800b6ec <_svfiprintf_r+0x130>
 800b6d6:	7863      	ldrb	r3, [r4, #1]
 800b6d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6da:	d132      	bne.n	800b742 <_svfiprintf_r+0x186>
 800b6dc:	9b03      	ldr	r3, [sp, #12]
 800b6de:	1d1a      	adds	r2, r3, #4
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	9203      	str	r2, [sp, #12]
 800b6e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b6e8:	3402      	adds	r4, #2
 800b6ea:	9305      	str	r3, [sp, #20]
 800b6ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b7b0 <_svfiprintf_r+0x1f4>
 800b6f0:	7821      	ldrb	r1, [r4, #0]
 800b6f2:	2203      	movs	r2, #3
 800b6f4:	4650      	mov	r0, sl
 800b6f6:	f7f4 fd9b 	bl	8000230 <memchr>
 800b6fa:	b138      	cbz	r0, 800b70c <_svfiprintf_r+0x150>
 800b6fc:	9b04      	ldr	r3, [sp, #16]
 800b6fe:	eba0 000a 	sub.w	r0, r0, sl
 800b702:	2240      	movs	r2, #64	@ 0x40
 800b704:	4082      	lsls	r2, r0
 800b706:	4313      	orrs	r3, r2
 800b708:	3401      	adds	r4, #1
 800b70a:	9304      	str	r3, [sp, #16]
 800b70c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b710:	4824      	ldr	r0, [pc, #144]	@ (800b7a4 <_svfiprintf_r+0x1e8>)
 800b712:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b716:	2206      	movs	r2, #6
 800b718:	f7f4 fd8a 	bl	8000230 <memchr>
 800b71c:	2800      	cmp	r0, #0
 800b71e:	d036      	beq.n	800b78e <_svfiprintf_r+0x1d2>
 800b720:	4b21      	ldr	r3, [pc, #132]	@ (800b7a8 <_svfiprintf_r+0x1ec>)
 800b722:	bb1b      	cbnz	r3, 800b76c <_svfiprintf_r+0x1b0>
 800b724:	9b03      	ldr	r3, [sp, #12]
 800b726:	3307      	adds	r3, #7
 800b728:	f023 0307 	bic.w	r3, r3, #7
 800b72c:	3308      	adds	r3, #8
 800b72e:	9303      	str	r3, [sp, #12]
 800b730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b732:	4433      	add	r3, r6
 800b734:	9309      	str	r3, [sp, #36]	@ 0x24
 800b736:	e76a      	b.n	800b60e <_svfiprintf_r+0x52>
 800b738:	fb0c 3202 	mla	r2, ip, r2, r3
 800b73c:	460c      	mov	r4, r1
 800b73e:	2001      	movs	r0, #1
 800b740:	e7a8      	b.n	800b694 <_svfiprintf_r+0xd8>
 800b742:	2300      	movs	r3, #0
 800b744:	3401      	adds	r4, #1
 800b746:	9305      	str	r3, [sp, #20]
 800b748:	4619      	mov	r1, r3
 800b74a:	f04f 0c0a 	mov.w	ip, #10
 800b74e:	4620      	mov	r0, r4
 800b750:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b754:	3a30      	subs	r2, #48	@ 0x30
 800b756:	2a09      	cmp	r2, #9
 800b758:	d903      	bls.n	800b762 <_svfiprintf_r+0x1a6>
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d0c6      	beq.n	800b6ec <_svfiprintf_r+0x130>
 800b75e:	9105      	str	r1, [sp, #20]
 800b760:	e7c4      	b.n	800b6ec <_svfiprintf_r+0x130>
 800b762:	fb0c 2101 	mla	r1, ip, r1, r2
 800b766:	4604      	mov	r4, r0
 800b768:	2301      	movs	r3, #1
 800b76a:	e7f0      	b.n	800b74e <_svfiprintf_r+0x192>
 800b76c:	ab03      	add	r3, sp, #12
 800b76e:	9300      	str	r3, [sp, #0]
 800b770:	462a      	mov	r2, r5
 800b772:	4b0e      	ldr	r3, [pc, #56]	@ (800b7ac <_svfiprintf_r+0x1f0>)
 800b774:	a904      	add	r1, sp, #16
 800b776:	4638      	mov	r0, r7
 800b778:	f3af 8000 	nop.w
 800b77c:	1c42      	adds	r2, r0, #1
 800b77e:	4606      	mov	r6, r0
 800b780:	d1d6      	bne.n	800b730 <_svfiprintf_r+0x174>
 800b782:	89ab      	ldrh	r3, [r5, #12]
 800b784:	065b      	lsls	r3, r3, #25
 800b786:	f53f af2d 	bmi.w	800b5e4 <_svfiprintf_r+0x28>
 800b78a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b78c:	e72c      	b.n	800b5e8 <_svfiprintf_r+0x2c>
 800b78e:	ab03      	add	r3, sp, #12
 800b790:	9300      	str	r3, [sp, #0]
 800b792:	462a      	mov	r2, r5
 800b794:	4b05      	ldr	r3, [pc, #20]	@ (800b7ac <_svfiprintf_r+0x1f0>)
 800b796:	a904      	add	r1, sp, #16
 800b798:	4638      	mov	r0, r7
 800b79a:	f000 fa5d 	bl	800bc58 <_printf_i>
 800b79e:	e7ed      	b.n	800b77c <_svfiprintf_r+0x1c0>
 800b7a0:	0800cf50 	.word	0x0800cf50
 800b7a4:	0800cf5a 	.word	0x0800cf5a
 800b7a8:	00000000 	.word	0x00000000
 800b7ac:	0800b507 	.word	0x0800b507
 800b7b0:	0800cf56 	.word	0x0800cf56

0800b7b4 <__sfputc_r>:
 800b7b4:	6893      	ldr	r3, [r2, #8]
 800b7b6:	3b01      	subs	r3, #1
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	b410      	push	{r4}
 800b7bc:	6093      	str	r3, [r2, #8]
 800b7be:	da08      	bge.n	800b7d2 <__sfputc_r+0x1e>
 800b7c0:	6994      	ldr	r4, [r2, #24]
 800b7c2:	42a3      	cmp	r3, r4
 800b7c4:	db01      	blt.n	800b7ca <__sfputc_r+0x16>
 800b7c6:	290a      	cmp	r1, #10
 800b7c8:	d103      	bne.n	800b7d2 <__sfputc_r+0x1e>
 800b7ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7ce:	f000 bc8a 	b.w	800c0e6 <__swbuf_r>
 800b7d2:	6813      	ldr	r3, [r2, #0]
 800b7d4:	1c58      	adds	r0, r3, #1
 800b7d6:	6010      	str	r0, [r2, #0]
 800b7d8:	7019      	strb	r1, [r3, #0]
 800b7da:	4608      	mov	r0, r1
 800b7dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7e0:	4770      	bx	lr

0800b7e2 <__sfputs_r>:
 800b7e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7e4:	4606      	mov	r6, r0
 800b7e6:	460f      	mov	r7, r1
 800b7e8:	4614      	mov	r4, r2
 800b7ea:	18d5      	adds	r5, r2, r3
 800b7ec:	42ac      	cmp	r4, r5
 800b7ee:	d101      	bne.n	800b7f4 <__sfputs_r+0x12>
 800b7f0:	2000      	movs	r0, #0
 800b7f2:	e007      	b.n	800b804 <__sfputs_r+0x22>
 800b7f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7f8:	463a      	mov	r2, r7
 800b7fa:	4630      	mov	r0, r6
 800b7fc:	f7ff ffda 	bl	800b7b4 <__sfputc_r>
 800b800:	1c43      	adds	r3, r0, #1
 800b802:	d1f3      	bne.n	800b7ec <__sfputs_r+0xa>
 800b804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b808 <_vfiprintf_r>:
 800b808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b80c:	460d      	mov	r5, r1
 800b80e:	b09d      	sub	sp, #116	@ 0x74
 800b810:	4614      	mov	r4, r2
 800b812:	4698      	mov	r8, r3
 800b814:	4606      	mov	r6, r0
 800b816:	b118      	cbz	r0, 800b820 <_vfiprintf_r+0x18>
 800b818:	6a03      	ldr	r3, [r0, #32]
 800b81a:	b90b      	cbnz	r3, 800b820 <_vfiprintf_r+0x18>
 800b81c:	f7ff fdb6 	bl	800b38c <__sinit>
 800b820:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b822:	07d9      	lsls	r1, r3, #31
 800b824:	d405      	bmi.n	800b832 <_vfiprintf_r+0x2a>
 800b826:	89ab      	ldrh	r3, [r5, #12]
 800b828:	059a      	lsls	r2, r3, #22
 800b82a:	d402      	bmi.n	800b832 <_vfiprintf_r+0x2a>
 800b82c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b82e:	f7ff fe5a 	bl	800b4e6 <__retarget_lock_acquire_recursive>
 800b832:	89ab      	ldrh	r3, [r5, #12]
 800b834:	071b      	lsls	r3, r3, #28
 800b836:	d501      	bpl.n	800b83c <_vfiprintf_r+0x34>
 800b838:	692b      	ldr	r3, [r5, #16]
 800b83a:	b99b      	cbnz	r3, 800b864 <_vfiprintf_r+0x5c>
 800b83c:	4629      	mov	r1, r5
 800b83e:	4630      	mov	r0, r6
 800b840:	f000 fc90 	bl	800c164 <__swsetup_r>
 800b844:	b170      	cbz	r0, 800b864 <_vfiprintf_r+0x5c>
 800b846:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b848:	07dc      	lsls	r4, r3, #31
 800b84a:	d504      	bpl.n	800b856 <_vfiprintf_r+0x4e>
 800b84c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b850:	b01d      	add	sp, #116	@ 0x74
 800b852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b856:	89ab      	ldrh	r3, [r5, #12]
 800b858:	0598      	lsls	r0, r3, #22
 800b85a:	d4f7      	bmi.n	800b84c <_vfiprintf_r+0x44>
 800b85c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b85e:	f7ff fe43 	bl	800b4e8 <__retarget_lock_release_recursive>
 800b862:	e7f3      	b.n	800b84c <_vfiprintf_r+0x44>
 800b864:	2300      	movs	r3, #0
 800b866:	9309      	str	r3, [sp, #36]	@ 0x24
 800b868:	2320      	movs	r3, #32
 800b86a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b86e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b872:	2330      	movs	r3, #48	@ 0x30
 800b874:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ba24 <_vfiprintf_r+0x21c>
 800b878:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b87c:	f04f 0901 	mov.w	r9, #1
 800b880:	4623      	mov	r3, r4
 800b882:	469a      	mov	sl, r3
 800b884:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b888:	b10a      	cbz	r2, 800b88e <_vfiprintf_r+0x86>
 800b88a:	2a25      	cmp	r2, #37	@ 0x25
 800b88c:	d1f9      	bne.n	800b882 <_vfiprintf_r+0x7a>
 800b88e:	ebba 0b04 	subs.w	fp, sl, r4
 800b892:	d00b      	beq.n	800b8ac <_vfiprintf_r+0xa4>
 800b894:	465b      	mov	r3, fp
 800b896:	4622      	mov	r2, r4
 800b898:	4629      	mov	r1, r5
 800b89a:	4630      	mov	r0, r6
 800b89c:	f7ff ffa1 	bl	800b7e2 <__sfputs_r>
 800b8a0:	3001      	adds	r0, #1
 800b8a2:	f000 80a7 	beq.w	800b9f4 <_vfiprintf_r+0x1ec>
 800b8a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b8a8:	445a      	add	r2, fp
 800b8aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800b8ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	f000 809f 	beq.w	800b9f4 <_vfiprintf_r+0x1ec>
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b8bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8c0:	f10a 0a01 	add.w	sl, sl, #1
 800b8c4:	9304      	str	r3, [sp, #16]
 800b8c6:	9307      	str	r3, [sp, #28]
 800b8c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b8cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800b8ce:	4654      	mov	r4, sl
 800b8d0:	2205      	movs	r2, #5
 800b8d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8d6:	4853      	ldr	r0, [pc, #332]	@ (800ba24 <_vfiprintf_r+0x21c>)
 800b8d8:	f7f4 fcaa 	bl	8000230 <memchr>
 800b8dc:	9a04      	ldr	r2, [sp, #16]
 800b8de:	b9d8      	cbnz	r0, 800b918 <_vfiprintf_r+0x110>
 800b8e0:	06d1      	lsls	r1, r2, #27
 800b8e2:	bf44      	itt	mi
 800b8e4:	2320      	movmi	r3, #32
 800b8e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8ea:	0713      	lsls	r3, r2, #28
 800b8ec:	bf44      	itt	mi
 800b8ee:	232b      	movmi	r3, #43	@ 0x2b
 800b8f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b8f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8fa:	d015      	beq.n	800b928 <_vfiprintf_r+0x120>
 800b8fc:	9a07      	ldr	r2, [sp, #28]
 800b8fe:	4654      	mov	r4, sl
 800b900:	2000      	movs	r0, #0
 800b902:	f04f 0c0a 	mov.w	ip, #10
 800b906:	4621      	mov	r1, r4
 800b908:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b90c:	3b30      	subs	r3, #48	@ 0x30
 800b90e:	2b09      	cmp	r3, #9
 800b910:	d94b      	bls.n	800b9aa <_vfiprintf_r+0x1a2>
 800b912:	b1b0      	cbz	r0, 800b942 <_vfiprintf_r+0x13a>
 800b914:	9207      	str	r2, [sp, #28]
 800b916:	e014      	b.n	800b942 <_vfiprintf_r+0x13a>
 800b918:	eba0 0308 	sub.w	r3, r0, r8
 800b91c:	fa09 f303 	lsl.w	r3, r9, r3
 800b920:	4313      	orrs	r3, r2
 800b922:	9304      	str	r3, [sp, #16]
 800b924:	46a2      	mov	sl, r4
 800b926:	e7d2      	b.n	800b8ce <_vfiprintf_r+0xc6>
 800b928:	9b03      	ldr	r3, [sp, #12]
 800b92a:	1d19      	adds	r1, r3, #4
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	9103      	str	r1, [sp, #12]
 800b930:	2b00      	cmp	r3, #0
 800b932:	bfbb      	ittet	lt
 800b934:	425b      	neglt	r3, r3
 800b936:	f042 0202 	orrlt.w	r2, r2, #2
 800b93a:	9307      	strge	r3, [sp, #28]
 800b93c:	9307      	strlt	r3, [sp, #28]
 800b93e:	bfb8      	it	lt
 800b940:	9204      	strlt	r2, [sp, #16]
 800b942:	7823      	ldrb	r3, [r4, #0]
 800b944:	2b2e      	cmp	r3, #46	@ 0x2e
 800b946:	d10a      	bne.n	800b95e <_vfiprintf_r+0x156>
 800b948:	7863      	ldrb	r3, [r4, #1]
 800b94a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b94c:	d132      	bne.n	800b9b4 <_vfiprintf_r+0x1ac>
 800b94e:	9b03      	ldr	r3, [sp, #12]
 800b950:	1d1a      	adds	r2, r3, #4
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	9203      	str	r2, [sp, #12]
 800b956:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b95a:	3402      	adds	r4, #2
 800b95c:	9305      	str	r3, [sp, #20]
 800b95e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ba34 <_vfiprintf_r+0x22c>
 800b962:	7821      	ldrb	r1, [r4, #0]
 800b964:	2203      	movs	r2, #3
 800b966:	4650      	mov	r0, sl
 800b968:	f7f4 fc62 	bl	8000230 <memchr>
 800b96c:	b138      	cbz	r0, 800b97e <_vfiprintf_r+0x176>
 800b96e:	9b04      	ldr	r3, [sp, #16]
 800b970:	eba0 000a 	sub.w	r0, r0, sl
 800b974:	2240      	movs	r2, #64	@ 0x40
 800b976:	4082      	lsls	r2, r0
 800b978:	4313      	orrs	r3, r2
 800b97a:	3401      	adds	r4, #1
 800b97c:	9304      	str	r3, [sp, #16]
 800b97e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b982:	4829      	ldr	r0, [pc, #164]	@ (800ba28 <_vfiprintf_r+0x220>)
 800b984:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b988:	2206      	movs	r2, #6
 800b98a:	f7f4 fc51 	bl	8000230 <memchr>
 800b98e:	2800      	cmp	r0, #0
 800b990:	d03f      	beq.n	800ba12 <_vfiprintf_r+0x20a>
 800b992:	4b26      	ldr	r3, [pc, #152]	@ (800ba2c <_vfiprintf_r+0x224>)
 800b994:	bb1b      	cbnz	r3, 800b9de <_vfiprintf_r+0x1d6>
 800b996:	9b03      	ldr	r3, [sp, #12]
 800b998:	3307      	adds	r3, #7
 800b99a:	f023 0307 	bic.w	r3, r3, #7
 800b99e:	3308      	adds	r3, #8
 800b9a0:	9303      	str	r3, [sp, #12]
 800b9a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9a4:	443b      	add	r3, r7
 800b9a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9a8:	e76a      	b.n	800b880 <_vfiprintf_r+0x78>
 800b9aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9ae:	460c      	mov	r4, r1
 800b9b0:	2001      	movs	r0, #1
 800b9b2:	e7a8      	b.n	800b906 <_vfiprintf_r+0xfe>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	3401      	adds	r4, #1
 800b9b8:	9305      	str	r3, [sp, #20]
 800b9ba:	4619      	mov	r1, r3
 800b9bc:	f04f 0c0a 	mov.w	ip, #10
 800b9c0:	4620      	mov	r0, r4
 800b9c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9c6:	3a30      	subs	r2, #48	@ 0x30
 800b9c8:	2a09      	cmp	r2, #9
 800b9ca:	d903      	bls.n	800b9d4 <_vfiprintf_r+0x1cc>
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d0c6      	beq.n	800b95e <_vfiprintf_r+0x156>
 800b9d0:	9105      	str	r1, [sp, #20]
 800b9d2:	e7c4      	b.n	800b95e <_vfiprintf_r+0x156>
 800b9d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9d8:	4604      	mov	r4, r0
 800b9da:	2301      	movs	r3, #1
 800b9dc:	e7f0      	b.n	800b9c0 <_vfiprintf_r+0x1b8>
 800b9de:	ab03      	add	r3, sp, #12
 800b9e0:	9300      	str	r3, [sp, #0]
 800b9e2:	462a      	mov	r2, r5
 800b9e4:	4b12      	ldr	r3, [pc, #72]	@ (800ba30 <_vfiprintf_r+0x228>)
 800b9e6:	a904      	add	r1, sp, #16
 800b9e8:	4630      	mov	r0, r6
 800b9ea:	f3af 8000 	nop.w
 800b9ee:	4607      	mov	r7, r0
 800b9f0:	1c78      	adds	r0, r7, #1
 800b9f2:	d1d6      	bne.n	800b9a2 <_vfiprintf_r+0x19a>
 800b9f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b9f6:	07d9      	lsls	r1, r3, #31
 800b9f8:	d405      	bmi.n	800ba06 <_vfiprintf_r+0x1fe>
 800b9fa:	89ab      	ldrh	r3, [r5, #12]
 800b9fc:	059a      	lsls	r2, r3, #22
 800b9fe:	d402      	bmi.n	800ba06 <_vfiprintf_r+0x1fe>
 800ba00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba02:	f7ff fd71 	bl	800b4e8 <__retarget_lock_release_recursive>
 800ba06:	89ab      	ldrh	r3, [r5, #12]
 800ba08:	065b      	lsls	r3, r3, #25
 800ba0a:	f53f af1f 	bmi.w	800b84c <_vfiprintf_r+0x44>
 800ba0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba10:	e71e      	b.n	800b850 <_vfiprintf_r+0x48>
 800ba12:	ab03      	add	r3, sp, #12
 800ba14:	9300      	str	r3, [sp, #0]
 800ba16:	462a      	mov	r2, r5
 800ba18:	4b05      	ldr	r3, [pc, #20]	@ (800ba30 <_vfiprintf_r+0x228>)
 800ba1a:	a904      	add	r1, sp, #16
 800ba1c:	4630      	mov	r0, r6
 800ba1e:	f000 f91b 	bl	800bc58 <_printf_i>
 800ba22:	e7e4      	b.n	800b9ee <_vfiprintf_r+0x1e6>
 800ba24:	0800cf50 	.word	0x0800cf50
 800ba28:	0800cf5a 	.word	0x0800cf5a
 800ba2c:	00000000 	.word	0x00000000
 800ba30:	0800b7e3 	.word	0x0800b7e3
 800ba34:	0800cf56 	.word	0x0800cf56

0800ba38 <sbrk_aligned>:
 800ba38:	b570      	push	{r4, r5, r6, lr}
 800ba3a:	4e0f      	ldr	r6, [pc, #60]	@ (800ba78 <sbrk_aligned+0x40>)
 800ba3c:	460c      	mov	r4, r1
 800ba3e:	6831      	ldr	r1, [r6, #0]
 800ba40:	4605      	mov	r5, r0
 800ba42:	b911      	cbnz	r1, 800ba4a <sbrk_aligned+0x12>
 800ba44:	f000 fc94 	bl	800c370 <_sbrk_r>
 800ba48:	6030      	str	r0, [r6, #0]
 800ba4a:	4621      	mov	r1, r4
 800ba4c:	4628      	mov	r0, r5
 800ba4e:	f000 fc8f 	bl	800c370 <_sbrk_r>
 800ba52:	1c43      	adds	r3, r0, #1
 800ba54:	d103      	bne.n	800ba5e <sbrk_aligned+0x26>
 800ba56:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	bd70      	pop	{r4, r5, r6, pc}
 800ba5e:	1cc4      	adds	r4, r0, #3
 800ba60:	f024 0403 	bic.w	r4, r4, #3
 800ba64:	42a0      	cmp	r0, r4
 800ba66:	d0f8      	beq.n	800ba5a <sbrk_aligned+0x22>
 800ba68:	1a21      	subs	r1, r4, r0
 800ba6a:	4628      	mov	r0, r5
 800ba6c:	f000 fc80 	bl	800c370 <_sbrk_r>
 800ba70:	3001      	adds	r0, #1
 800ba72:	d1f2      	bne.n	800ba5a <sbrk_aligned+0x22>
 800ba74:	e7ef      	b.n	800ba56 <sbrk_aligned+0x1e>
 800ba76:	bf00      	nop
 800ba78:	20000f80 	.word	0x20000f80

0800ba7c <_malloc_r>:
 800ba7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba80:	1ccd      	adds	r5, r1, #3
 800ba82:	f025 0503 	bic.w	r5, r5, #3
 800ba86:	3508      	adds	r5, #8
 800ba88:	2d0c      	cmp	r5, #12
 800ba8a:	bf38      	it	cc
 800ba8c:	250c      	movcc	r5, #12
 800ba8e:	2d00      	cmp	r5, #0
 800ba90:	4606      	mov	r6, r0
 800ba92:	db01      	blt.n	800ba98 <_malloc_r+0x1c>
 800ba94:	42a9      	cmp	r1, r5
 800ba96:	d904      	bls.n	800baa2 <_malloc_r+0x26>
 800ba98:	230c      	movs	r3, #12
 800ba9a:	6033      	str	r3, [r6, #0]
 800ba9c:	2000      	movs	r0, #0
 800ba9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb78 <_malloc_r+0xfc>
 800baa6:	f000 faa1 	bl	800bfec <__malloc_lock>
 800baaa:	f8d8 3000 	ldr.w	r3, [r8]
 800baae:	461c      	mov	r4, r3
 800bab0:	bb44      	cbnz	r4, 800bb04 <_malloc_r+0x88>
 800bab2:	4629      	mov	r1, r5
 800bab4:	4630      	mov	r0, r6
 800bab6:	f7ff ffbf 	bl	800ba38 <sbrk_aligned>
 800baba:	1c43      	adds	r3, r0, #1
 800babc:	4604      	mov	r4, r0
 800babe:	d158      	bne.n	800bb72 <_malloc_r+0xf6>
 800bac0:	f8d8 4000 	ldr.w	r4, [r8]
 800bac4:	4627      	mov	r7, r4
 800bac6:	2f00      	cmp	r7, #0
 800bac8:	d143      	bne.n	800bb52 <_malloc_r+0xd6>
 800baca:	2c00      	cmp	r4, #0
 800bacc:	d04b      	beq.n	800bb66 <_malloc_r+0xea>
 800bace:	6823      	ldr	r3, [r4, #0]
 800bad0:	4639      	mov	r1, r7
 800bad2:	4630      	mov	r0, r6
 800bad4:	eb04 0903 	add.w	r9, r4, r3
 800bad8:	f000 fc4a 	bl	800c370 <_sbrk_r>
 800badc:	4581      	cmp	r9, r0
 800bade:	d142      	bne.n	800bb66 <_malloc_r+0xea>
 800bae0:	6821      	ldr	r1, [r4, #0]
 800bae2:	1a6d      	subs	r5, r5, r1
 800bae4:	4629      	mov	r1, r5
 800bae6:	4630      	mov	r0, r6
 800bae8:	f7ff ffa6 	bl	800ba38 <sbrk_aligned>
 800baec:	3001      	adds	r0, #1
 800baee:	d03a      	beq.n	800bb66 <_malloc_r+0xea>
 800baf0:	6823      	ldr	r3, [r4, #0]
 800baf2:	442b      	add	r3, r5
 800baf4:	6023      	str	r3, [r4, #0]
 800baf6:	f8d8 3000 	ldr.w	r3, [r8]
 800bafa:	685a      	ldr	r2, [r3, #4]
 800bafc:	bb62      	cbnz	r2, 800bb58 <_malloc_r+0xdc>
 800bafe:	f8c8 7000 	str.w	r7, [r8]
 800bb02:	e00f      	b.n	800bb24 <_malloc_r+0xa8>
 800bb04:	6822      	ldr	r2, [r4, #0]
 800bb06:	1b52      	subs	r2, r2, r5
 800bb08:	d420      	bmi.n	800bb4c <_malloc_r+0xd0>
 800bb0a:	2a0b      	cmp	r2, #11
 800bb0c:	d917      	bls.n	800bb3e <_malloc_r+0xc2>
 800bb0e:	1961      	adds	r1, r4, r5
 800bb10:	42a3      	cmp	r3, r4
 800bb12:	6025      	str	r5, [r4, #0]
 800bb14:	bf18      	it	ne
 800bb16:	6059      	strne	r1, [r3, #4]
 800bb18:	6863      	ldr	r3, [r4, #4]
 800bb1a:	bf08      	it	eq
 800bb1c:	f8c8 1000 	streq.w	r1, [r8]
 800bb20:	5162      	str	r2, [r4, r5]
 800bb22:	604b      	str	r3, [r1, #4]
 800bb24:	4630      	mov	r0, r6
 800bb26:	f000 fa67 	bl	800bff8 <__malloc_unlock>
 800bb2a:	f104 000b 	add.w	r0, r4, #11
 800bb2e:	1d23      	adds	r3, r4, #4
 800bb30:	f020 0007 	bic.w	r0, r0, #7
 800bb34:	1ac2      	subs	r2, r0, r3
 800bb36:	bf1c      	itt	ne
 800bb38:	1a1b      	subne	r3, r3, r0
 800bb3a:	50a3      	strne	r3, [r4, r2]
 800bb3c:	e7af      	b.n	800ba9e <_malloc_r+0x22>
 800bb3e:	6862      	ldr	r2, [r4, #4]
 800bb40:	42a3      	cmp	r3, r4
 800bb42:	bf0c      	ite	eq
 800bb44:	f8c8 2000 	streq.w	r2, [r8]
 800bb48:	605a      	strne	r2, [r3, #4]
 800bb4a:	e7eb      	b.n	800bb24 <_malloc_r+0xa8>
 800bb4c:	4623      	mov	r3, r4
 800bb4e:	6864      	ldr	r4, [r4, #4]
 800bb50:	e7ae      	b.n	800bab0 <_malloc_r+0x34>
 800bb52:	463c      	mov	r4, r7
 800bb54:	687f      	ldr	r7, [r7, #4]
 800bb56:	e7b6      	b.n	800bac6 <_malloc_r+0x4a>
 800bb58:	461a      	mov	r2, r3
 800bb5a:	685b      	ldr	r3, [r3, #4]
 800bb5c:	42a3      	cmp	r3, r4
 800bb5e:	d1fb      	bne.n	800bb58 <_malloc_r+0xdc>
 800bb60:	2300      	movs	r3, #0
 800bb62:	6053      	str	r3, [r2, #4]
 800bb64:	e7de      	b.n	800bb24 <_malloc_r+0xa8>
 800bb66:	230c      	movs	r3, #12
 800bb68:	6033      	str	r3, [r6, #0]
 800bb6a:	4630      	mov	r0, r6
 800bb6c:	f000 fa44 	bl	800bff8 <__malloc_unlock>
 800bb70:	e794      	b.n	800ba9c <_malloc_r+0x20>
 800bb72:	6005      	str	r5, [r0, #0]
 800bb74:	e7d6      	b.n	800bb24 <_malloc_r+0xa8>
 800bb76:	bf00      	nop
 800bb78:	20000f84 	.word	0x20000f84

0800bb7c <_printf_common>:
 800bb7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb80:	4616      	mov	r6, r2
 800bb82:	4698      	mov	r8, r3
 800bb84:	688a      	ldr	r2, [r1, #8]
 800bb86:	690b      	ldr	r3, [r1, #16]
 800bb88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	bfb8      	it	lt
 800bb90:	4613      	movlt	r3, r2
 800bb92:	6033      	str	r3, [r6, #0]
 800bb94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bb98:	4607      	mov	r7, r0
 800bb9a:	460c      	mov	r4, r1
 800bb9c:	b10a      	cbz	r2, 800bba2 <_printf_common+0x26>
 800bb9e:	3301      	adds	r3, #1
 800bba0:	6033      	str	r3, [r6, #0]
 800bba2:	6823      	ldr	r3, [r4, #0]
 800bba4:	0699      	lsls	r1, r3, #26
 800bba6:	bf42      	ittt	mi
 800bba8:	6833      	ldrmi	r3, [r6, #0]
 800bbaa:	3302      	addmi	r3, #2
 800bbac:	6033      	strmi	r3, [r6, #0]
 800bbae:	6825      	ldr	r5, [r4, #0]
 800bbb0:	f015 0506 	ands.w	r5, r5, #6
 800bbb4:	d106      	bne.n	800bbc4 <_printf_common+0x48>
 800bbb6:	f104 0a19 	add.w	sl, r4, #25
 800bbba:	68e3      	ldr	r3, [r4, #12]
 800bbbc:	6832      	ldr	r2, [r6, #0]
 800bbbe:	1a9b      	subs	r3, r3, r2
 800bbc0:	42ab      	cmp	r3, r5
 800bbc2:	dc26      	bgt.n	800bc12 <_printf_common+0x96>
 800bbc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bbc8:	6822      	ldr	r2, [r4, #0]
 800bbca:	3b00      	subs	r3, #0
 800bbcc:	bf18      	it	ne
 800bbce:	2301      	movne	r3, #1
 800bbd0:	0692      	lsls	r2, r2, #26
 800bbd2:	d42b      	bmi.n	800bc2c <_printf_common+0xb0>
 800bbd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bbd8:	4641      	mov	r1, r8
 800bbda:	4638      	mov	r0, r7
 800bbdc:	47c8      	blx	r9
 800bbde:	3001      	adds	r0, #1
 800bbe0:	d01e      	beq.n	800bc20 <_printf_common+0xa4>
 800bbe2:	6823      	ldr	r3, [r4, #0]
 800bbe4:	6922      	ldr	r2, [r4, #16]
 800bbe6:	f003 0306 	and.w	r3, r3, #6
 800bbea:	2b04      	cmp	r3, #4
 800bbec:	bf02      	ittt	eq
 800bbee:	68e5      	ldreq	r5, [r4, #12]
 800bbf0:	6833      	ldreq	r3, [r6, #0]
 800bbf2:	1aed      	subeq	r5, r5, r3
 800bbf4:	68a3      	ldr	r3, [r4, #8]
 800bbf6:	bf0c      	ite	eq
 800bbf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bbfc:	2500      	movne	r5, #0
 800bbfe:	4293      	cmp	r3, r2
 800bc00:	bfc4      	itt	gt
 800bc02:	1a9b      	subgt	r3, r3, r2
 800bc04:	18ed      	addgt	r5, r5, r3
 800bc06:	2600      	movs	r6, #0
 800bc08:	341a      	adds	r4, #26
 800bc0a:	42b5      	cmp	r5, r6
 800bc0c:	d11a      	bne.n	800bc44 <_printf_common+0xc8>
 800bc0e:	2000      	movs	r0, #0
 800bc10:	e008      	b.n	800bc24 <_printf_common+0xa8>
 800bc12:	2301      	movs	r3, #1
 800bc14:	4652      	mov	r2, sl
 800bc16:	4641      	mov	r1, r8
 800bc18:	4638      	mov	r0, r7
 800bc1a:	47c8      	blx	r9
 800bc1c:	3001      	adds	r0, #1
 800bc1e:	d103      	bne.n	800bc28 <_printf_common+0xac>
 800bc20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc28:	3501      	adds	r5, #1
 800bc2a:	e7c6      	b.n	800bbba <_printf_common+0x3e>
 800bc2c:	18e1      	adds	r1, r4, r3
 800bc2e:	1c5a      	adds	r2, r3, #1
 800bc30:	2030      	movs	r0, #48	@ 0x30
 800bc32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc36:	4422      	add	r2, r4
 800bc38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc40:	3302      	adds	r3, #2
 800bc42:	e7c7      	b.n	800bbd4 <_printf_common+0x58>
 800bc44:	2301      	movs	r3, #1
 800bc46:	4622      	mov	r2, r4
 800bc48:	4641      	mov	r1, r8
 800bc4a:	4638      	mov	r0, r7
 800bc4c:	47c8      	blx	r9
 800bc4e:	3001      	adds	r0, #1
 800bc50:	d0e6      	beq.n	800bc20 <_printf_common+0xa4>
 800bc52:	3601      	adds	r6, #1
 800bc54:	e7d9      	b.n	800bc0a <_printf_common+0x8e>
	...

0800bc58 <_printf_i>:
 800bc58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc5c:	7e0f      	ldrb	r7, [r1, #24]
 800bc5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bc60:	2f78      	cmp	r7, #120	@ 0x78
 800bc62:	4691      	mov	r9, r2
 800bc64:	4680      	mov	r8, r0
 800bc66:	460c      	mov	r4, r1
 800bc68:	469a      	mov	sl, r3
 800bc6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bc6e:	d807      	bhi.n	800bc80 <_printf_i+0x28>
 800bc70:	2f62      	cmp	r7, #98	@ 0x62
 800bc72:	d80a      	bhi.n	800bc8a <_printf_i+0x32>
 800bc74:	2f00      	cmp	r7, #0
 800bc76:	f000 80d1 	beq.w	800be1c <_printf_i+0x1c4>
 800bc7a:	2f58      	cmp	r7, #88	@ 0x58
 800bc7c:	f000 80b8 	beq.w	800bdf0 <_printf_i+0x198>
 800bc80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc88:	e03a      	b.n	800bd00 <_printf_i+0xa8>
 800bc8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bc8e:	2b15      	cmp	r3, #21
 800bc90:	d8f6      	bhi.n	800bc80 <_printf_i+0x28>
 800bc92:	a101      	add	r1, pc, #4	@ (adr r1, 800bc98 <_printf_i+0x40>)
 800bc94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc98:	0800bcf1 	.word	0x0800bcf1
 800bc9c:	0800bd05 	.word	0x0800bd05
 800bca0:	0800bc81 	.word	0x0800bc81
 800bca4:	0800bc81 	.word	0x0800bc81
 800bca8:	0800bc81 	.word	0x0800bc81
 800bcac:	0800bc81 	.word	0x0800bc81
 800bcb0:	0800bd05 	.word	0x0800bd05
 800bcb4:	0800bc81 	.word	0x0800bc81
 800bcb8:	0800bc81 	.word	0x0800bc81
 800bcbc:	0800bc81 	.word	0x0800bc81
 800bcc0:	0800bc81 	.word	0x0800bc81
 800bcc4:	0800be03 	.word	0x0800be03
 800bcc8:	0800bd2f 	.word	0x0800bd2f
 800bccc:	0800bdbd 	.word	0x0800bdbd
 800bcd0:	0800bc81 	.word	0x0800bc81
 800bcd4:	0800bc81 	.word	0x0800bc81
 800bcd8:	0800be25 	.word	0x0800be25
 800bcdc:	0800bc81 	.word	0x0800bc81
 800bce0:	0800bd2f 	.word	0x0800bd2f
 800bce4:	0800bc81 	.word	0x0800bc81
 800bce8:	0800bc81 	.word	0x0800bc81
 800bcec:	0800bdc5 	.word	0x0800bdc5
 800bcf0:	6833      	ldr	r3, [r6, #0]
 800bcf2:	1d1a      	adds	r2, r3, #4
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	6032      	str	r2, [r6, #0]
 800bcf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd00:	2301      	movs	r3, #1
 800bd02:	e09c      	b.n	800be3e <_printf_i+0x1e6>
 800bd04:	6833      	ldr	r3, [r6, #0]
 800bd06:	6820      	ldr	r0, [r4, #0]
 800bd08:	1d19      	adds	r1, r3, #4
 800bd0a:	6031      	str	r1, [r6, #0]
 800bd0c:	0606      	lsls	r6, r0, #24
 800bd0e:	d501      	bpl.n	800bd14 <_printf_i+0xbc>
 800bd10:	681d      	ldr	r5, [r3, #0]
 800bd12:	e003      	b.n	800bd1c <_printf_i+0xc4>
 800bd14:	0645      	lsls	r5, r0, #25
 800bd16:	d5fb      	bpl.n	800bd10 <_printf_i+0xb8>
 800bd18:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd1c:	2d00      	cmp	r5, #0
 800bd1e:	da03      	bge.n	800bd28 <_printf_i+0xd0>
 800bd20:	232d      	movs	r3, #45	@ 0x2d
 800bd22:	426d      	negs	r5, r5
 800bd24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd28:	4858      	ldr	r0, [pc, #352]	@ (800be8c <_printf_i+0x234>)
 800bd2a:	230a      	movs	r3, #10
 800bd2c:	e011      	b.n	800bd52 <_printf_i+0xfa>
 800bd2e:	6821      	ldr	r1, [r4, #0]
 800bd30:	6833      	ldr	r3, [r6, #0]
 800bd32:	0608      	lsls	r0, r1, #24
 800bd34:	f853 5b04 	ldr.w	r5, [r3], #4
 800bd38:	d402      	bmi.n	800bd40 <_printf_i+0xe8>
 800bd3a:	0649      	lsls	r1, r1, #25
 800bd3c:	bf48      	it	mi
 800bd3e:	b2ad      	uxthmi	r5, r5
 800bd40:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd42:	4852      	ldr	r0, [pc, #328]	@ (800be8c <_printf_i+0x234>)
 800bd44:	6033      	str	r3, [r6, #0]
 800bd46:	bf14      	ite	ne
 800bd48:	230a      	movne	r3, #10
 800bd4a:	2308      	moveq	r3, #8
 800bd4c:	2100      	movs	r1, #0
 800bd4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd52:	6866      	ldr	r6, [r4, #4]
 800bd54:	60a6      	str	r6, [r4, #8]
 800bd56:	2e00      	cmp	r6, #0
 800bd58:	db05      	blt.n	800bd66 <_printf_i+0x10e>
 800bd5a:	6821      	ldr	r1, [r4, #0]
 800bd5c:	432e      	orrs	r6, r5
 800bd5e:	f021 0104 	bic.w	r1, r1, #4
 800bd62:	6021      	str	r1, [r4, #0]
 800bd64:	d04b      	beq.n	800bdfe <_printf_i+0x1a6>
 800bd66:	4616      	mov	r6, r2
 800bd68:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd6c:	fb03 5711 	mls	r7, r3, r1, r5
 800bd70:	5dc7      	ldrb	r7, [r0, r7]
 800bd72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd76:	462f      	mov	r7, r5
 800bd78:	42bb      	cmp	r3, r7
 800bd7a:	460d      	mov	r5, r1
 800bd7c:	d9f4      	bls.n	800bd68 <_printf_i+0x110>
 800bd7e:	2b08      	cmp	r3, #8
 800bd80:	d10b      	bne.n	800bd9a <_printf_i+0x142>
 800bd82:	6823      	ldr	r3, [r4, #0]
 800bd84:	07df      	lsls	r7, r3, #31
 800bd86:	d508      	bpl.n	800bd9a <_printf_i+0x142>
 800bd88:	6923      	ldr	r3, [r4, #16]
 800bd8a:	6861      	ldr	r1, [r4, #4]
 800bd8c:	4299      	cmp	r1, r3
 800bd8e:	bfde      	ittt	le
 800bd90:	2330      	movle	r3, #48	@ 0x30
 800bd92:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd96:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bd9a:	1b92      	subs	r2, r2, r6
 800bd9c:	6122      	str	r2, [r4, #16]
 800bd9e:	f8cd a000 	str.w	sl, [sp]
 800bda2:	464b      	mov	r3, r9
 800bda4:	aa03      	add	r2, sp, #12
 800bda6:	4621      	mov	r1, r4
 800bda8:	4640      	mov	r0, r8
 800bdaa:	f7ff fee7 	bl	800bb7c <_printf_common>
 800bdae:	3001      	adds	r0, #1
 800bdb0:	d14a      	bne.n	800be48 <_printf_i+0x1f0>
 800bdb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bdb6:	b004      	add	sp, #16
 800bdb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdbc:	6823      	ldr	r3, [r4, #0]
 800bdbe:	f043 0320 	orr.w	r3, r3, #32
 800bdc2:	6023      	str	r3, [r4, #0]
 800bdc4:	4832      	ldr	r0, [pc, #200]	@ (800be90 <_printf_i+0x238>)
 800bdc6:	2778      	movs	r7, #120	@ 0x78
 800bdc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bdcc:	6823      	ldr	r3, [r4, #0]
 800bdce:	6831      	ldr	r1, [r6, #0]
 800bdd0:	061f      	lsls	r7, r3, #24
 800bdd2:	f851 5b04 	ldr.w	r5, [r1], #4
 800bdd6:	d402      	bmi.n	800bdde <_printf_i+0x186>
 800bdd8:	065f      	lsls	r7, r3, #25
 800bdda:	bf48      	it	mi
 800bddc:	b2ad      	uxthmi	r5, r5
 800bdde:	6031      	str	r1, [r6, #0]
 800bde0:	07d9      	lsls	r1, r3, #31
 800bde2:	bf44      	itt	mi
 800bde4:	f043 0320 	orrmi.w	r3, r3, #32
 800bde8:	6023      	strmi	r3, [r4, #0]
 800bdea:	b11d      	cbz	r5, 800bdf4 <_printf_i+0x19c>
 800bdec:	2310      	movs	r3, #16
 800bdee:	e7ad      	b.n	800bd4c <_printf_i+0xf4>
 800bdf0:	4826      	ldr	r0, [pc, #152]	@ (800be8c <_printf_i+0x234>)
 800bdf2:	e7e9      	b.n	800bdc8 <_printf_i+0x170>
 800bdf4:	6823      	ldr	r3, [r4, #0]
 800bdf6:	f023 0320 	bic.w	r3, r3, #32
 800bdfa:	6023      	str	r3, [r4, #0]
 800bdfc:	e7f6      	b.n	800bdec <_printf_i+0x194>
 800bdfe:	4616      	mov	r6, r2
 800be00:	e7bd      	b.n	800bd7e <_printf_i+0x126>
 800be02:	6833      	ldr	r3, [r6, #0]
 800be04:	6825      	ldr	r5, [r4, #0]
 800be06:	6961      	ldr	r1, [r4, #20]
 800be08:	1d18      	adds	r0, r3, #4
 800be0a:	6030      	str	r0, [r6, #0]
 800be0c:	062e      	lsls	r6, r5, #24
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	d501      	bpl.n	800be16 <_printf_i+0x1be>
 800be12:	6019      	str	r1, [r3, #0]
 800be14:	e002      	b.n	800be1c <_printf_i+0x1c4>
 800be16:	0668      	lsls	r0, r5, #25
 800be18:	d5fb      	bpl.n	800be12 <_printf_i+0x1ba>
 800be1a:	8019      	strh	r1, [r3, #0]
 800be1c:	2300      	movs	r3, #0
 800be1e:	6123      	str	r3, [r4, #16]
 800be20:	4616      	mov	r6, r2
 800be22:	e7bc      	b.n	800bd9e <_printf_i+0x146>
 800be24:	6833      	ldr	r3, [r6, #0]
 800be26:	1d1a      	adds	r2, r3, #4
 800be28:	6032      	str	r2, [r6, #0]
 800be2a:	681e      	ldr	r6, [r3, #0]
 800be2c:	6862      	ldr	r2, [r4, #4]
 800be2e:	2100      	movs	r1, #0
 800be30:	4630      	mov	r0, r6
 800be32:	f7f4 f9fd 	bl	8000230 <memchr>
 800be36:	b108      	cbz	r0, 800be3c <_printf_i+0x1e4>
 800be38:	1b80      	subs	r0, r0, r6
 800be3a:	6060      	str	r0, [r4, #4]
 800be3c:	6863      	ldr	r3, [r4, #4]
 800be3e:	6123      	str	r3, [r4, #16]
 800be40:	2300      	movs	r3, #0
 800be42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be46:	e7aa      	b.n	800bd9e <_printf_i+0x146>
 800be48:	6923      	ldr	r3, [r4, #16]
 800be4a:	4632      	mov	r2, r6
 800be4c:	4649      	mov	r1, r9
 800be4e:	4640      	mov	r0, r8
 800be50:	47d0      	blx	sl
 800be52:	3001      	adds	r0, #1
 800be54:	d0ad      	beq.n	800bdb2 <_printf_i+0x15a>
 800be56:	6823      	ldr	r3, [r4, #0]
 800be58:	079b      	lsls	r3, r3, #30
 800be5a:	d413      	bmi.n	800be84 <_printf_i+0x22c>
 800be5c:	68e0      	ldr	r0, [r4, #12]
 800be5e:	9b03      	ldr	r3, [sp, #12]
 800be60:	4298      	cmp	r0, r3
 800be62:	bfb8      	it	lt
 800be64:	4618      	movlt	r0, r3
 800be66:	e7a6      	b.n	800bdb6 <_printf_i+0x15e>
 800be68:	2301      	movs	r3, #1
 800be6a:	4632      	mov	r2, r6
 800be6c:	4649      	mov	r1, r9
 800be6e:	4640      	mov	r0, r8
 800be70:	47d0      	blx	sl
 800be72:	3001      	adds	r0, #1
 800be74:	d09d      	beq.n	800bdb2 <_printf_i+0x15a>
 800be76:	3501      	adds	r5, #1
 800be78:	68e3      	ldr	r3, [r4, #12]
 800be7a:	9903      	ldr	r1, [sp, #12]
 800be7c:	1a5b      	subs	r3, r3, r1
 800be7e:	42ab      	cmp	r3, r5
 800be80:	dcf2      	bgt.n	800be68 <_printf_i+0x210>
 800be82:	e7eb      	b.n	800be5c <_printf_i+0x204>
 800be84:	2500      	movs	r5, #0
 800be86:	f104 0619 	add.w	r6, r4, #25
 800be8a:	e7f5      	b.n	800be78 <_printf_i+0x220>
 800be8c:	0800cf61 	.word	0x0800cf61
 800be90:	0800cf72 	.word	0x0800cf72

0800be94 <__sflush_r>:
 800be94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be9c:	0716      	lsls	r6, r2, #28
 800be9e:	4605      	mov	r5, r0
 800bea0:	460c      	mov	r4, r1
 800bea2:	d454      	bmi.n	800bf4e <__sflush_r+0xba>
 800bea4:	684b      	ldr	r3, [r1, #4]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	dc02      	bgt.n	800beb0 <__sflush_r+0x1c>
 800beaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800beac:	2b00      	cmp	r3, #0
 800beae:	dd48      	ble.n	800bf42 <__sflush_r+0xae>
 800beb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800beb2:	2e00      	cmp	r6, #0
 800beb4:	d045      	beq.n	800bf42 <__sflush_r+0xae>
 800beb6:	2300      	movs	r3, #0
 800beb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bebc:	682f      	ldr	r7, [r5, #0]
 800bebe:	6a21      	ldr	r1, [r4, #32]
 800bec0:	602b      	str	r3, [r5, #0]
 800bec2:	d030      	beq.n	800bf26 <__sflush_r+0x92>
 800bec4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bec6:	89a3      	ldrh	r3, [r4, #12]
 800bec8:	0759      	lsls	r1, r3, #29
 800beca:	d505      	bpl.n	800bed8 <__sflush_r+0x44>
 800becc:	6863      	ldr	r3, [r4, #4]
 800bece:	1ad2      	subs	r2, r2, r3
 800bed0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bed2:	b10b      	cbz	r3, 800bed8 <__sflush_r+0x44>
 800bed4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bed6:	1ad2      	subs	r2, r2, r3
 800bed8:	2300      	movs	r3, #0
 800beda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bedc:	6a21      	ldr	r1, [r4, #32]
 800bede:	4628      	mov	r0, r5
 800bee0:	47b0      	blx	r6
 800bee2:	1c43      	adds	r3, r0, #1
 800bee4:	89a3      	ldrh	r3, [r4, #12]
 800bee6:	d106      	bne.n	800bef6 <__sflush_r+0x62>
 800bee8:	6829      	ldr	r1, [r5, #0]
 800beea:	291d      	cmp	r1, #29
 800beec:	d82b      	bhi.n	800bf46 <__sflush_r+0xb2>
 800beee:	4a2a      	ldr	r2, [pc, #168]	@ (800bf98 <__sflush_r+0x104>)
 800bef0:	40ca      	lsrs	r2, r1
 800bef2:	07d6      	lsls	r6, r2, #31
 800bef4:	d527      	bpl.n	800bf46 <__sflush_r+0xb2>
 800bef6:	2200      	movs	r2, #0
 800bef8:	6062      	str	r2, [r4, #4]
 800befa:	04d9      	lsls	r1, r3, #19
 800befc:	6922      	ldr	r2, [r4, #16]
 800befe:	6022      	str	r2, [r4, #0]
 800bf00:	d504      	bpl.n	800bf0c <__sflush_r+0x78>
 800bf02:	1c42      	adds	r2, r0, #1
 800bf04:	d101      	bne.n	800bf0a <__sflush_r+0x76>
 800bf06:	682b      	ldr	r3, [r5, #0]
 800bf08:	b903      	cbnz	r3, 800bf0c <__sflush_r+0x78>
 800bf0a:	6560      	str	r0, [r4, #84]	@ 0x54
 800bf0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf0e:	602f      	str	r7, [r5, #0]
 800bf10:	b1b9      	cbz	r1, 800bf42 <__sflush_r+0xae>
 800bf12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf16:	4299      	cmp	r1, r3
 800bf18:	d002      	beq.n	800bf20 <__sflush_r+0x8c>
 800bf1a:	4628      	mov	r0, r5
 800bf1c:	f000 fa6c 	bl	800c3f8 <_free_r>
 800bf20:	2300      	movs	r3, #0
 800bf22:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf24:	e00d      	b.n	800bf42 <__sflush_r+0xae>
 800bf26:	2301      	movs	r3, #1
 800bf28:	4628      	mov	r0, r5
 800bf2a:	47b0      	blx	r6
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	1c50      	adds	r0, r2, #1
 800bf30:	d1c9      	bne.n	800bec6 <__sflush_r+0x32>
 800bf32:	682b      	ldr	r3, [r5, #0]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d0c6      	beq.n	800bec6 <__sflush_r+0x32>
 800bf38:	2b1d      	cmp	r3, #29
 800bf3a:	d001      	beq.n	800bf40 <__sflush_r+0xac>
 800bf3c:	2b16      	cmp	r3, #22
 800bf3e:	d11e      	bne.n	800bf7e <__sflush_r+0xea>
 800bf40:	602f      	str	r7, [r5, #0]
 800bf42:	2000      	movs	r0, #0
 800bf44:	e022      	b.n	800bf8c <__sflush_r+0xf8>
 800bf46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf4a:	b21b      	sxth	r3, r3
 800bf4c:	e01b      	b.n	800bf86 <__sflush_r+0xf2>
 800bf4e:	690f      	ldr	r7, [r1, #16]
 800bf50:	2f00      	cmp	r7, #0
 800bf52:	d0f6      	beq.n	800bf42 <__sflush_r+0xae>
 800bf54:	0793      	lsls	r3, r2, #30
 800bf56:	680e      	ldr	r6, [r1, #0]
 800bf58:	bf08      	it	eq
 800bf5a:	694b      	ldreq	r3, [r1, #20]
 800bf5c:	600f      	str	r7, [r1, #0]
 800bf5e:	bf18      	it	ne
 800bf60:	2300      	movne	r3, #0
 800bf62:	eba6 0807 	sub.w	r8, r6, r7
 800bf66:	608b      	str	r3, [r1, #8]
 800bf68:	f1b8 0f00 	cmp.w	r8, #0
 800bf6c:	dde9      	ble.n	800bf42 <__sflush_r+0xae>
 800bf6e:	6a21      	ldr	r1, [r4, #32]
 800bf70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bf72:	4643      	mov	r3, r8
 800bf74:	463a      	mov	r2, r7
 800bf76:	4628      	mov	r0, r5
 800bf78:	47b0      	blx	r6
 800bf7a:	2800      	cmp	r0, #0
 800bf7c:	dc08      	bgt.n	800bf90 <__sflush_r+0xfc>
 800bf7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf86:	81a3      	strh	r3, [r4, #12]
 800bf88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf90:	4407      	add	r7, r0
 800bf92:	eba8 0800 	sub.w	r8, r8, r0
 800bf96:	e7e7      	b.n	800bf68 <__sflush_r+0xd4>
 800bf98:	20400001 	.word	0x20400001

0800bf9c <_fflush_r>:
 800bf9c:	b538      	push	{r3, r4, r5, lr}
 800bf9e:	690b      	ldr	r3, [r1, #16]
 800bfa0:	4605      	mov	r5, r0
 800bfa2:	460c      	mov	r4, r1
 800bfa4:	b913      	cbnz	r3, 800bfac <_fflush_r+0x10>
 800bfa6:	2500      	movs	r5, #0
 800bfa8:	4628      	mov	r0, r5
 800bfaa:	bd38      	pop	{r3, r4, r5, pc}
 800bfac:	b118      	cbz	r0, 800bfb6 <_fflush_r+0x1a>
 800bfae:	6a03      	ldr	r3, [r0, #32]
 800bfb0:	b90b      	cbnz	r3, 800bfb6 <_fflush_r+0x1a>
 800bfb2:	f7ff f9eb 	bl	800b38c <__sinit>
 800bfb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d0f3      	beq.n	800bfa6 <_fflush_r+0xa>
 800bfbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bfc0:	07d0      	lsls	r0, r2, #31
 800bfc2:	d404      	bmi.n	800bfce <_fflush_r+0x32>
 800bfc4:	0599      	lsls	r1, r3, #22
 800bfc6:	d402      	bmi.n	800bfce <_fflush_r+0x32>
 800bfc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bfca:	f7ff fa8c 	bl	800b4e6 <__retarget_lock_acquire_recursive>
 800bfce:	4628      	mov	r0, r5
 800bfd0:	4621      	mov	r1, r4
 800bfd2:	f7ff ff5f 	bl	800be94 <__sflush_r>
 800bfd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bfd8:	07da      	lsls	r2, r3, #31
 800bfda:	4605      	mov	r5, r0
 800bfdc:	d4e4      	bmi.n	800bfa8 <_fflush_r+0xc>
 800bfde:	89a3      	ldrh	r3, [r4, #12]
 800bfe0:	059b      	lsls	r3, r3, #22
 800bfe2:	d4e1      	bmi.n	800bfa8 <_fflush_r+0xc>
 800bfe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bfe6:	f7ff fa7f 	bl	800b4e8 <__retarget_lock_release_recursive>
 800bfea:	e7dd      	b.n	800bfa8 <_fflush_r+0xc>

0800bfec <__malloc_lock>:
 800bfec:	4801      	ldr	r0, [pc, #4]	@ (800bff4 <__malloc_lock+0x8>)
 800bfee:	f7ff ba7a 	b.w	800b4e6 <__retarget_lock_acquire_recursive>
 800bff2:	bf00      	nop
 800bff4:	20000f7c 	.word	0x20000f7c

0800bff8 <__malloc_unlock>:
 800bff8:	4801      	ldr	r0, [pc, #4]	@ (800c000 <__malloc_unlock+0x8>)
 800bffa:	f7ff ba75 	b.w	800b4e8 <__retarget_lock_release_recursive>
 800bffe:	bf00      	nop
 800c000:	20000f7c 	.word	0x20000f7c

0800c004 <__sread>:
 800c004:	b510      	push	{r4, lr}
 800c006:	460c      	mov	r4, r1
 800c008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c00c:	f000 f99e 	bl	800c34c <_read_r>
 800c010:	2800      	cmp	r0, #0
 800c012:	bfab      	itete	ge
 800c014:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c016:	89a3      	ldrhlt	r3, [r4, #12]
 800c018:	181b      	addge	r3, r3, r0
 800c01a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c01e:	bfac      	ite	ge
 800c020:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c022:	81a3      	strhlt	r3, [r4, #12]
 800c024:	bd10      	pop	{r4, pc}

0800c026 <__swrite>:
 800c026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c02a:	461f      	mov	r7, r3
 800c02c:	898b      	ldrh	r3, [r1, #12]
 800c02e:	05db      	lsls	r3, r3, #23
 800c030:	4605      	mov	r5, r0
 800c032:	460c      	mov	r4, r1
 800c034:	4616      	mov	r6, r2
 800c036:	d505      	bpl.n	800c044 <__swrite+0x1e>
 800c038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c03c:	2302      	movs	r3, #2
 800c03e:	2200      	movs	r2, #0
 800c040:	f000 f972 	bl	800c328 <_lseek_r>
 800c044:	89a3      	ldrh	r3, [r4, #12]
 800c046:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c04a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c04e:	81a3      	strh	r3, [r4, #12]
 800c050:	4632      	mov	r2, r6
 800c052:	463b      	mov	r3, r7
 800c054:	4628      	mov	r0, r5
 800c056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c05a:	f000 b999 	b.w	800c390 <_write_r>

0800c05e <__sseek>:
 800c05e:	b510      	push	{r4, lr}
 800c060:	460c      	mov	r4, r1
 800c062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c066:	f000 f95f 	bl	800c328 <_lseek_r>
 800c06a:	1c43      	adds	r3, r0, #1
 800c06c:	89a3      	ldrh	r3, [r4, #12]
 800c06e:	bf15      	itete	ne
 800c070:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c072:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c076:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c07a:	81a3      	strheq	r3, [r4, #12]
 800c07c:	bf18      	it	ne
 800c07e:	81a3      	strhne	r3, [r4, #12]
 800c080:	bd10      	pop	{r4, pc}

0800c082 <__sclose>:
 800c082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c086:	f000 b995 	b.w	800c3b4 <_close_r>

0800c08a <_realloc_r>:
 800c08a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c08e:	4607      	mov	r7, r0
 800c090:	4614      	mov	r4, r2
 800c092:	460d      	mov	r5, r1
 800c094:	b921      	cbnz	r1, 800c0a0 <_realloc_r+0x16>
 800c096:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c09a:	4611      	mov	r1, r2
 800c09c:	f7ff bcee 	b.w	800ba7c <_malloc_r>
 800c0a0:	b92a      	cbnz	r2, 800c0ae <_realloc_r+0x24>
 800c0a2:	f000 f9a9 	bl	800c3f8 <_free_r>
 800c0a6:	4625      	mov	r5, r4
 800c0a8:	4628      	mov	r0, r5
 800c0aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0ae:	f000 f9ed 	bl	800c48c <_malloc_usable_size_r>
 800c0b2:	4284      	cmp	r4, r0
 800c0b4:	4606      	mov	r6, r0
 800c0b6:	d802      	bhi.n	800c0be <_realloc_r+0x34>
 800c0b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c0bc:	d8f4      	bhi.n	800c0a8 <_realloc_r+0x1e>
 800c0be:	4621      	mov	r1, r4
 800c0c0:	4638      	mov	r0, r7
 800c0c2:	f7ff fcdb 	bl	800ba7c <_malloc_r>
 800c0c6:	4680      	mov	r8, r0
 800c0c8:	b908      	cbnz	r0, 800c0ce <_realloc_r+0x44>
 800c0ca:	4645      	mov	r5, r8
 800c0cc:	e7ec      	b.n	800c0a8 <_realloc_r+0x1e>
 800c0ce:	42b4      	cmp	r4, r6
 800c0d0:	4622      	mov	r2, r4
 800c0d2:	4629      	mov	r1, r5
 800c0d4:	bf28      	it	cs
 800c0d6:	4632      	movcs	r2, r6
 800c0d8:	f7ff fa07 	bl	800b4ea <memcpy>
 800c0dc:	4629      	mov	r1, r5
 800c0de:	4638      	mov	r0, r7
 800c0e0:	f000 f98a 	bl	800c3f8 <_free_r>
 800c0e4:	e7f1      	b.n	800c0ca <_realloc_r+0x40>

0800c0e6 <__swbuf_r>:
 800c0e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0e8:	460e      	mov	r6, r1
 800c0ea:	4614      	mov	r4, r2
 800c0ec:	4605      	mov	r5, r0
 800c0ee:	b118      	cbz	r0, 800c0f8 <__swbuf_r+0x12>
 800c0f0:	6a03      	ldr	r3, [r0, #32]
 800c0f2:	b90b      	cbnz	r3, 800c0f8 <__swbuf_r+0x12>
 800c0f4:	f7ff f94a 	bl	800b38c <__sinit>
 800c0f8:	69a3      	ldr	r3, [r4, #24]
 800c0fa:	60a3      	str	r3, [r4, #8]
 800c0fc:	89a3      	ldrh	r3, [r4, #12]
 800c0fe:	071a      	lsls	r2, r3, #28
 800c100:	d501      	bpl.n	800c106 <__swbuf_r+0x20>
 800c102:	6923      	ldr	r3, [r4, #16]
 800c104:	b943      	cbnz	r3, 800c118 <__swbuf_r+0x32>
 800c106:	4621      	mov	r1, r4
 800c108:	4628      	mov	r0, r5
 800c10a:	f000 f82b 	bl	800c164 <__swsetup_r>
 800c10e:	b118      	cbz	r0, 800c118 <__swbuf_r+0x32>
 800c110:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c114:	4638      	mov	r0, r7
 800c116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c118:	6823      	ldr	r3, [r4, #0]
 800c11a:	6922      	ldr	r2, [r4, #16]
 800c11c:	1a98      	subs	r0, r3, r2
 800c11e:	6963      	ldr	r3, [r4, #20]
 800c120:	b2f6      	uxtb	r6, r6
 800c122:	4283      	cmp	r3, r0
 800c124:	4637      	mov	r7, r6
 800c126:	dc05      	bgt.n	800c134 <__swbuf_r+0x4e>
 800c128:	4621      	mov	r1, r4
 800c12a:	4628      	mov	r0, r5
 800c12c:	f7ff ff36 	bl	800bf9c <_fflush_r>
 800c130:	2800      	cmp	r0, #0
 800c132:	d1ed      	bne.n	800c110 <__swbuf_r+0x2a>
 800c134:	68a3      	ldr	r3, [r4, #8]
 800c136:	3b01      	subs	r3, #1
 800c138:	60a3      	str	r3, [r4, #8]
 800c13a:	6823      	ldr	r3, [r4, #0]
 800c13c:	1c5a      	adds	r2, r3, #1
 800c13e:	6022      	str	r2, [r4, #0]
 800c140:	701e      	strb	r6, [r3, #0]
 800c142:	6962      	ldr	r2, [r4, #20]
 800c144:	1c43      	adds	r3, r0, #1
 800c146:	429a      	cmp	r2, r3
 800c148:	d004      	beq.n	800c154 <__swbuf_r+0x6e>
 800c14a:	89a3      	ldrh	r3, [r4, #12]
 800c14c:	07db      	lsls	r3, r3, #31
 800c14e:	d5e1      	bpl.n	800c114 <__swbuf_r+0x2e>
 800c150:	2e0a      	cmp	r6, #10
 800c152:	d1df      	bne.n	800c114 <__swbuf_r+0x2e>
 800c154:	4621      	mov	r1, r4
 800c156:	4628      	mov	r0, r5
 800c158:	f7ff ff20 	bl	800bf9c <_fflush_r>
 800c15c:	2800      	cmp	r0, #0
 800c15e:	d0d9      	beq.n	800c114 <__swbuf_r+0x2e>
 800c160:	e7d6      	b.n	800c110 <__swbuf_r+0x2a>
	...

0800c164 <__swsetup_r>:
 800c164:	b538      	push	{r3, r4, r5, lr}
 800c166:	4b29      	ldr	r3, [pc, #164]	@ (800c20c <__swsetup_r+0xa8>)
 800c168:	4605      	mov	r5, r0
 800c16a:	6818      	ldr	r0, [r3, #0]
 800c16c:	460c      	mov	r4, r1
 800c16e:	b118      	cbz	r0, 800c178 <__swsetup_r+0x14>
 800c170:	6a03      	ldr	r3, [r0, #32]
 800c172:	b90b      	cbnz	r3, 800c178 <__swsetup_r+0x14>
 800c174:	f7ff f90a 	bl	800b38c <__sinit>
 800c178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c17c:	0719      	lsls	r1, r3, #28
 800c17e:	d422      	bmi.n	800c1c6 <__swsetup_r+0x62>
 800c180:	06da      	lsls	r2, r3, #27
 800c182:	d407      	bmi.n	800c194 <__swsetup_r+0x30>
 800c184:	2209      	movs	r2, #9
 800c186:	602a      	str	r2, [r5, #0]
 800c188:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c18c:	81a3      	strh	r3, [r4, #12]
 800c18e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c192:	e033      	b.n	800c1fc <__swsetup_r+0x98>
 800c194:	0758      	lsls	r0, r3, #29
 800c196:	d512      	bpl.n	800c1be <__swsetup_r+0x5a>
 800c198:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c19a:	b141      	cbz	r1, 800c1ae <__swsetup_r+0x4a>
 800c19c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1a0:	4299      	cmp	r1, r3
 800c1a2:	d002      	beq.n	800c1aa <__swsetup_r+0x46>
 800c1a4:	4628      	mov	r0, r5
 800c1a6:	f000 f927 	bl	800c3f8 <_free_r>
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1ae:	89a3      	ldrh	r3, [r4, #12]
 800c1b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c1b4:	81a3      	strh	r3, [r4, #12]
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	6063      	str	r3, [r4, #4]
 800c1ba:	6923      	ldr	r3, [r4, #16]
 800c1bc:	6023      	str	r3, [r4, #0]
 800c1be:	89a3      	ldrh	r3, [r4, #12]
 800c1c0:	f043 0308 	orr.w	r3, r3, #8
 800c1c4:	81a3      	strh	r3, [r4, #12]
 800c1c6:	6923      	ldr	r3, [r4, #16]
 800c1c8:	b94b      	cbnz	r3, 800c1de <__swsetup_r+0x7a>
 800c1ca:	89a3      	ldrh	r3, [r4, #12]
 800c1cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c1d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c1d4:	d003      	beq.n	800c1de <__swsetup_r+0x7a>
 800c1d6:	4621      	mov	r1, r4
 800c1d8:	4628      	mov	r0, r5
 800c1da:	f000 f83f 	bl	800c25c <__smakebuf_r>
 800c1de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1e2:	f013 0201 	ands.w	r2, r3, #1
 800c1e6:	d00a      	beq.n	800c1fe <__swsetup_r+0x9a>
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	60a2      	str	r2, [r4, #8]
 800c1ec:	6962      	ldr	r2, [r4, #20]
 800c1ee:	4252      	negs	r2, r2
 800c1f0:	61a2      	str	r2, [r4, #24]
 800c1f2:	6922      	ldr	r2, [r4, #16]
 800c1f4:	b942      	cbnz	r2, 800c208 <__swsetup_r+0xa4>
 800c1f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c1fa:	d1c5      	bne.n	800c188 <__swsetup_r+0x24>
 800c1fc:	bd38      	pop	{r3, r4, r5, pc}
 800c1fe:	0799      	lsls	r1, r3, #30
 800c200:	bf58      	it	pl
 800c202:	6962      	ldrpl	r2, [r4, #20]
 800c204:	60a2      	str	r2, [r4, #8]
 800c206:	e7f4      	b.n	800c1f2 <__swsetup_r+0x8e>
 800c208:	2000      	movs	r0, #0
 800c20a:	e7f7      	b.n	800c1fc <__swsetup_r+0x98>
 800c20c:	2000005c 	.word	0x2000005c

0800c210 <__swhatbuf_r>:
 800c210:	b570      	push	{r4, r5, r6, lr}
 800c212:	460c      	mov	r4, r1
 800c214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c218:	2900      	cmp	r1, #0
 800c21a:	b096      	sub	sp, #88	@ 0x58
 800c21c:	4615      	mov	r5, r2
 800c21e:	461e      	mov	r6, r3
 800c220:	da0d      	bge.n	800c23e <__swhatbuf_r+0x2e>
 800c222:	89a3      	ldrh	r3, [r4, #12]
 800c224:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c228:	f04f 0100 	mov.w	r1, #0
 800c22c:	bf14      	ite	ne
 800c22e:	2340      	movne	r3, #64	@ 0x40
 800c230:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c234:	2000      	movs	r0, #0
 800c236:	6031      	str	r1, [r6, #0]
 800c238:	602b      	str	r3, [r5, #0]
 800c23a:	b016      	add	sp, #88	@ 0x58
 800c23c:	bd70      	pop	{r4, r5, r6, pc}
 800c23e:	466a      	mov	r2, sp
 800c240:	f000 f8c8 	bl	800c3d4 <_fstat_r>
 800c244:	2800      	cmp	r0, #0
 800c246:	dbec      	blt.n	800c222 <__swhatbuf_r+0x12>
 800c248:	9901      	ldr	r1, [sp, #4]
 800c24a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c24e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c252:	4259      	negs	r1, r3
 800c254:	4159      	adcs	r1, r3
 800c256:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c25a:	e7eb      	b.n	800c234 <__swhatbuf_r+0x24>

0800c25c <__smakebuf_r>:
 800c25c:	898b      	ldrh	r3, [r1, #12]
 800c25e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c260:	079d      	lsls	r5, r3, #30
 800c262:	4606      	mov	r6, r0
 800c264:	460c      	mov	r4, r1
 800c266:	d507      	bpl.n	800c278 <__smakebuf_r+0x1c>
 800c268:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c26c:	6023      	str	r3, [r4, #0]
 800c26e:	6123      	str	r3, [r4, #16]
 800c270:	2301      	movs	r3, #1
 800c272:	6163      	str	r3, [r4, #20]
 800c274:	b003      	add	sp, #12
 800c276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c278:	ab01      	add	r3, sp, #4
 800c27a:	466a      	mov	r2, sp
 800c27c:	f7ff ffc8 	bl	800c210 <__swhatbuf_r>
 800c280:	9f00      	ldr	r7, [sp, #0]
 800c282:	4605      	mov	r5, r0
 800c284:	4639      	mov	r1, r7
 800c286:	4630      	mov	r0, r6
 800c288:	f7ff fbf8 	bl	800ba7c <_malloc_r>
 800c28c:	b948      	cbnz	r0, 800c2a2 <__smakebuf_r+0x46>
 800c28e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c292:	059a      	lsls	r2, r3, #22
 800c294:	d4ee      	bmi.n	800c274 <__smakebuf_r+0x18>
 800c296:	f023 0303 	bic.w	r3, r3, #3
 800c29a:	f043 0302 	orr.w	r3, r3, #2
 800c29e:	81a3      	strh	r3, [r4, #12]
 800c2a0:	e7e2      	b.n	800c268 <__smakebuf_r+0xc>
 800c2a2:	89a3      	ldrh	r3, [r4, #12]
 800c2a4:	6020      	str	r0, [r4, #0]
 800c2a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2aa:	81a3      	strh	r3, [r4, #12]
 800c2ac:	9b01      	ldr	r3, [sp, #4]
 800c2ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c2b2:	b15b      	cbz	r3, 800c2cc <__smakebuf_r+0x70>
 800c2b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2b8:	4630      	mov	r0, r6
 800c2ba:	f000 f825 	bl	800c308 <_isatty_r>
 800c2be:	b128      	cbz	r0, 800c2cc <__smakebuf_r+0x70>
 800c2c0:	89a3      	ldrh	r3, [r4, #12]
 800c2c2:	f023 0303 	bic.w	r3, r3, #3
 800c2c6:	f043 0301 	orr.w	r3, r3, #1
 800c2ca:	81a3      	strh	r3, [r4, #12]
 800c2cc:	89a3      	ldrh	r3, [r4, #12]
 800c2ce:	431d      	orrs	r5, r3
 800c2d0:	81a5      	strh	r5, [r4, #12]
 800c2d2:	e7cf      	b.n	800c274 <__smakebuf_r+0x18>

0800c2d4 <memmove>:
 800c2d4:	4288      	cmp	r0, r1
 800c2d6:	b510      	push	{r4, lr}
 800c2d8:	eb01 0402 	add.w	r4, r1, r2
 800c2dc:	d902      	bls.n	800c2e4 <memmove+0x10>
 800c2de:	4284      	cmp	r4, r0
 800c2e0:	4623      	mov	r3, r4
 800c2e2:	d807      	bhi.n	800c2f4 <memmove+0x20>
 800c2e4:	1e43      	subs	r3, r0, #1
 800c2e6:	42a1      	cmp	r1, r4
 800c2e8:	d008      	beq.n	800c2fc <memmove+0x28>
 800c2ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c2f2:	e7f8      	b.n	800c2e6 <memmove+0x12>
 800c2f4:	4402      	add	r2, r0
 800c2f6:	4601      	mov	r1, r0
 800c2f8:	428a      	cmp	r2, r1
 800c2fa:	d100      	bne.n	800c2fe <memmove+0x2a>
 800c2fc:	bd10      	pop	{r4, pc}
 800c2fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c302:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c306:	e7f7      	b.n	800c2f8 <memmove+0x24>

0800c308 <_isatty_r>:
 800c308:	b538      	push	{r3, r4, r5, lr}
 800c30a:	4d06      	ldr	r5, [pc, #24]	@ (800c324 <_isatty_r+0x1c>)
 800c30c:	2300      	movs	r3, #0
 800c30e:	4604      	mov	r4, r0
 800c310:	4608      	mov	r0, r1
 800c312:	602b      	str	r3, [r5, #0]
 800c314:	f7f6 f9d7 	bl	80026c6 <_isatty>
 800c318:	1c43      	adds	r3, r0, #1
 800c31a:	d102      	bne.n	800c322 <_isatty_r+0x1a>
 800c31c:	682b      	ldr	r3, [r5, #0]
 800c31e:	b103      	cbz	r3, 800c322 <_isatty_r+0x1a>
 800c320:	6023      	str	r3, [r4, #0]
 800c322:	bd38      	pop	{r3, r4, r5, pc}
 800c324:	20000f88 	.word	0x20000f88

0800c328 <_lseek_r>:
 800c328:	b538      	push	{r3, r4, r5, lr}
 800c32a:	4d07      	ldr	r5, [pc, #28]	@ (800c348 <_lseek_r+0x20>)
 800c32c:	4604      	mov	r4, r0
 800c32e:	4608      	mov	r0, r1
 800c330:	4611      	mov	r1, r2
 800c332:	2200      	movs	r2, #0
 800c334:	602a      	str	r2, [r5, #0]
 800c336:	461a      	mov	r2, r3
 800c338:	f7f6 f9d0 	bl	80026dc <_lseek>
 800c33c:	1c43      	adds	r3, r0, #1
 800c33e:	d102      	bne.n	800c346 <_lseek_r+0x1e>
 800c340:	682b      	ldr	r3, [r5, #0]
 800c342:	b103      	cbz	r3, 800c346 <_lseek_r+0x1e>
 800c344:	6023      	str	r3, [r4, #0]
 800c346:	bd38      	pop	{r3, r4, r5, pc}
 800c348:	20000f88 	.word	0x20000f88

0800c34c <_read_r>:
 800c34c:	b538      	push	{r3, r4, r5, lr}
 800c34e:	4d07      	ldr	r5, [pc, #28]	@ (800c36c <_read_r+0x20>)
 800c350:	4604      	mov	r4, r0
 800c352:	4608      	mov	r0, r1
 800c354:	4611      	mov	r1, r2
 800c356:	2200      	movs	r2, #0
 800c358:	602a      	str	r2, [r5, #0]
 800c35a:	461a      	mov	r2, r3
 800c35c:	f7f6 f95e 	bl	800261c <_read>
 800c360:	1c43      	adds	r3, r0, #1
 800c362:	d102      	bne.n	800c36a <_read_r+0x1e>
 800c364:	682b      	ldr	r3, [r5, #0]
 800c366:	b103      	cbz	r3, 800c36a <_read_r+0x1e>
 800c368:	6023      	str	r3, [r4, #0]
 800c36a:	bd38      	pop	{r3, r4, r5, pc}
 800c36c:	20000f88 	.word	0x20000f88

0800c370 <_sbrk_r>:
 800c370:	b538      	push	{r3, r4, r5, lr}
 800c372:	4d06      	ldr	r5, [pc, #24]	@ (800c38c <_sbrk_r+0x1c>)
 800c374:	2300      	movs	r3, #0
 800c376:	4604      	mov	r4, r0
 800c378:	4608      	mov	r0, r1
 800c37a:	602b      	str	r3, [r5, #0]
 800c37c:	f7f6 f9bc 	bl	80026f8 <_sbrk>
 800c380:	1c43      	adds	r3, r0, #1
 800c382:	d102      	bne.n	800c38a <_sbrk_r+0x1a>
 800c384:	682b      	ldr	r3, [r5, #0]
 800c386:	b103      	cbz	r3, 800c38a <_sbrk_r+0x1a>
 800c388:	6023      	str	r3, [r4, #0]
 800c38a:	bd38      	pop	{r3, r4, r5, pc}
 800c38c:	20000f88 	.word	0x20000f88

0800c390 <_write_r>:
 800c390:	b538      	push	{r3, r4, r5, lr}
 800c392:	4d07      	ldr	r5, [pc, #28]	@ (800c3b0 <_write_r+0x20>)
 800c394:	4604      	mov	r4, r0
 800c396:	4608      	mov	r0, r1
 800c398:	4611      	mov	r1, r2
 800c39a:	2200      	movs	r2, #0
 800c39c:	602a      	str	r2, [r5, #0]
 800c39e:	461a      	mov	r2, r3
 800c3a0:	f7f6 f959 	bl	8002656 <_write>
 800c3a4:	1c43      	adds	r3, r0, #1
 800c3a6:	d102      	bne.n	800c3ae <_write_r+0x1e>
 800c3a8:	682b      	ldr	r3, [r5, #0]
 800c3aa:	b103      	cbz	r3, 800c3ae <_write_r+0x1e>
 800c3ac:	6023      	str	r3, [r4, #0]
 800c3ae:	bd38      	pop	{r3, r4, r5, pc}
 800c3b0:	20000f88 	.word	0x20000f88

0800c3b4 <_close_r>:
 800c3b4:	b538      	push	{r3, r4, r5, lr}
 800c3b6:	4d06      	ldr	r5, [pc, #24]	@ (800c3d0 <_close_r+0x1c>)
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	4604      	mov	r4, r0
 800c3bc:	4608      	mov	r0, r1
 800c3be:	602b      	str	r3, [r5, #0]
 800c3c0:	f7f6 f965 	bl	800268e <_close>
 800c3c4:	1c43      	adds	r3, r0, #1
 800c3c6:	d102      	bne.n	800c3ce <_close_r+0x1a>
 800c3c8:	682b      	ldr	r3, [r5, #0]
 800c3ca:	b103      	cbz	r3, 800c3ce <_close_r+0x1a>
 800c3cc:	6023      	str	r3, [r4, #0]
 800c3ce:	bd38      	pop	{r3, r4, r5, pc}
 800c3d0:	20000f88 	.word	0x20000f88

0800c3d4 <_fstat_r>:
 800c3d4:	b538      	push	{r3, r4, r5, lr}
 800c3d6:	4d07      	ldr	r5, [pc, #28]	@ (800c3f4 <_fstat_r+0x20>)
 800c3d8:	2300      	movs	r3, #0
 800c3da:	4604      	mov	r4, r0
 800c3dc:	4608      	mov	r0, r1
 800c3de:	4611      	mov	r1, r2
 800c3e0:	602b      	str	r3, [r5, #0]
 800c3e2:	f7f6 f960 	bl	80026a6 <_fstat>
 800c3e6:	1c43      	adds	r3, r0, #1
 800c3e8:	d102      	bne.n	800c3f0 <_fstat_r+0x1c>
 800c3ea:	682b      	ldr	r3, [r5, #0]
 800c3ec:	b103      	cbz	r3, 800c3f0 <_fstat_r+0x1c>
 800c3ee:	6023      	str	r3, [r4, #0]
 800c3f0:	bd38      	pop	{r3, r4, r5, pc}
 800c3f2:	bf00      	nop
 800c3f4:	20000f88 	.word	0x20000f88

0800c3f8 <_free_r>:
 800c3f8:	b538      	push	{r3, r4, r5, lr}
 800c3fa:	4605      	mov	r5, r0
 800c3fc:	2900      	cmp	r1, #0
 800c3fe:	d041      	beq.n	800c484 <_free_r+0x8c>
 800c400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c404:	1f0c      	subs	r4, r1, #4
 800c406:	2b00      	cmp	r3, #0
 800c408:	bfb8      	it	lt
 800c40a:	18e4      	addlt	r4, r4, r3
 800c40c:	f7ff fdee 	bl	800bfec <__malloc_lock>
 800c410:	4a1d      	ldr	r2, [pc, #116]	@ (800c488 <_free_r+0x90>)
 800c412:	6813      	ldr	r3, [r2, #0]
 800c414:	b933      	cbnz	r3, 800c424 <_free_r+0x2c>
 800c416:	6063      	str	r3, [r4, #4]
 800c418:	6014      	str	r4, [r2, #0]
 800c41a:	4628      	mov	r0, r5
 800c41c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c420:	f7ff bdea 	b.w	800bff8 <__malloc_unlock>
 800c424:	42a3      	cmp	r3, r4
 800c426:	d908      	bls.n	800c43a <_free_r+0x42>
 800c428:	6820      	ldr	r0, [r4, #0]
 800c42a:	1821      	adds	r1, r4, r0
 800c42c:	428b      	cmp	r3, r1
 800c42e:	bf01      	itttt	eq
 800c430:	6819      	ldreq	r1, [r3, #0]
 800c432:	685b      	ldreq	r3, [r3, #4]
 800c434:	1809      	addeq	r1, r1, r0
 800c436:	6021      	streq	r1, [r4, #0]
 800c438:	e7ed      	b.n	800c416 <_free_r+0x1e>
 800c43a:	461a      	mov	r2, r3
 800c43c:	685b      	ldr	r3, [r3, #4]
 800c43e:	b10b      	cbz	r3, 800c444 <_free_r+0x4c>
 800c440:	42a3      	cmp	r3, r4
 800c442:	d9fa      	bls.n	800c43a <_free_r+0x42>
 800c444:	6811      	ldr	r1, [r2, #0]
 800c446:	1850      	adds	r0, r2, r1
 800c448:	42a0      	cmp	r0, r4
 800c44a:	d10b      	bne.n	800c464 <_free_r+0x6c>
 800c44c:	6820      	ldr	r0, [r4, #0]
 800c44e:	4401      	add	r1, r0
 800c450:	1850      	adds	r0, r2, r1
 800c452:	4283      	cmp	r3, r0
 800c454:	6011      	str	r1, [r2, #0]
 800c456:	d1e0      	bne.n	800c41a <_free_r+0x22>
 800c458:	6818      	ldr	r0, [r3, #0]
 800c45a:	685b      	ldr	r3, [r3, #4]
 800c45c:	6053      	str	r3, [r2, #4]
 800c45e:	4408      	add	r0, r1
 800c460:	6010      	str	r0, [r2, #0]
 800c462:	e7da      	b.n	800c41a <_free_r+0x22>
 800c464:	d902      	bls.n	800c46c <_free_r+0x74>
 800c466:	230c      	movs	r3, #12
 800c468:	602b      	str	r3, [r5, #0]
 800c46a:	e7d6      	b.n	800c41a <_free_r+0x22>
 800c46c:	6820      	ldr	r0, [r4, #0]
 800c46e:	1821      	adds	r1, r4, r0
 800c470:	428b      	cmp	r3, r1
 800c472:	bf04      	itt	eq
 800c474:	6819      	ldreq	r1, [r3, #0]
 800c476:	685b      	ldreq	r3, [r3, #4]
 800c478:	6063      	str	r3, [r4, #4]
 800c47a:	bf04      	itt	eq
 800c47c:	1809      	addeq	r1, r1, r0
 800c47e:	6021      	streq	r1, [r4, #0]
 800c480:	6054      	str	r4, [r2, #4]
 800c482:	e7ca      	b.n	800c41a <_free_r+0x22>
 800c484:	bd38      	pop	{r3, r4, r5, pc}
 800c486:	bf00      	nop
 800c488:	20000f84 	.word	0x20000f84

0800c48c <_malloc_usable_size_r>:
 800c48c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c490:	1f18      	subs	r0, r3, #4
 800c492:	2b00      	cmp	r3, #0
 800c494:	bfbc      	itt	lt
 800c496:	580b      	ldrlt	r3, [r1, r0]
 800c498:	18c0      	addlt	r0, r0, r3
 800c49a:	4770      	bx	lr

0800c49c <_init>:
 800c49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c49e:	bf00      	nop
 800c4a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4a2:	bc08      	pop	{r3}
 800c4a4:	469e      	mov	lr, r3
 800c4a6:	4770      	bx	lr

0800c4a8 <_fini>:
 800c4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4aa:	bf00      	nop
 800c4ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4ae:	bc08      	pop	{r3}
 800c4b0:	469e      	mov	lr, r3
 800c4b2:	4770      	bx	lr
