#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Apr 19 19:09:03 2018
# Process ID: 8664
# Current directory: C:/Users/ghchen/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10180 C:\Users\ghchen\Desktop\project_1\project_1.xpr
# Log file: C:/Users/ghchen/Desktop/project_1/vivado.log
# Journal file: C:/Users/ghchen/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ghchen/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/ghchen/Desktop/project_1/project_1.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 687.734 ; gain = 82.758
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/lab2_tests_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 19:09:42 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 19:09:42 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 696.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tests_behav -key {Behavioral:sim_1:Functional:lab2_tests} -tclbatch {lab2_tests.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source lab2_tests.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tests_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 710.324 ; gain = 13.574
add_wave {{/lab2_tests/UUT/calc/b1}} 
add_wave {{/lab2_tests/UUT/calc/b1/summed}} 
add_wave {{/lab2_tests/UUT/calc/b2/carry}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 746.582 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TopGun
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:06:52 . Memory (MB): peak = 802.125 ; gain = 592.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopGun' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:23]
INFO: [Synth 8-638] synthesizing module 'lab3_digsel' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:232]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:24]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:24]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:157]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4826]
INFO: [Synth 8-256] done synthesizing module 'GND' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4826]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:294]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:264]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (7#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (8#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:264]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (12#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (13#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:294]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (14#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (15#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:157]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:245]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (16#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab3_digsel' (17#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:232]
INFO: [Synth 8-638] synthesizing module 'AddSub8' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v:25]
INFO: [Synth 8-638] synthesizing module 'fullsend' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:27]
INFO: [Synth 8-638] synthesizing module 'fux4to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v:30]
INFO: [Synth 8-256] done synthesizing module 'fux4to1' (18#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v:30]
WARNING: [Synth 8-689] width (66) of port connection 'i' does not match port width (4) of module 'fux4to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
INFO: [Synth 8-256] done synthesizing module 'fullsend' (19#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:27]
INFO: [Synth 8-256] done synthesizing module 'AddSub8' (20#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v:25]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:25]
INFO: [Synth 8-638] synthesizing module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:28]
INFO: [Synth 8-256] done synthesizing module 'fux8to1' (21#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:28]
WARNING: [Synth 8-689] width (163) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [Synth 8-689] width (132) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [Synth 8-689] width (194) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [Synth 8-689] width (101) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [Synth 8-689] width (132) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [Synth 8-689] width (163) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [Synth 8-689] width (194) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (22#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:25]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'hex7seg' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'hex7seg' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
INFO: [Synth 8-638] synthesizing module 'BusFux' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v:30]
INFO: [Synth 8-256] done synthesizing module 'BusFux' (23#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v:30]
WARNING: [Synth 8-689] width (7) of port connection 'out' does not match port width (8) of module 'BusFux' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
INFO: [Synth 8-256] done synthesizing module 'TopGun' (24#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:23]
WARNING: [Synth 8-3917] design TopGun has port dp driven by constant 1
WARNING: [Synth 8-3917] design TopGun has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design TopGun has port an[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:06:53 . Memory (MB): peak = 830.766 ; gain = 620.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:21 ; elapsed = 00:06:53 . Memory (MB): peak = 830.766 ; gain = 620.855
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 2 instances
  XOR2 => LUT2: 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:34 ; elapsed = 00:07:05 . Memory (MB): peak = 1130.973 ; gain = 921.063
64 Infos, 17 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1130.973 ; gain = 349.617
save_wave_config {C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg
set_property xsim.view C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/lab2_tests_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 19:26:08 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 19:26:08 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tests_behav -key {Behavioral:sim_1:Functional:lab2_tests} -tclbatch {lab2_tests.tcl} -view {C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg
source lab2_tests.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tests_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1143.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/lab2_tests_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 19:31:18 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 19:31:18 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tests_behav -key {Behavioral:sim_1:Functional:lab2_tests} -tclbatch {lab2_tests.tcl} -view {C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg
source lab2_tests.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tests_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.879 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ghchen/Desktop/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Apr 19 19:32:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/ghchen/Desktop/project_1/project_1.runs/synth_1/runme.log
[Thu Apr 19 19:32:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/ghchen/Desktop/project_1/project_1.runs/impl_1/runme.log
add_wave {{/lab2_tests/UUT/calc}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.879 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:15 ; elapsed = 00:32:23 . Memory (MB): peak = 1147.141 ; gain = 937.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopGun' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:23]
INFO: [Synth 8-638] synthesizing module 'lab3_digsel' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:232]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:24]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:24]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:157]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4826]
INFO: [Synth 8-256] done synthesizing module 'GND' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:4826]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:294]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:264]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (7#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (8#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:264]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (12#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (13#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:294]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (14#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (15#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:157]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:245]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (16#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab3_digsel' (17#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:232]
INFO: [Synth 8-638] synthesizing module 'AddSub8' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v:25]
INFO: [Synth 8-638] synthesizing module 'fullsend' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:27]
INFO: [Synth 8-638] synthesizing module 'fux4to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v:30]
INFO: [Synth 8-256] done synthesizing module 'fux4to1' (18#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v:30]
WARNING: [Synth 8-689] width (66) of port connection 'i' does not match port width (4) of module 'fux4to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
INFO: [Synth 8-256] done synthesizing module 'fullsend' (19#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:27]
INFO: [Synth 8-256] done synthesizing module 'AddSub8' (20#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v:25]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:25]
INFO: [Synth 8-638] synthesizing module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:28]
INFO: [Synth 8-256] done synthesizing module 'fux8to1' (21#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:28]
WARNING: [Synth 8-689] width (163) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [Synth 8-689] width (132) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [Synth 8-689] width (194) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [Synth 8-689] width (101) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [Synth 8-689] width (132) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [Synth 8-689] width (163) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [Synth 8-689] width (194) of port connection 'in' does not match port width (8) of module 'fux8to1' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (22#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:25]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'hex7seg' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'hex7seg' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
INFO: [Synth 8-638] synthesizing module 'BusFux' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v:30]
INFO: [Synth 8-256] done synthesizing module 'BusFux' (23#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v:30]
WARNING: [Synth 8-689] width (7) of port connection 'out' does not match port width (8) of module 'BusFux' [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
INFO: [Synth 8-256] done synthesizing module 'TopGun' (24#1) [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:23]
WARNING: [Synth 8-3917] design TopGun has port dp driven by constant 1
WARNING: [Synth 8-3917] design TopGun has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design TopGun has port an[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:16 ; elapsed = 00:32:24 . Memory (MB): peak = 1168.332 ; gain = 958.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:16 ; elapsed = 00:32:24 . Memory (MB): peak = 1168.332 ; gain = 958.422
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ghchen/Desktop/project_1/project_1.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1237.652 ; gain = 93.773
save_wave_config {C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/lab2_tests_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 19:47:10 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 19:47:10 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tests_behav -key {Behavioral:sim_1:Functional:lab2_tests} -tclbatch {lab2_tests.tcl} -view {C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg
source lab2_tests.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tests_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1237.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/lab2_tests_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 19:50:18 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 19:50:18 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tests_behav -key {Behavioral:sim_1:Functional:lab2_tests} -tclbatch {lab2_tests.tcl} -view {C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg
source lab2_tests.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tests_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1237.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/lab2_tests_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 19:54:06 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 19:54:06 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tests_behav -key {Behavioral:sim_1:Functional:lab2_tests} -tclbatch {lab2_tests.tcl} -view {C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config C:/Users/ghchen/Desktop/project_1/lab2_tests_behav1.wcfg
source lab2_tests.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tests_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1237.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1237.652 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 19:54:57 2018...
