 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : eth_top
Version: W-2024.09-SP4-1
Date   : Tue May 13 10:44:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: wishbone/bd_ram/raddr_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/TxBDReady_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/bd_ram/raddr_reg[2]/CLK (DFFX1_RVT)            0.00 #     0.00 r
  wishbone/bd_ram/raddr_reg[2]/Q (DFFX1_RVT)              0.15       0.15 f
  wishbone/bd_ram/U14065/Y (NBUFFX2_RVT)                  0.55       0.70 f
  wishbone/bd_ram/U11105/Y (NBUFFX2_RVT)                  0.63       1.33 f
  wishbone/bd_ram/U10453/Y (NOR2X0_RVT)                   0.63       1.96 r
  wishbone/bd_ram/U10662/Y (AND2X1_RVT)                   0.60       2.57 r
  wishbone/bd_ram/U13951/Y (NBUFFX2_RVT)                  0.59       3.16 r
  wishbone/bd_ram/U14350/Y (NBUFFX2_RVT)                  0.57       3.72 r
  wishbone/bd_ram/U20424/Y (IBUFFX2_RVT)                  2.49       6.22 f
  wishbone/bd_ram/U14476/Y (IBUFFX2_RVT)                  6.44      12.65 r
  wishbone/bd_ram/U24004/Y (AO22X1_RVT)                  10.42      23.07 r
  wishbone/bd_ram/U24005/Y (AO221X1_RVT)                  0.19      23.26 r
  wishbone/bd_ram/U24008/Y (NOR4X0_RVT)                   0.22      23.48 f
  wishbone/bd_ram/U24009/Y (OA22X1_RVT)                   0.16      23.64 f
  wishbone/bd_ram/U24010/Y (OA221X1_RVT)                  0.17      23.81 f
  wishbone/bd_ram/U24068/Y (NAND4X0_RVT)                  0.16      23.97 r
  wishbone/bd_ram/U20483/Y (AND2X1_RVT)                   0.17      24.14 r
  wishbone/bd_ram/do_tri[26]/Y (TNBUFFX1_RVT)             0.35      24.49 r
  wishbone/bd_ram/U24591/Y (NBUFFX2_RVT)                  0.35      24.84 r
  wishbone/bd_ram/do[26] (eth_spram_256x32)               0.00      24.84 r
  wishbone/U337/Y (NBUFFX2_RVT)                           0.60      25.44 r
  wishbone/U7/Y (NOR2X0_RVT)                              0.65      26.09 f
  wishbone/U37/Y (NAND2X0_RVT)                            0.12      26.22 r
  wishbone/U500/Y (OR4X1_RVT)                             0.23      26.45 r
  wishbone/U787/Y (AND3X4_RVT)                            0.20      26.65 r
  wishbone/U786/Y (OR2X1_RVT)                             0.19      26.83 r
  wishbone/TxBDReady_reg/D (DFFARX1_RVT)                  0.11      26.95 r
  data arrival time                                                 26.95

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/TxBDReady_reg/CLK (DFFARX1_RVT)                0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -26.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.20


  Startpoint: wishbone/bd_ram/raddr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/RxPointerMSB_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/bd_ram/raddr_reg[1]/CLK (DFFX1_RVT)            0.00 #     0.00 r
  wishbone/bd_ram/raddr_reg[1]/Q (DFFX1_RVT)              0.15       0.15 f
  wishbone/bd_ram/U11283/Y (INVX0_RVT)                    0.58       0.74 r
  wishbone/bd_ram/U14087/Y (AND2X1_RVT)                   0.59       1.33 r
  wishbone/bd_ram/U14035/Y (AND2X1_RVT)                   0.59       1.92 r
  wishbone/bd_ram/U180/Y (IBUFFX2_RVT)                    0.58       2.51 f
  wishbone/bd_ram/U3159/Y (INVX0_RVT)                     0.56       3.06 r
  wishbone/bd_ram/U2948/Y (NBUFFX2_RVT)                   0.52       3.58 r
  wishbone/bd_ram/U462/Y (NBUFFX2_RVT)                    1.37       4.95 r
  wishbone/bd_ram/U20741/Y (AOI221X1_RVT)                18.46      23.41 f
  wishbone/bd_ram/U20738/Y (AND4X1_RVT)                   0.18      23.59 f
  wishbone/bd_ram/U23826/Y (OA22X1_RVT)                   0.17      23.76 f
  wishbone/bd_ram/U13364/Y (OAI221X1_RVT)                 0.19      23.96 r
  wishbone/bd_ram/U20488/Y (OR4X1_RVT)                    0.23      24.18 r
  wishbone/bd_ram/U24599/Y (AND2X1_RVT)                   0.16      24.35 r
  wishbone/bd_ram/do_tri[23]/Y (TNBUFFX1_RVT)             0.31      24.66 r
  wishbone/bd_ram/U24593/Y (NBUFFX2_RVT)                  0.33      24.99 r
  wishbone/bd_ram/do[23] (eth_spram_256x32)               0.00      24.99 r
  wishbone/U309/Y (NBUFFX2_RVT)                           0.59      25.58 r
  wishbone/U120/Y (NBUFFX2_RVT)                           0.59      26.17 r
  wishbone/U1303/Y (AO222X1_RVT)                          0.65      26.82 r
  wishbone/RxPointerMSB_reg[23]/D (DFFARX1_RVT)           0.11      26.93 r
  data arrival time                                                 26.93

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/RxPointerMSB_reg[23]/CLK (DFFARX1_RVT)         0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                -26.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.20


  Startpoint: wishbone/bd_ram/raddr_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/TxLength_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/bd_ram/raddr_reg[3]/CLK (DFFX1_RVT)            0.00 #     0.00 r
  wishbone/bd_ram/raddr_reg[3]/Q (DFFX1_RVT)              0.15       0.15 f
  wishbone/bd_ram/U49/Y (NOR2X0_RVT)                      0.66       0.82 r
  wishbone/bd_ram/U9972/Y (NAND2X0_RVT)                   0.55       1.36 f
  wishbone/bd_ram/U9/Y (IBUFFX2_RVT)                      0.56       1.93 r
  wishbone/bd_ram/U14728/Y (IBUFFX2_RVT)                  2.49       4.42 f
  wishbone/bd_ram/U17891/Y (IBUFFX2_RVT)                  4.08       8.50 r
  wishbone/bd_ram/U9853/Y (AOI22X1_RVT)                  14.69      23.18 f
  wishbone/bd_ram/U9852/Y (OA221X1_RVT)                   0.16      23.35 f
  wishbone/bd_ram/U21100/Y (AND4X1_RVT)                   0.18      23.52 f
  wishbone/bd_ram/U23719/Y (OA22X1_RVT)                   0.17      23.69 f
  wishbone/bd_ram/U13377/Y (OAI221X1_RVT)                 0.19      23.89 r
  wishbone/bd_ram/U20531/Y (OR4X1_RVT)                    0.23      24.11 r
  wishbone/bd_ram/U24598/Y (AND2X1_RVT)                   0.16      24.28 r
  wishbone/bd_ram/do_tri[22]/Y (TNBUFFX1_RVT)             0.31      24.59 r
  wishbone/bd_ram/do[22] (eth_spram_256x32)               0.00      24.59 r
  wishbone/U473/Y (INVX0_RVT)                             0.30      24.89 f
  wishbone/U10/Y (INVX0_RVT)                              0.58      25.47 r
  wishbone/U330/Y (NBUFFX2_RVT)                           0.61      26.08 r
  wishbone/U188/Y (AOI222X1_RVT)                          0.61      26.70 f
  wishbone/U186/Y (NAND2X0_RVT)                           0.13      26.82 r
  wishbone/TxLength_reg[6]/D (DFFARX1_RVT)                0.11      26.93 r
  data arrival time                                                 26.93

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/TxLength_reg[6]/CLK (DFFARX1_RVT)              0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                -26.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.20


  Startpoint: wishbone/bd_ram/raddr_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: temp_wb_dat_o_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/bd_ram/raddr_reg[1]/CLK (DFFX1_RVT)            0.00 #     0.00 r
  wishbone/bd_ram/raddr_reg[1]/Q (DFFX1_RVT)              0.15       0.15 f
  wishbone/bd_ram/U11283/Y (INVX0_RVT)                    0.58       0.74 r
  wishbone/bd_ram/U14087/Y (AND2X1_RVT)                   0.59       1.33 r
  wishbone/bd_ram/U14035/Y (AND2X1_RVT)                   0.59       1.92 r
  wishbone/bd_ram/U180/Y (IBUFFX2_RVT)                    0.58       2.51 f
  wishbone/bd_ram/U3159/Y (INVX0_RVT)                     0.56       3.06 r
  wishbone/bd_ram/U2948/Y (NBUFFX2_RVT)                   0.52       3.58 r
  wishbone/bd_ram/U462/Y (NBUFFX2_RVT)                    1.37       4.95 r
  wishbone/bd_ram/U20741/Y (AOI221X1_RVT)                18.46      23.41 f
  wishbone/bd_ram/U20738/Y (AND4X1_RVT)                   0.18      23.59 f
  wishbone/bd_ram/U23826/Y (OA22X1_RVT)                   0.17      23.76 f
  wishbone/bd_ram/U13364/Y (OAI221X1_RVT)                 0.19      23.96 r
  wishbone/bd_ram/U20488/Y (OR4X1_RVT)                    0.23      24.18 r
  wishbone/bd_ram/U24599/Y (AND2X1_RVT)                   0.16      24.35 r
  wishbone/bd_ram/do_tri[23]/Y (TNBUFFX1_RVT)             0.31      24.66 r
  wishbone/bd_ram/U24593/Y (NBUFFX2_RVT)                  0.33      24.99 r
  wishbone/bd_ram/do[23] (eth_spram_256x32)               0.00      24.99 r
  wishbone/U309/Y (NBUFFX2_RVT)                           0.59      25.58 r
  wishbone/U120/Y (NBUFFX2_RVT)                           0.59      26.17 r
  wishbone/WB_DAT_O[23] (eth_wishbone)                    0.00      26.17 r
  U181/Y (AO22X1_RVT)                                     0.64      26.81 r
  temp_wb_dat_o_reg_reg[23]/D (DFFARX1_RVT)               0.12      26.93 r
  data arrival time                                                 26.93

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  temp_wb_dat_o_reg_reg[23]/CLK (DFFARX1_RVT)             0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -26.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.20


  Startpoint: wishbone/bd_ram/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/TxLength_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/bd_ram/raddr_reg[0]/CLK (DFFX1_RVT)            0.00 #     0.00 r
  wishbone/bd_ram/raddr_reg[0]/QN (DFFX1_RVT)             0.13       0.13 r
  wishbone/bd_ram/U2666/Y (NOR2X0_RVT)                    0.66       0.78 f
  wishbone/bd_ram/U13961/Y (NBUFFX2_RVT)                  0.55       1.33 f
  wishbone/bd_ram/U10026/Y (AND2X1_RVT)                   0.60       1.93 f
  wishbone/bd_ram/U19/Y (DELLN1X2_RVT)                    1.22       3.15 f
  wishbone/bd_ram/U13106/Y (IBUFFX2_RVT)                  2.33       5.48 r
  wishbone/bd_ram/U16885/Y (IBUFFX2_RVT)                  2.49       7.97 f
  wishbone/bd_ram/U9832/Y (IBUFFX2_RVT)                   6.71      14.68 r
  wishbone/bd_ram/U9995/Y (IBUFFX2_RVT)                   4.07      18.75 f
  wishbone/bd_ram/U23548/Y (AO221X1_RVT)                  4.35      23.09 f
  wishbone/bd_ram/U23549/Y (NOR4X0_RVT)                   0.22      23.32 r
  wishbone/bd_ram/U23562/Y (OA221X1_RVT)                  0.19      23.51 r
  wishbone/bd_ram/U2575/Y (AND2X1_RVT)                    0.17      23.68 r
  wishbone/bd_ram/U3110/Y (NAND3X0_RVT)                   0.15      23.83 f
  wishbone/bd_ram/U20499/Y (AND2X1_RVT)                   0.19      24.02 f
  wishbone/bd_ram/do_tri[20]/Y (TNBUFFX1_RVT)             0.56      24.57 f
  wishbone/bd_ram/U14393/Y (NBUFFX2_RVT)                  0.36      24.94 f
  wishbone/bd_ram/do[20] (eth_spram_256x32)               0.00      24.94 f
  wishbone/U1357/Y (NBUFFX2_RVT)                          0.58      25.52 f
  wishbone/U389/Y (NBUFFX2_RVT)                           0.56      26.08 f
  wishbone/U278/Y (AOI222X1_RVT)                          0.61      26.70 r
  wishbone/U276/Y (NAND2X0_RVT)                           0.13      26.83 f
  wishbone/TxLength_reg[4]/D (DFFARX1_RVT)                0.11      26.93 f
  data arrival time                                                 26.93

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/TxLength_reg[4]/CLK (DFFARX1_RVT)              0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -26.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.20


  Startpoint: wishbone/bd_ram/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: temp_wb_dat_o_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/bd_ram/raddr_reg[0]/CLK (DFFX1_RVT)            0.00 #     0.00 r
  wishbone/bd_ram/raddr_reg[0]/QN (DFFX1_RVT)             0.13       0.13 r
  wishbone/bd_ram/U2666/Y (NOR2X0_RVT)                    0.66       0.78 f
  wishbone/bd_ram/U13961/Y (NBUFFX2_RVT)                  0.55       1.33 f
  wishbone/bd_ram/U10026/Y (AND2X1_RVT)                   0.60       1.93 f
  wishbone/bd_ram/U20/Y (DELLN1X2_RVT)                    1.22       3.15 f
  wishbone/bd_ram/U20436/Y (IBUFFX2_RVT)                  2.44       5.60 r
  wishbone/bd_ram/U17868/Y (IBUFFX2_RVT)                  4.21       9.80 f
  wishbone/bd_ram/U13954/Y (IBUFFX2_RVT)                  4.30      14.10 r
  wishbone/bd_ram/U11088/Y (IBUFFX2_RVT)                  2.38      16.48 f
  wishbone/bd_ram/U150/Y (DELLN1X2_RVT)                   4.28      20.76 f
  wishbone/bd_ram/U111/Y (AOI221X1_RVT)                   2.59      23.35 r
  wishbone/bd_ram/U99/Y (AND4X1_RVT)                      0.19      23.53 r
  wishbone/bd_ram/U23475/Y (OA221X1_RVT)                  0.20      23.73 r
  wishbone/bd_ram/U2638/Y (NAND3X0_RVT)                   0.16      23.89 f
  wishbone/bd_ram/U20487/Y (AND2X1_RVT)                   0.19      24.08 f
  wishbone/bd_ram/do_tri[19]/Y (TNBUFFX1_RVT)             0.56      24.64 f
  wishbone/bd_ram/U24592/Y (NBUFFX2_RVT)                  0.36      25.00 f
  wishbone/bd_ram/do[19] (eth_spram_256x32)               0.00      25.00 f
  wishbone/U344/Y (NBUFFX2_RVT)                           0.58      25.58 f
  wishbone/U191/Y (NBUFFX2_RVT)                           0.57      26.15 f
  wishbone/WB_DAT_O[19] (eth_wishbone)                    0.00      26.15 f
  U103/Y (AO22X2_RVT)                                     0.65      26.80 f
  temp_wb_dat_o_reg_reg[19]/D (DFFARX1_RVT)               0.12      26.92 f
  data arrival time                                                 26.92

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  temp_wb_dat_o_reg_reg[19]/CLK (DFFARX1_RVT)             0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -26.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.18


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[102][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U13710/Y (INVX0_RVT)                    0.57       0.75 f
  wishbone/bd_ram/U14447/Y (INVX0_RVT)                    0.57       1.32 r
  wishbone/bd_ram/U14450/Y (IBUFFX2_RVT)                  1.31       2.63 f
  wishbone/bd_ram/U18635/Y (IBUFFX2_RVT)                  9.65      12.29 r
  wishbone/bd_ram/U8776/Y (AO22X2_RVT)                   14.50      26.78 r
  wishbone/bd_ram/mem0_reg[102][1]/D (DFFX1_RVT)          0.11      26.89 r
  data arrival time                                                 26.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[102][1]/CLK (DFFX1_RVT)        0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -26.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.16


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[110][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U13710/Y (INVX0_RVT)                    0.57       0.75 f
  wishbone/bd_ram/U14447/Y (INVX0_RVT)                    0.57       1.32 r
  wishbone/bd_ram/U14450/Y (IBUFFX2_RVT)                  1.31       2.63 f
  wishbone/bd_ram/U18649/Y (IBUFFX2_RVT)                  9.65      12.29 r
  wishbone/bd_ram/U8856/Y (AO22X2_RVT)                   14.50      26.78 r
  wishbone/bd_ram/mem0_reg[110][1]/D (DFFX1_RVT)          0.11      26.89 r
  data arrival time                                                 26.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[110][1]/CLK (DFFX1_RVT)        0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -26.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.16


  Startpoint: wishbone/ram_di_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem0_reg[34][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[1]/CLK (DFFARX1_RVT)                0.00 #     0.00 r
  wishbone/ram_di_reg[1]/Q (DFFARX1_RVT)                  0.18       0.18 r
  wishbone/bd_ram/di[1] (eth_spram_256x32)                0.00       0.18 r
  wishbone/bd_ram/U13710/Y (INVX0_RVT)                    0.57       0.75 f
  wishbone/bd_ram/U14447/Y (INVX0_RVT)                    0.57       1.32 r
  wishbone/bd_ram/U14450/Y (IBUFFX2_RVT)                  1.31       2.63 f
  wishbone/bd_ram/U18635/Y (IBUFFX2_RVT)                  9.65      12.29 r
  wishbone/bd_ram/U8087/Y (AO22X2_RVT)                   14.50      26.78 r
  wishbone/bd_ram/mem0_reg[34][1]/D (DFFX1_RVT)           0.11      26.89 r
  data arrival time                                                 26.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem0_reg[34][1]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -26.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.16


  Startpoint: wishbone/ram_di_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem1_reg[10][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eth_top            280000                saed32rvt_ss0p95v25c
  eth_wishbone       140000                saed32rvt_ss0p95v25c
  eth_spram_256x32   140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[11]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[11]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[11] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U13713/Y (INVX0_RVT)                    0.57       0.75 f
  wishbone/bd_ram/U14456/Y (INVX0_RVT)                    0.57       1.32 r
  wishbone/bd_ram/U14458/Y (IBUFFX2_RVT)                  1.31       2.63 f
  wishbone/bd_ram/U18683/Y (IBUFFX2_RVT)                  9.65      12.29 r
  wishbone/bd_ram/U5268/Y (AO22X2_RVT)                   14.50      26.78 r
  wishbone/bd_ram/mem1_reg[10][11]/D (DFFX1_RVT)          0.11      26.89 r
  data arrival time                                                 26.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem1_reg[10][11]/CLK (DFFX1_RVT)        0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -26.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.16


1
