// Seed: 2454137702
module module_0 ();
  uwire id_1;
  wand  id_2;
  wire  id_3;
  id_4(
      .id_0(id_5),
      .id_1(1),
      .id_2((!id_2)),
      .id_3(id_3),
      .id_4(1),
      .id_5(id_1 && 1'b0 && 1 && 1),
      .id_6(1)
  );
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5 (1'b0),
        .id_6 (1),
        .id_7 (id_8),
        .id_9 (1'h0),
        .id_10(1),
        .id_11((1'h0)),
        .id_12(!1'b0),
        .id_13(1),
        .id_14(id_15),
        .id_16(1),
        .id_17(~1),
        .id_18((1'h0))
    ),
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49
);
  output wire id_35;
  input wire id_34;
  input wire id_33;
  output wire id_32;
  output wire id_31;
  inout wire id_30;
  output wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_45 = id_13;
  module_0();
endmodule
