# Reading pref.tcl
# do shift-register_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2 {C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:09:14 on Oct 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2" C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 00:09:14 on Oct 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2 {C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/shift_register_checker.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:09:14 on Oct 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2" C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/shift_register_checker.v 
# -- Compiling module shift_register_checker
# 
# Top level modules:
# 	shift_register_checker
# End time: 00:09:14 on Oct 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb
# vsim work.tb 
# Start time: 00:09:24 on Oct 24,2021
# Loading work.tb
# Loading work.shift_register_checker
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'data_out'. The port definition is at: C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/shift_register_checker.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/shiftRegChecker File: C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v Line: 7
add wave -position insertpoint  \
sim:/tb/clk
add wave -position insertpoint  \
sim:/tb/enter_in \
sim:/tb/data_out \
sim:/tb/data_in
add wave -position insertpoint  \
sim:/tb/shiftRegChecker/state
add wave -position insertpoint  \
sim:/tb/shiftRegChecker/prevKey
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2 C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:15 on Oct 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2" C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 00:15:15 on Oct 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb
# End time: 00:15:21 on Oct 24,2021, Elapsed time: 0:05:57
# Errors: 0, Warnings: 1
# vsim work.tb 
# Start time: 00:15:22 on Oct 24,2021
# Loading work.tb
# Loading work.shift_register_checker
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'data_out'. The port definition is at: C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/shift_register_checker.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/shiftRegChecker File: C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v Line: 7
vlog -vlog01compat -work work +incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2 C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:16:24 on Oct 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2" C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 00:16:25 on Oct 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb
# End time: 00:16:31 on Oct 24,2021, Elapsed time: 0:01:09
# Errors: 0, Warnings: 1
# vsim work.tb 
# Start time: 00:16:31 on Oct 24,2021
# Loading work.tb
# Loading work.shift_register_checker
add wave -position insertpoint  \
sim:/tb/enter_in \
sim:/tb/data_out \
sim:/tb/data_in \
sim:/tb/clk
add wave -position insertpoint  \
sim:/tb/shiftRegChecker/state
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2 C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:19:31 on Oct 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2" C:/Users/ninom/OneDrive/Desktop/CE475/LAB_2/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 00:19:31 on Oct 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb
# End time: 00:19:36 on Oct 24,2021, Elapsed time: 0:03:05
# Errors: 0, Warnings: 0
# vsim work.tb 
# Start time: 00:19:36 on Oct 24,2021
# Loading work.tb
# Loading work.shift_register_checker
add wave -position insertpoint  \
sim:/tb/enter_in \
sim:/tb/data_out \
sim:/tb/data_in \
sim:/tb/clk
add wave -position insertpoint  \
sim:/tb/shiftRegChecker/state
add wave -position insertpoint  \
sim:/tb/shiftRegChecker/prevKey
run
run
run
run
# End time: 00:24:26 on Oct 24,2021, Elapsed time: 0:04:50
# Errors: 0, Warnings: 0
