# ğŸ‘‹ Hi, I'm Ezhilan M  
### ğŸ’» Digital Design & Verification Enthusiast | M.Eng. Electrical & Computer Engineering

Welcome to my GitHub! Iâ€™m passionate about **VLSI design**, **digital verification**, and building efficient **hardware architectures** using **SystemVerilog** and modern design methodologies.  
Currently pursuing my **Masterâ€™s in Electrical and Computer Engineering** in Canada, I enjoy combining theory and hands-on projects to create optimized, verifiable digital systems.

---

## âš™ï¸ Technical Skills

- **Hardware Design:** SystemVerilog, Verilog, VHDL  
- **Verification Concepts:** Functional Verification, Scoreboards, OOP-based Testbenches  
- **Tools & Platforms:** Vivado, Cadence Virtuoso. 
- **Programming & Data:** Python, MATLAB, C . 
- **Other Areas:** Digital Logic Design, VLSI, SoC Fundamentals, UVM (learning)  

---

## ğŸ§  Featured Verification Projects

| Project | Description | Repository |
|----------|--------------|-------------|
| **D Flip-Flop Verification** | RTL design and testbench verifying sequential logic behavior using SystemVerilog classes (Generator, Driver, Monitor, Scoreboard). | [ğŸ”— View Repo](https://github.com/Ezhilan-Murali/dff-verification) |
| **FIFO Verification** | Design and functional verification of an 8x8 FIFO buffer with random write/read stimulus, scoreboard-based validation, and waveform results. | [ğŸ”— View Repo](https://github.com/Ezhilan-Murali/fifo-verification) |
| SPI Verification | Design and verification of SPI master-slave communication using SystemVerilog with scoreboard-based checking. | [View Repo](https://github.com/Ezhilan-Murali/spi-verification) |

> Each project includes clean documentation, simulation logs, and waveforms to demonstrate correctness and methodology.

---

## ğŸš€ Current Focus

- Strengthening **UVM testbench development skills**  
- Exploring **protocol verification** (UART, SPI, IÂ²C)  
- Practicing **assertion-based verification (SVA)** and **functional coverage**

---

## ğŸ§© Future Project Ideas

- UART Transmitter & Receiver Verification  
- Synchronous Counter Verification  
- ALU Functional Verification  
- Parameterized Register File Design

---

## ğŸŒ Connect with Me

- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/ezhilan-murali-16aa6a1b3/)  
- ğŸ“§ **Email:** ezhilan944@gmail.com  
- ğŸ§  Always open to collaboration on VLSI, verification, and design projects.

---

### â­ "Verification isnâ€™t about catching bugs â€” itâ€™s about building confidence in design."

