# Yosys

<img src="https://yosyshq.net/images/yosys-logo.png" alt="Yosys Logo" style="height: 96px;" />

**Version:** 0.59.1  
**Release Date:** 2025-11-11  
**License:** [ISC](https://github.com/YosysHQ/yosys/blob/main/COPYING)  
**Platforms:** Linux, Windows, macOS  

---

## ğŸ§© Description

An open-source framework for RTL synthesis and formal verification preparation in digital design flows.

---

## ğŸš€ Key Features

<!-- FEATURES:START -->
- RTL synthesis for Verilog-based designs
- Backends for multiple FPGA and ASIC flows
- Extensible pass-based architecture
- Commonly paired with nextpnr and OpenROAD
- Useful frontend for formal verification pipelines
<!-- FEATURES:END -->

---

## ğŸŒ Official Links

- ğŸ”— Website: [https://yosyshq.net/yosys/](https://yosyshq.net/yosys/)
- ğŸ“¥ Download: [https://github.com/YosysHQ/yosys/releases](https://github.com/YosysHQ/yosys/releases)
- ğŸ“š Documentation: [https://yosyshq.readthedocs.io/projects/yosys/en/latest/](https://yosyshq.readthedocs.io/projects/yosys/en/latest/)
- ğŸ’» Source Code: [https://github.com/YosysHQ/yosys](https://github.com/YosysHQ/yosys)

---

## ğŸ–¼ï¸ Screenshot

![Screenshot](https://yosyshq.readthedocs.io/projects/yosys/en/latest/_images/yosys_flow.svg)

---

## ğŸ·ï¸ Tags

rtl, synthesis, fpga, formal

---

## ğŸ”§ Tech Stack

- **Languages:** C++
- **License:** ISC
- **Status:** active
