# 5-Stage-Pipeline-CPU
This is a 5-Stage Pipeline CPU based on MIPS architecture.

- [x] basic pipeline with only stall

- [x] 4 forwarding path and stall
- [x] interruption and exception
- [ ] cache structure

