module top_module (
	input clk,
	input L,
	input r_in,
	input q_in,
	output reg Q);
    
    wire q_next;
    assign q_next = L ? r_in : q_in;
    
    // Seq logic
    always @(posedge clk) begin
       Q <= q_next; 
    end

endmodule
