
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="../css/hdl2html.css"/>
</head>
<body id="hdl2html">
  <tt>
<pre>
<a name="1"><q-n>     1  </q-n></a>
<a name="2"><q-n>     2  </q-n></a> <q-m>// Test for Single Write</q-m>
<a name="3"><q-n>     3  </q-n></a><q-w>class</q-w> AXI_Single_Write_Test <q-w>extends</q-w> uvm_test;
<a name="4"><q-n>     4  </q-n></a>
<a name="5"><q-n>     5  </q-n></a>  `uvm_component_utils(AXI_Single_Write_Test)
<a name="6"><q-n>     6  </q-n></a>
<a name="7"><q-n>     7  </q-n></a>  AXI2SDRAM_Environment env;
<a name="8"><q-n>     8  </q-n></a>  AXI_Single_Write_Sequence axi_seq;
<a name="9"><q-n>     9  </q-n></a>
<a name="10"><q-n>     10  </q-n></a>  <q-w>function</q-w> <q-w>new</q-w>(<q-w>string</q-w> name = <q-l>"AXI_Single_Write_Test"</q-l>,uvm_component parent=<q-w>null</q-w>);
<a name="11"><q-n>     11  </q-n></a>    <q-w>super</q-w>.<q-w>new</q-w>(name,parent);
<a name="12"><q-n>     12  </q-n></a>  <q-w>endfunction</q-w> : <q-w>new</q-w>
<a name="13"><q-n>     13  </q-n></a>
<a name="14"><q-n>     14  </q-n></a>  <q-w>virtual</q-w> <q-w>function</q-w> <q-w>void</q-w> build_phase(uvm_phase phase);
<a name="15"><q-n>     15  </q-n></a>    <q-w>super</q-w>.build_phase(phase);
<a name="16"><q-n>     16  </q-n></a>    `uvm_info(get_full_name(),<q-l>"-------------------------AXI_SDRAM_Test_build-------------------------------"</q-l>,UVM_NONE)
<a name="17"><q-n>     17  </q-n></a>    env = AXI2SDRAM_Environment::type_id::create(<q-l>"env"</q-l>, <q-w>this</q-w>);
<a name="18"><q-n>     18  </q-n></a>    axi_seq = AXI_Single_Write_Sequence::type_id::create(<q-l>"axi_seq"</q-l>,<q-w>this</q-w>);
<a name="19"><q-n>     19  </q-n></a>  <q-w>endfunction</q-w> : build_phase
<a name="20"><q-n>     20  </q-n></a>
<a name="21"><q-n>     21  </q-n></a>  <q-w>virtual</q-w> <q-w>function</q-w> <q-w>void</q-w> end_of_elaboration_phase(uvm_phase phase);
<a name="22"><q-n>     22  </q-n></a>    <q-w>super</q-w>.build_phase(phase);
<a name="23"><q-n>     23  </q-n></a>    uvm_top.print_topology();
<a name="24"><q-n>     24  </q-n></a>  <q-w>endfunction</q-w> : end_of_elaboration_phase
<a name="25"><q-n>     25  </q-n></a>
<a name="26"><q-n>     26  </q-n></a>  <q-w>task</q-w> run_phase(uvm_phase phase);
<a name="27"><q-n>     27  </q-n></a>    phase.raise_objection(<q-w>this</q-w>);
<a name="28"><q-n>     28  </q-n></a>      `uvm_info(get_full_name(),<q-l>"-------------------------AXI_SDRAM_Test_run_phase-------------------------------"</q-l>,UVM_NONE)
<a name="29"><q-n>     29  </q-n></a>      axi_seq.start(env.axi_agt.axi_seq);
<a name="30"><q-n>     30  </q-n></a>    phase.drop_objection(<q-w>this</q-w>);
<a name="31"><q-n>     31  </q-n></a>  <q-w>endtask</q-w> : run_phase
<a name="32"><q-n>     32  </q-n></a>
<a name="33"><q-n>     33  </q-n></a>
<a name="34"><q-n>     34  </q-n></a><q-w>endclass</q-w> : AXI_Single_Write_Test
<a name="35"><q-n>     35  </q-n></a>
<a name="36"><q-n>     36  </q-n></a>
<a name="37"><q-n>     37  </q-n></a> <q-m>// Test for Single Read after write test</q-m>
<a name="38"><q-n>     38  </q-n></a><q-w>class</q-w> AXI_Single_Read_after_Write_Test <q-w>extends</q-w> uvm_test;
<a name="39"><q-n>     39  </q-n></a>
<a name="40"><q-n>     40  </q-n></a>  `uvm_component_utils(AXI_Single_Read_after_Write_Test)
<a name="41"><q-n>     41  </q-n></a>
<a name="42"><q-n>     42  </q-n></a>  AXI2SDRAM_Environment env;
<a name="43"><q-n>     43  </q-n></a>  AXI_Single_Read_after_Write_Sequence axi_seq;
<a name="44"><q-n>     44  </q-n></a>
<a name="45"><q-n>     45  </q-n></a>  <q-w>function</q-w> <q-w>new</q-w>(<q-w>string</q-w> name = <q-l>"AXI_Single_Read_after_Write_Test"</q-l>,uvm_component parent=<q-w>null</q-w>);
<a name="46"><q-n>     46  </q-n></a>    <q-w>super</q-w>.<q-w>new</q-w>(name,parent);
<a name="47"><q-n>     47  </q-n></a>  <q-w>endfunction</q-w> : <q-w>new</q-w>
<a name="48"><q-n>     48  </q-n></a>
<a name="49"><q-n>     49  </q-n></a>  <q-w>virtual</q-w> <q-w>function</q-w> <q-w>void</q-w> build_phase(uvm_phase phase);
<a name="50"><q-n>     50  </q-n></a>    <q-w>super</q-w>.build_phase(phase);
<a name="51"><q-n>     51  </q-n></a>    `uvm_info(get_full_name(),<q-l>"-------------------------AXI_SDRAM_Test_build-------------------------------"</q-l>,UVM_NONE)
<a name="52"><q-n>     52  </q-n></a>    env = AXI2SDRAM_Environment::type_id::create(<q-l>"env"</q-l>, <q-w>this</q-w>);
<a name="53"><q-n>     53  </q-n></a>    axi_seq =AXI_Single_Read_after_Write_Sequence::type_id::create(<q-l>"axi_seq"</q-l>,<q-w>this</q-w>);
<a name="54"><q-n>     54  </q-n></a>  <q-w>endfunction</q-w> : build_phase
<a name="55"><q-n>     55  </q-n></a>
<a name="56"><q-n>     56  </q-n></a>  <q-w>virtual</q-w> <q-w>function</q-w> <q-w>void</q-w> end_of_elaboration_phase(uvm_phase phase);
<a name="57"><q-n>     57  </q-n></a>    <q-w>super</q-w>.build_phase(phase);
<a name="58"><q-n>     58  </q-n></a>    uvm_top.print_topology();
<a name="59"><q-n>     59  </q-n></a>  <q-w>endfunction</q-w> : end_of_elaboration_phase
<a name="60"><q-n>     60  </q-n></a>
<a name="61"><q-n>     61  </q-n></a>  <q-w>task</q-w> run_phase(uvm_phase phase);
<a name="62"><q-n>     62  </q-n></a>    phase.raise_objection(<q-w>this</q-w>);
<a name="63"><q-n>     63  </q-n></a>      `uvm_info(get_full_name(),<q-l>"-------------------------AXI_SDRAM_Test_run_phase-------------------------------"</q-l>,UVM_NONE)
<a name="64"><q-n>     64  </q-n></a>      axi_seq.start(env.axi_agt.axi_seq);
<a name="65"><q-n>     65  </q-n></a>    phase.drop_objection(<q-w>this</q-w>);
<a name="66"><q-n>     66  </q-n></a>  <q-w>endtask</q-w> : run_phase
<a name="67"><q-n>     67  </q-n></a>
<a name="68"><q-n>     68  </q-n></a>
<a name="69"><q-n>     69  </q-n></a><q-w>endclass</q-w> : AXI_Single_Read_after_Write_Test
<a name="70"><q-n>     70  </q-n></a>
<a name="71"><q-n>     71  </q-n></a>
<a name="72"><q-n>     72  </q-n></a> <q-m>// Test for Single burst write test</q-m>
<a name="73"><q-n>     73  </q-n></a><q-w>class</q-w> AXI_Single_Burst_Write_Test <q-w>extends</q-w> uvm_test;
<a name="74"><q-n>     74  </q-n></a>
<a name="75"><q-n>     75  </q-n></a>  `uvm_component_utils(AXI_Single_Burst_Write_Test)
<a name="76"><q-n>     76  </q-n></a>
<a name="77"><q-n>     77  </q-n></a>  AXI2SDRAM_Environment env;
<a name="78"><q-n>     78  </q-n></a>  AXI_Single_Burst_Write_Sequence axi_seq;
<a name="79"><q-n>     79  </q-n></a>
<a name="80"><q-n>     80  </q-n></a>  <q-w>function</q-w> <q-w>new</q-w>(<q-w>string</q-w> name = <q-l>"AXI_Single_Burst_Write_Test"</q-l>,uvm_component parent=<q-w>null</q-w>);
<a name="81"><q-n>     81  </q-n></a>    <q-w>super</q-w>.<q-w>new</q-w>(name,parent);
<a name="82"><q-n>     82  </q-n></a>  <q-w>endfunction</q-w> : <q-w>new</q-w>
<a name="83"><q-n>     83  </q-n></a>
<a name="84"><q-n>     84  </q-n></a>  <q-w>virtual</q-w> <q-w>function</q-w> <q-w>void</q-w> build_phase(uvm_phase phase);
<a name="85"><q-n>     85  </q-n></a>    <q-w>super</q-w>.build_phase(phase);
<a name="86"><q-n>     86  </q-n></a>    `uvm_info(get_full_name(),<q-l>"-------------------------AXI_SDRAM_Test_build-------------------------------"</q-l>,UVM_NONE)
<a name="87"><q-n>     87  </q-n></a>    env = AXI2SDRAM_Environment::type_id::create(<q-l>"env"</q-l>, <q-w>this</q-w>);
<a name="88"><q-n>     88  </q-n></a>    axi_seq =AXI_Single_Burst_Write_Sequence::type_id::create(<q-l>"axi_seq"</q-l>,<q-w>this</q-w>);
<a name="89"><q-n>     89  </q-n></a>  <q-w>endfunction</q-w> : build_phase
<a name="90"><q-n>     90  </q-n></a>
<a name="91"><q-n>     91  </q-n></a>  <q-w>virtual</q-w> <q-w>function</q-w> <q-w>void</q-w> end_of_elaboration_phase(uvm_phase phase);
<a name="92"><q-n>     92  </q-n></a>    <q-w>super</q-w>.build_phase(phase);
<a name="93"><q-n>     93  </q-n></a>    uvm_top.print_topology();
<a name="94"><q-n>     94  </q-n></a>  <q-w>endfunction</q-w> : end_of_elaboration_phase
<a name="95"><q-n>     95  </q-n></a>
<a name="96"><q-n>     96  </q-n></a>  <q-w>task</q-w> run_phase(uvm_phase phase);
<a name="97"><q-n>     97  </q-n></a>    phase.raise_objection(<q-w>this</q-w>);
<a name="98"><q-n>     98  </q-n></a>      `uvm_info(get_full_name(),<q-l>"-------------------------AXI_SDRAM_Test_run_phase-------------------------------"</q-l>,UVM_NONE)
<a name="99"><q-n>     99  </q-n></a>      axi_seq.start(env.axi_agt.axi_seq);
<a name="100"><q-n>     100  </q-n></a>    phase.drop_objection(<q-w>this</q-w>);
<a name="101"><q-n>     101  </q-n></a>  <q-w>endtask</q-w> : run_phase
<a name="102"><q-n>     102  </q-n></a>
<a name="103"><q-n>     103  </q-n></a>
<a name="104"><q-n>     104  </q-n></a><q-w>endclass</q-w> : AXI_Single_Burst_Write_Test
<a name="105"><q-n>     105  </q-n></a>
<a name="106"><q-n>     106  </q-n></a>
<a name="107"><q-n>     107  </q-n></a> <q-m>// Test for Burst Read after write Test </q-m>
<a name="108"><q-n>     108  </q-n></a><q-w>class</q-w> AXI_Burst_Read_after_Write_Test <q-w>extends</q-w> uvm_test;
<a name="109"><q-n>     109  </q-n></a>
<a name="110"><q-n>     110  </q-n></a>  `uvm_component_utils(AXI_Burst_Read_after_Write_Test)
<a name="111"><q-n>     111  </q-n></a>
<a name="112"><q-n>     112  </q-n></a>  AXI2SDRAM_Environment env;
<a name="113"><q-n>     113  </q-n></a>  AXI_Burst_Read_after_Write_Sequence axi_seq;
<a name="114"><q-n>     114  </q-n></a>
<a name="115"><q-n>     115  </q-n></a>  <q-w>function</q-w> <q-w>new</q-w>(<q-w>string</q-w> name = <q-l>"AXI_Burst_Read_after_Write_Test"</q-l>,uvm_component parent=<q-w>null</q-w>);
<a name="116"><q-n>     116  </q-n></a>    <q-w>super</q-w>.<q-w>new</q-w>(name,parent);
<a name="117"><q-n>     117  </q-n></a>  <q-w>endfunction</q-w> : <q-w>new</q-w>
<a name="118"><q-n>     118  </q-n></a>
<a name="119"><q-n>     119  </q-n></a>  <q-w>virtual</q-w> <q-w>function</q-w> <q-w>void</q-w> build_phase(uvm_phase phase);
<a name="120"><q-n>     120  </q-n></a>    <q-w>super</q-w>.build_phase(phase);
<a name="121"><q-n>     121  </q-n></a>    `uvm_info(get_full_name(),<q-l>"-------------------------AXI_SDRAM_Test_build-------------------------------"</q-l>,UVM_NONE)
<a name="122"><q-n>     122  </q-n></a>    env = AXI2SDRAM_Environment::type_id::create(<q-l>"env"</q-l>, <q-w>this</q-w>);
<a name="123"><q-n>     123  </q-n></a>    axi_seq =AXI_Burst_Read_after_Write_Sequence::type_id::create(<q-l>"axi_seq"</q-l>,<q-w>this</q-w>);
<a name="124"><q-n>     124  </q-n></a>  <q-w>endfunction</q-w> : build_phase
<a name="125"><q-n>     125  </q-n></a>
<a name="126"><q-n>     126  </q-n></a>  <q-w>virtual</q-w> <q-w>function</q-w> <q-w>void</q-w> end_of_elaboration_phase(uvm_phase phase);
<a name="127"><q-n>     127  </q-n></a>    <q-w>super</q-w>.build_phase(phase);
<a name="128"><q-n>     128  </q-n></a>    uvm_top.print_topology();
<a name="129"><q-n>     129  </q-n></a>  <q-w>endfunction</q-w> : end_of_elaboration_phase
<a name="130"><q-n>     130  </q-n></a>
<a name="131"><q-n>     131  </q-n></a>  <q-w>task</q-w> run_phase(uvm_phase phase);
<a name="132"><q-n>     132  </q-n></a>    phase.raise_objection(<q-w>this</q-w>);
<a name="133"><q-n>     133  </q-n></a>      `uvm_info(get_full_name(),<q-l>"-------------------------AXI_SDRAM_Test_run_phase-------------------------------"</q-l>,UVM_NONE)
<a name="134"><q-n>     134  </q-n></a>      axi_seq.start(env.axi_agt.axi_seq);
<a name="135"><q-n>     135  </q-n></a>    phase.drop_objection(<q-w>this</q-w>);
<a name="136"><q-n>     136  </q-n></a>  <q-w>endtask</q-w> : run_phase
<a name="137"><q-n>     137  </q-n></a>
<a name="138"><q-n>     138  </q-n></a>
<a name="139"><q-n>     139  </q-n></a><q-w>endclass</q-w> : AXI_Burst_Read_after_Write_Test
<a name="140"><q-n>     140  </q-n></a>
<a name="141"><q-n>     141  </q-n></a>
<a name="142"><q-n>     142  </q-n></a>
</pre>
</tt>

  
</body>
</html>
