<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2872pt" height="1284pt"
 viewBox="0.00 0.00 2872.00 1284.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1280)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1280 2868,-1280 2868,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2844,-8 2844,-8 2850,-8 2856,-14 2856,-20 2856,-20 2856,-1256 2856,-1256 2856,-1262 2850,-1268 2844,-1268 2844,-1268 20,-1268 20,-1268 14,-1268 8,-1262 8,-1256 8,-1256 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1432" y="-1252.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1432" y="-1237.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2836,-16 2836,-16 2842,-16 2848,-22 2848,-28 2848,-28 2848,-1210 2848,-1210 2848,-1216 2842,-1222 2836,-1222 2836,-1222 28,-1222 28,-1222 22,-1222 16,-1216 16,-1210 16,-1210 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1432" y="-1206.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="1432" y="-1191.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M1604,-130C1604,-130 2828,-130 2828,-130 2834,-130 2840,-136 2840,-142 2840,-142 2840,-478 2840,-478 2840,-484 2834,-490 2828,-490 2828,-490 1604,-490 1604,-490 1598,-490 1592,-484 1592,-478 1592,-478 1592,-142 1592,-142 1592,-136 1598,-130 1604,-130"/>
<text text-anchor="middle" x="2216" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="2216" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: CryoProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores0</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M2232,-138C2232,-138 2820,-138 2820,-138 2826,-138 2832,-144 2832,-150 2832,-150 2832,-432 2832,-432 2832,-438 2826,-444 2820,-444 2820,-444 2232,-444 2232,-444 2226,-444 2220,-438 2220,-432 2220,-432 2220,-150 2220,-150 2220,-144 2226,-138 2232,-138"/>
<text text-anchor="middle" x="2526" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">cores0 </text>
<text text-anchor="middle" x="2526" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: CryoCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores0_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=24&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=24&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores0.core.branchPred&#10;cacheLoadPorts=1&#10;cacheStorePorts=1&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=4&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=4&#10;decoder=board.processor.cores0.core.decoder&#10;dispatchWidth=4&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=24&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=4&#10;forwardComSize=5&#10;fuPool=board.processor.cores0.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores0.core.interrupts&#10;isa=board.processor.cores0.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=4&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores0.core.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=72&#10;&#10;umPhysCCRegs=10&#10;&#10;umPhysFloatRegs=168&#10;&#10;umPhysIntRegs=180&#10;&#10;umPhysMatRegs=100&#10;&#10;umPhysVecPredRegs=100&#10;&#10;umPhysVecRegs=200&#10;&#10;umROBEntries=96&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores0.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=4&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=4&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores0.core.tracer&#10;trapLatency=13&#10;wbWidth=4&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2240,-146C2240,-146 2812,-146 2812,-146 2818,-146 2824,-152 2824,-158 2824,-158 2824,-386 2824,-386 2824,-392 2818,-398 2812,-398 2812,-398 2240,-398 2240,-398 2234,-398 2228,-392 2228,-386 2228,-386 2228,-158 2228,-158 2228,-152 2234,-146 2240,-146"/>
<text text-anchor="middle" x="2526" y="-382.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="2526" y="-367.8" font-family="Arial" font-size="14.00" fill="#000000">: CryoCPU</text>
</a>
</g>
</g>
<g id="clust126" class="cluster">
<title>cluster_board_processor_cores0_core_mmu</title>
<g id="a_clust126"><a xlink:title="dtb=board.processor.cores0.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores0.core.mmu.itb&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M2452,-154C2452,-154 2804,-154 2804,-154 2810,-154 2816,-160 2816,-166 2816,-166 2816,-340 2816,-340 2816,-346 2810,-352 2804,-352 2804,-352 2452,-352 2452,-352 2446,-352 2440,-346 2440,-340 2440,-340 2440,-166 2440,-166 2440,-160 2446,-154 2452,-154"/>
<text text-anchor="middle" x="2628" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2628" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb</title>
<g id="a_clust127"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores0.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2644,-162C2644,-162 2796,-162 2796,-162 2802,-162 2808,-168 2808,-174 2808,-174 2808,-294 2808,-294 2808,-300 2802,-306 2796,-306 2796,-306 2644,-306 2644,-306 2638,-306 2632,-300 2632,-294 2632,-294 2632,-174 2632,-174 2632,-168 2638,-162 2644,-162"/>
<text text-anchor="middle" x="2720" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2720" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_itb_walker</title>
<g id="a_clust128"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2652,-170C2652,-170 2788,-170 2788,-170 2794,-170 2800,-176 2800,-182 2800,-182 2800,-248 2800,-248 2800,-254 2794,-260 2788,-260 2788,-260 2652,-260 2652,-260 2646,-260 2640,-254 2640,-248 2640,-248 2640,-182 2640,-182 2640,-176 2646,-170 2652,-170"/>
<text text-anchor="middle" x="2720" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2720" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb</title>
<g id="a_clust130"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores0.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2460,-162C2460,-162 2612,-162 2612,-162 2618,-162 2624,-168 2624,-174 2624,-174 2624,-294 2624,-294 2624,-300 2618,-306 2612,-306 2612,-306 2460,-306 2460,-306 2454,-306 2448,-300 2448,-294 2448,-294 2448,-174 2448,-174 2448,-168 2454,-162 2460,-162"/>
<text text-anchor="middle" x="2536" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2536" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_board_processor_cores0_core_mmu_dtb_walker</title>
<g id="a_clust131"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores0.core.mmu.pma_checker&#10;pmp=board.processor.cores0.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores0.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2468,-170C2468,-170 2604,-170 2604,-170 2610,-170 2616,-176 2616,-182 2616,-182 2616,-248 2616,-248 2616,-254 2610,-260 2604,-260 2604,-260 2468,-260 2468,-260 2462,-260 2456,-254 2456,-248 2456,-248 2456,-182 2456,-182 2456,-176 2462,-170 2468,-170"/>
<text text-anchor="middle" x="2536" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2536" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_board_processor_cores1</title>
<g id="a_clust202"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1612,-138C1612,-138 2200,-138 2200,-138 2206,-138 2212,-144 2212,-150 2212,-150 2212,-432 2212,-432 2212,-438 2206,-444 2200,-444 2200,-444 1612,-444 1612,-444 1606,-444 1600,-438 1600,-432 1600,-432 1600,-150 1600,-150 1600,-144 1606,-138 1612,-138"/>
<text text-anchor="middle" x="1906" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">cores1 </text>
<text text-anchor="middle" x="1906" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: CryoCore</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_board_processor_cores1_core</title>
<g id="a_clust203"><a xlink:title="LFSTSize=1024&#10;LQEntries=24&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=24&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores1.core.branchPred&#10;cacheLoadPorts=1&#10;cacheStorePorts=1&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=4&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=4&#10;decoder=board.processor.cores1.core.decoder&#10;dispatchWidth=4&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=24&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=4&#10;forwardComSize=5&#10;fuPool=board.processor.cores1.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores1.core.interrupts&#10;isa=board.processor.cores1.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=4&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores1.core.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=72&#10;&#10;umPhysCCRegs=10&#10;&#10;umPhysFloatRegs=168&#10;&#10;umPhysIntRegs=180&#10;&#10;umPhysMatRegs=100&#10;&#10;umPhysVecPredRegs=100&#10;&#10;umPhysVecRegs=200&#10;&#10;umROBEntries=96&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores1.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=4&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=4&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores1.core.tracer&#10;trapLatency=13&#10;wbWidth=4&#10;workload=board.processor.cores0.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1620,-146C1620,-146 2192,-146 2192,-146 2198,-146 2204,-152 2204,-158 2204,-158 2204,-386 2204,-386 2204,-392 2198,-398 2192,-398 2192,-398 1620,-398 1620,-398 1614,-398 1608,-392 1608,-386 1608,-386 1608,-158 1608,-158 1608,-152 1614,-146 1620,-146"/>
<text text-anchor="middle" x="1906" y="-382.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1906" y="-367.8" font-family="Arial" font-size="14.00" fill="#000000">: CryoCPU</text>
</a>
</g>
</g>
<g id="clust321" class="cluster">
<title>cluster_board_processor_cores1_core_mmu</title>
<g id="a_clust321"><a xlink:title="dtb=board.processor.cores1.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores1.core.mmu.itb&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1832,-154C1832,-154 2184,-154 2184,-154 2190,-154 2196,-160 2196,-166 2196,-166 2196,-340 2196,-340 2196,-346 2190,-352 2184,-352 2184,-352 1832,-352 1832,-352 1826,-352 1820,-346 1820,-340 1820,-340 1820,-166 1820,-166 1820,-160 1826,-154 1832,-154"/>
<text text-anchor="middle" x="2008" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2008" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust322" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb</title>
<g id="a_clust322"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores1.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2024,-162C2024,-162 2176,-162 2176,-162 2182,-162 2188,-168 2188,-174 2188,-174 2188,-294 2188,-294 2188,-300 2182,-306 2176,-306 2176,-306 2024,-306 2024,-306 2018,-306 2012,-300 2012,-294 2012,-294 2012,-174 2012,-174 2012,-168 2018,-162 2024,-162"/>
<text text-anchor="middle" x="2100" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2100" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust323" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_itb_walker</title>
<g id="a_clust323"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2032,-170C2032,-170 2168,-170 2168,-170 2174,-170 2180,-176 2180,-182 2180,-182 2180,-248 2180,-248 2180,-254 2174,-260 2168,-260 2168,-260 2032,-260 2032,-260 2026,-260 2020,-254 2020,-248 2020,-248 2020,-182 2020,-182 2020,-176 2026,-170 2032,-170"/>
<text text-anchor="middle" x="2100" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2100" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust325" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb</title>
<g id="a_clust325"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores1.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1840,-162C1840,-162 1992,-162 1992,-162 1998,-162 2004,-168 2004,-174 2004,-174 2004,-294 2004,-294 2004,-300 1998,-306 1992,-306 1992,-306 1840,-306 1840,-306 1834,-306 1828,-300 1828,-294 1828,-294 1828,-174 1828,-174 1828,-168 1834,-162 1840,-162"/>
<text text-anchor="middle" x="1916" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1916" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust326" class="cluster">
<title>cluster_board_processor_cores1_core_mmu_dtb_walker</title>
<g id="a_clust326"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores1.core.mmu.pma_checker&#10;pmp=board.processor.cores1.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores1.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1848,-170C1848,-170 1984,-170 1984,-170 1990,-170 1996,-176 1996,-182 1996,-182 1996,-248 1996,-248 1996,-254 1990,-260 1984,-260 1984,-260 1848,-260 1848,-260 1842,-260 1836,-254 1836,-248 1836,-248 1836,-182 1836,-182 1836,-176 1842,-170 1848,-170"/>
<text text-anchor="middle" x="1916" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1916" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust396" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust396"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M338,-1032C338,-1032 454,-1032 454,-1032 460,-1032 466,-1038 466,-1044 466,-1044 466,-1164 466,-1164 466,-1170 460,-1176 454,-1176 454,-1176 338,-1176 338,-1176 332,-1176 326,-1170 326,-1164 326,-1164 326,-1044 326,-1044 326,-1038 332,-1032 338,-1032"/>
<text text-anchor="middle" x="396" y="-1160.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="396" y="-1145.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust397"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M363,-1040C363,-1040 416,-1040 416,-1040 422,-1040 428,-1046 428,-1052 428,-1052 428,-1118 428,-1118 428,-1124 422,-1130 416,-1130 416,-1130 363,-1130 363,-1130 357,-1130 351,-1124 351,-1118 351,-1118 351,-1052 351,-1052 351,-1046 357,-1040 363,-1040"/>
<text text-anchor="middle" x="389.5" y="-1114.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="389.5" y="-1099.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust401" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust401"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 1572,-24 1572,-24 1578,-24 1584,-30 1584,-36 1584,-36 1584,-1012 1584,-1012 1584,-1018 1578,-1024 1572,-1024 1572,-1024 36,-1024 36,-1024 30,-1024 24,-1018 24,-1012 24,-1012 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="804" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="804" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2SharedL3CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust402"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M132,-750C132,-750 444,-750 444,-750 450,-750 456,-756 456,-762 456,-762 456,-966 456,-966 456,-972 450,-978 444,-978 444,-978 132,-978 132,-978 126,-978 120,-972 120,-966 120,-966 120,-762 120,-762 120,-756 126,-750 132,-750"/>
<text text-anchor="middle" x="288" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="288" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust405" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust405"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M140,-758C140,-758 254,-758 254,-758 260,-758 266,-764 266,-770 266,-770 266,-836 266,-836 266,-842 260,-848 254,-848 254,-848 140,-848 140,-848 134,-848 128,-842 128,-836 128,-836 128,-770 128,-770 128,-764 134,-758 140,-758"/>
<text text-anchor="middle" x="197" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="197" y="-817.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust407" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches0</title>
<g id="a_clust407"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches0.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches0.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches0.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1014,-32C1014,-32 1176,-32 1176,-32 1182,-32 1188,-38 1188,-44 1188,-44 1188,-110 1188,-110 1188,-116 1182,-122 1176,-122 1176,-122 1014,-122 1014,-122 1008,-122 1002,-116 1002,-110 1002,-110 1002,-44 1002,-44 1002,-38 1008,-32 1014,-32"/>
<text text-anchor="middle" x="1095" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches0 </text>
<text text-anchor="middle" x="1095" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust417" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches1</title>
<g id="a_clust417"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches1.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches1.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches1.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches1.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M238,-32C238,-32 400,-32 400,-32 406,-32 412,-38 412,-44 412,-44 412,-110 412,-110 412,-116 406,-122 400,-122 400,-122 238,-122 238,-122 232,-122 226,-116 226,-110 226,-110 226,-44 226,-44 226,-38 232,-32 238,-32"/>
<text text-anchor="middle" x="319" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches1 </text>
<text text-anchor="middle" x="319" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust427" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches0</title>
<g id="a_clust427"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches0.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches0.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches0.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M820,-32C820,-32 982,-32 982,-32 988,-32 994,-38 994,-44 994,-44 994,-110 994,-110 994,-116 988,-122 982,-122 982,-122 820,-122 820,-122 814,-122 808,-116 808,-110 808,-110 808,-44 808,-44 808,-38 814,-32 820,-32"/>
<text text-anchor="middle" x="901" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches0 </text>
<text text-anchor="middle" x="901" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust437" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches1</title>
<g id="a_clust437"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches1.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches1.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches1.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches1.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 206,-32 206,-32 212,-32 218,-38 218,-44 218,-44 218,-110 218,-110 218,-116 212,-122 206,-122 206,-122 44,-122 44,-122 38,-122 32,-116 32,-110 32,-110 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="125" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches1 </text>
<text text-anchor="middle" x="125" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust447" class="cluster">
<title>cluster_board_cache_hierarchy_l2buses0</title>
<g id="a_clust447"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2buses0.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2buses0.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M864,-170C864,-170 1100,-170 1100,-170 1106,-170 1112,-176 1112,-182 1112,-182 1112,-248 1112,-248 1112,-254 1106,-260 1100,-260 1100,-260 864,-260 864,-260 858,-260 852,-254 852,-248 852,-248 852,-182 852,-182 852,-176 858,-170 864,-170"/>
<text text-anchor="middle" x="982" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2buses0 </text>
<text text-anchor="middle" x="982" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust450" class="cluster">
<title>cluster_board_cache_hierarchy_l2buses1</title>
<g id="a_clust450"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2buses1.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2buses1.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M282,-170C282,-170 518,-170 518,-170 524,-170 530,-176 530,-182 530,-182 530,-248 530,-248 530,-254 524,-260 518,-260 518,-260 282,-260 282,-260 276,-260 270,-254 270,-248 270,-248 270,-182 270,-182 270,-176 276,-170 282,-170"/>
<text text-anchor="middle" x="400" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2buses1 </text>
<text text-anchor="middle" x="400" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust453" class="cluster">
<title>cluster_board_cache_hierarchy_l2caches0</title>
<g id="a_clust453"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.l2caches0.power_state&#10;prefetcher=board.cache_hierarchy.l2caches0.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2caches0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2caches0.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M745,-498C745,-498 907,-498 907,-498 913,-498 919,-504 919,-510 919,-510 919,-576 919,-576 919,-582 913,-588 907,-588 907,-588 745,-588 745,-588 739,-588 733,-582 733,-576 733,-576 733,-510 733,-510 733,-504 739,-498 745,-498"/>
<text text-anchor="middle" x="826" y="-572.8" font-family="Arial" font-size="14.00" fill="#000000">l2caches0 </text>
<text text-anchor="middle" x="826" y="-557.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust463" class="cluster">
<title>cluster_board_cache_hierarchy_l2caches1</title>
<g id="a_clust463"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.l2caches1.power_state&#10;prefetcher=board.cache_hierarchy.l2caches1.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2caches1.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2caches1.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M357,-498C357,-498 519,-498 519,-498 525,-498 531,-504 531,-510 531,-510 531,-576 531,-576 531,-582 525,-588 519,-588 519,-588 357,-588 357,-588 351,-588 345,-582 345,-576 345,-576 345,-510 345,-510 345,-504 351,-498 357,-498"/>
<text text-anchor="middle" x="438" y="-572.8" font-family="Arial" font-size="14.00" fill="#000000">l2caches1 </text>
<text text-anchor="middle" x="438" y="-557.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust473" class="cluster">
<title>cluster_board_cache_hierarchy_l3bus</title>
<g id="a_clust473"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M551,-628C551,-628 787,-628 787,-628 793,-628 799,-634 799,-640 799,-640 799,-706 799,-706 799,-712 793,-718 787,-718 787,-718 551,-718 551,-718 545,-718 539,-712 539,-706 539,-706 539,-640 539,-640 539,-634 545,-628 551,-628"/>
<text text-anchor="middle" x="669" y="-702.8" font-family="Arial" font-size="14.00" fill="#000000">l3bus </text>
<text text-anchor="middle" x="669" y="-687.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust476" class="cluster">
<title>cluster_board_cache_hierarchy_l3cache</title>
<g id="a_clust476"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.l3cache.power_state&#10;prefetcher=board.cache_hierarchy.l3cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l3cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8388608&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l3cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M476,-758C476,-758 638,-758 638,-758 644,-758 650,-764 650,-770 650,-770 650,-836 650,-836 650,-842 644,-848 638,-848 638,-848 476,-848 476,-848 470,-848 464,-842 464,-836 464,-836 464,-770 464,-770 464,-764 470,-758 476,-758"/>
<text text-anchor="middle" x="557" y="-832.8" font-family="Arial" font-size="14.00" fill="#000000">l3cache </text>
<text text-anchor="middle" x="557" y="-817.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust486" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches0</title>
<g id="a_clust486"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches0.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches0.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1402,-32C1402,-32 1564,-32 1564,-32 1570,-32 1576,-38 1576,-44 1576,-44 1576,-110 1576,-110 1576,-116 1570,-122 1564,-122 1564,-122 1402,-122 1402,-122 1396,-122 1390,-116 1390,-110 1390,-110 1390,-44 1390,-44 1390,-38 1396,-32 1402,-32"/>
<text text-anchor="middle" x="1483" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches0 </text>
<text text-anchor="middle" x="1483" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust492" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches1</title>
<g id="a_clust492"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches1.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches1.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches1.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M626,-32C626,-32 788,-32 788,-32 794,-32 800,-38 800,-44 800,-44 800,-110 800,-110 800,-116 794,-122 788,-122 788,-122 626,-122 626,-122 620,-122 614,-116 614,-110 614,-110 614,-44 614,-44 614,-38 620,-32 626,-32"/>
<text text-anchor="middle" x="707" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches1 </text>
<text text-anchor="middle" x="707" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches0</title>
<g id="a_clust498"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches0.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches0.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1208,-32C1208,-32 1370,-32 1370,-32 1376,-32 1382,-38 1382,-44 1382,-44 1382,-110 1382,-110 1382,-116 1376,-122 1370,-122 1370,-122 1208,-122 1208,-122 1202,-122 1196,-116 1196,-110 1196,-110 1196,-44 1196,-44 1196,-38 1202,-32 1208,-32"/>
<text text-anchor="middle" x="1289" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches0 </text>
<text text-anchor="middle" x="1289" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust504" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches1</title>
<g id="a_clust504"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches1.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches1.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches1.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M432,-32C432,-32 594,-32 594,-32 600,-32 606,-38 606,-44 606,-44 606,-110 606,-110 606,-116 600,-122 594,-122 594,-122 432,-122 432,-122 426,-122 420,-116 420,-110 420,-110 420,-44 420,-44 420,-38 426,-32 432,-32"/>
<text text-anchor="middle" x="513" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches1 </text>
<text text-anchor="middle" x="513" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M291.5,-1084C291.5,-1084 224.5,-1084 224.5,-1084 218.5,-1084 212.5,-1078 212.5,-1072 212.5,-1072 212.5,-1060 212.5,-1060 212.5,-1054 218.5,-1048 224.5,-1048 224.5,-1048 291.5,-1048 291.5,-1048 297.5,-1048 303.5,-1054 303.5,-1060 303.5,-1060 303.5,-1072 303.5,-1072 303.5,-1078 297.5,-1084 291.5,-1084"/>
<text text-anchor="middle" x="258" y="-1062.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M300,-932C300,-932 216,-932 216,-932 210,-932 204,-926 204,-920 204,-920 204,-908 204,-908 204,-902 210,-896 216,-896 216,-896 300,-896 300,-896 306,-896 312,-902 312,-908 312,-908 312,-920 312,-920 312,-926 306,-932 300,-932"/>
<text text-anchor="middle" x="258" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M258,-1047.79C258,-1021.91 258,-972.73 258,-942.03"/>
<polygon fill="black" stroke="black" points="261.5,-942.01 258,-932.01 254.5,-942.01 261.5,-942.01"/>
</g>
<!-- board_processor_cores0_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores0_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2420,-214C2420,-214 2358,-214 2358,-214 2352,-214 2346,-208 2346,-202 2346,-202 2346,-190 2346,-190 2346,-184 2352,-178 2358,-178 2358,-178 2420,-178 2420,-178 2426,-178 2432,-184 2432,-190 2432,-190 2432,-202 2432,-202 2432,-208 2426,-214 2420,-214"/>
<text text-anchor="middle" x="2389" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches0_cpu_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1icaches0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1167.5,-76C1167.5,-76 1120.5,-76 1120.5,-76 1114.5,-76 1108.5,-70 1108.5,-64 1108.5,-64 1108.5,-52 1108.5,-52 1108.5,-46 1114.5,-40 1120.5,-40 1120.5,-40 1167.5,-40 1167.5,-40 1173.5,-40 1179.5,-46 1179.5,-52 1179.5,-52 1179.5,-64 1179.5,-64 1179.5,-70 1173.5,-76 1167.5,-76"/>
<text text-anchor="middle" x="1144" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches0_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores0_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches0_cpu_side</title>
<path fill="none" stroke="black" d="M2380.84,-177.8C2372.35,-162.1 2357.42,-139.9 2337,-130 2308.38,-116.12 1220.45,-136.22 1192,-122 1176.51,-114.26 1164.64,-98.89 1156.58,-85.27"/>
<polygon fill="black" stroke="black" points="1159.5,-83.31 1151.62,-76.23 1153.37,-86.68 1159.5,-83.31"/>
</g>
<!-- board_processor_cores0_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores0_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2315.5,-214C2315.5,-214 2248.5,-214 2248.5,-214 2242.5,-214 2236.5,-208 2236.5,-202 2236.5,-202 2236.5,-190 2236.5,-190 2236.5,-184 2242.5,-178 2248.5,-178 2248.5,-178 2315.5,-178 2315.5,-178 2321.5,-178 2327.5,-184 2327.5,-190 2327.5,-190 2327.5,-202 2327.5,-202 2327.5,-208 2321.5,-214 2315.5,-214"/>
<text text-anchor="middle" x="2282" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches0_cpu_side -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l1dcaches0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M973.5,-76C973.5,-76 926.5,-76 926.5,-76 920.5,-76 914.5,-70 914.5,-64 914.5,-64 914.5,-52 914.5,-52 914.5,-46 920.5,-40 926.5,-40 926.5,-40 973.5,-40 973.5,-40 979.5,-40 985.5,-46 985.5,-52 985.5,-52 985.5,-64 985.5,-64 985.5,-70 979.5,-76 973.5,-76"/>
<text text-anchor="middle" x="950" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches0_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores0_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches0_cpu_side</title>
<path fill="none" stroke="black" d="M2263.48,-177.86C2244.95,-161.97 2214.85,-139.42 2184,-130 2152.49,-120.38 1027.47,-136.72 998,-122 982.51,-114.26 970.64,-98.89 962.58,-85.27"/>
<polygon fill="black" stroke="black" points="965.5,-83.31 957.62,-76.23 959.37,-86.68 965.5,-83.31"/>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores0_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2690,-214C2690,-214 2660,-214 2660,-214 2654,-214 2648,-208 2648,-202 2648,-202 2648,-190 2648,-190 2648,-184 2654,-178 2660,-178 2660,-178 2690,-178 2690,-178 2696,-178 2702,-184 2702,-190 2702,-190 2702,-202 2702,-202 2702,-208 2696,-214 2690,-214"/>
<text text-anchor="middle" x="2675" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches0_cpu_side -->
<g id="node35" class="node">
<title>board_cache_hierarchy_iptw_caches0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1555.5,-76C1555.5,-76 1508.5,-76 1508.5,-76 1502.5,-76 1496.5,-70 1496.5,-64 1496.5,-64 1496.5,-52 1496.5,-52 1496.5,-46 1502.5,-40 1508.5,-40 1508.5,-40 1555.5,-40 1555.5,-40 1561.5,-40 1567.5,-46 1567.5,-52 1567.5,-52 1567.5,-64 1567.5,-64 1567.5,-70 1561.5,-76 1555.5,-76"/>
<text text-anchor="middle" x="1532" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches0_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores0_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches0_cpu_side</title>
<path fill="none" stroke="black" d="M2665.81,-177.75C2656.51,-162.25 2640.59,-140.38 2620,-130 2525.91,-82.58 1772.47,-63.94 1577.78,-59.89"/>
<polygon fill="black" stroke="black" points="1577.68,-56.38 1567.61,-59.68 1577.54,-63.38 1577.68,-56.38"/>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores0_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2506,-214C2506,-214 2476,-214 2476,-214 2470,-214 2464,-208 2464,-202 2464,-202 2464,-190 2464,-190 2464,-184 2470,-178 2476,-178 2476,-178 2506,-178 2506,-178 2512,-178 2518,-184 2518,-190 2518,-190 2518,-202 2518,-202 2518,-208 2512,-214 2506,-214"/>
<text text-anchor="middle" x="2491" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches0_cpu_side -->
<g id="node39" class="node">
<title>board_cache_hierarchy_dptw_caches0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1361.5,-76C1361.5,-76 1314.5,-76 1314.5,-76 1308.5,-76 1302.5,-70 1302.5,-64 1302.5,-64 1302.5,-52 1302.5,-52 1302.5,-46 1308.5,-40 1314.5,-40 1314.5,-40 1361.5,-40 1361.5,-40 1367.5,-40 1373.5,-46 1373.5,-52 1373.5,-52 1373.5,-64 1373.5,-64 1373.5,-70 1367.5,-76 1361.5,-76"/>
<text text-anchor="middle" x="1338" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches0_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores0_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches0_cpu_side</title>
<path fill="none" stroke="black" d="M2488.04,-177.79C2484.37,-162.32 2476.46,-140.47 2460,-130 2434.83,-113.99 1412.69,-135.34 1386,-122 1370.51,-114.26 1358.64,-98.89 1350.59,-85.27"/>
<polygon fill="black" stroke="black" points="1353.5,-83.31 1345.62,-76.23 1347.37,-86.68 1353.5,-83.31"/>
</g>
<!-- board_processor_cores1_core_icache_port -->
<g id="node6" class="node">
<title>board_processor_cores1_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1800,-214C1800,-214 1738,-214 1738,-214 1732,-214 1726,-208 1726,-202 1726,-202 1726,-190 1726,-190 1726,-184 1732,-178 1738,-178 1738,-178 1800,-178 1800,-178 1806,-178 1812,-184 1812,-190 1812,-190 1812,-202 1812,-202 1812,-208 1806,-214 1800,-214"/>
<text text-anchor="middle" x="1769" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches1_cpu_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1icaches1_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M391.5,-76C391.5,-76 344.5,-76 344.5,-76 338.5,-76 332.5,-70 332.5,-64 332.5,-64 332.5,-52 332.5,-52 332.5,-46 338.5,-40 344.5,-40 344.5,-40 391.5,-40 391.5,-40 397.5,-40 403.5,-46 403.5,-52 403.5,-52 403.5,-64 403.5,-64 403.5,-70 397.5,-76 391.5,-76"/>
<text text-anchor="middle" x="368" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches1_cpu_side -->
<g id="edge6" class="edge">
<title>board_processor_cores1_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches1_cpu_side</title>
<path fill="none" stroke="black" d="M1760.85,-177.79C1752.35,-162.1 1737.42,-139.89 1717,-130 1684.48,-114.24 448.34,-138.14 416,-122 400.51,-114.27 388.64,-98.9 380.58,-85.27"/>
<polygon fill="black" stroke="black" points="383.5,-83.31 375.61,-76.24 377.36,-86.69 383.5,-83.31"/>
</g>
<!-- board_processor_cores1_core_dcache_port -->
<g id="node7" class="node">
<title>board_processor_cores1_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1695.5,-214C1695.5,-214 1628.5,-214 1628.5,-214 1622.5,-214 1616.5,-208 1616.5,-202 1616.5,-202 1616.5,-190 1616.5,-190 1616.5,-184 1622.5,-178 1628.5,-178 1628.5,-178 1695.5,-178 1695.5,-178 1701.5,-178 1707.5,-184 1707.5,-190 1707.5,-190 1707.5,-202 1707.5,-202 1707.5,-208 1701.5,-214 1695.5,-214"/>
<text text-anchor="middle" x="1662" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches1_cpu_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l1dcaches1_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M197.5,-76C197.5,-76 150.5,-76 150.5,-76 144.5,-76 138.5,-70 138.5,-64 138.5,-64 138.5,-52 138.5,-52 138.5,-46 144.5,-40 150.5,-40 150.5,-40 197.5,-40 197.5,-40 203.5,-40 209.5,-46 209.5,-52 209.5,-52 209.5,-64 209.5,-64 209.5,-70 203.5,-76 197.5,-76"/>
<text text-anchor="middle" x="174" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches1_cpu_side -->
<g id="edge7" class="edge">
<title>board_processor_cores1_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches1_cpu_side</title>
<path fill="none" stroke="black" d="M1616.49,-187.87C1523.02,-173.61 1302.49,-141.9 1116,-130 1091.22,-128.42 244.2,-133.12 222,-122 206.52,-114.25 194.65,-98.87 186.59,-85.26"/>
<polygon fill="black" stroke="black" points="189.51,-83.3 181.62,-76.22 183.37,-86.67 189.51,-83.3"/>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port -->
<g id="node8" class="node">
<title>board_processor_cores1_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2070,-214C2070,-214 2040,-214 2040,-214 2034,-214 2028,-208 2028,-202 2028,-202 2028,-190 2028,-190 2028,-184 2034,-178 2040,-178 2040,-178 2070,-178 2070,-178 2076,-178 2082,-184 2082,-190 2082,-190 2082,-202 2082,-202 2082,-208 2076,-214 2070,-214"/>
<text text-anchor="middle" x="2055" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches1_cpu_side -->
<g id="node37" class="node">
<title>board_cache_hierarchy_iptw_caches1_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M779.5,-76C779.5,-76 732.5,-76 732.5,-76 726.5,-76 720.5,-70 720.5,-64 720.5,-64 720.5,-52 720.5,-52 720.5,-46 726.5,-40 732.5,-40 732.5,-40 779.5,-40 779.5,-40 785.5,-40 791.5,-46 791.5,-52 791.5,-52 791.5,-64 791.5,-64 791.5,-70 785.5,-76 779.5,-76"/>
<text text-anchor="middle" x="756" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches1_cpu_side -->
<g id="edge8" class="edge">
<title>board_processor_cores1_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches1_cpu_side</title>
<path fill="none" stroke="black" d="M2046.12,-177.77C2036.95,-162.05 2021.02,-139.84 2000,-130 1969.91,-115.92 833.72,-136.84 804,-122 788.51,-114.26 776.64,-98.89 768.58,-85.27"/>
<polygon fill="black" stroke="black" points="771.5,-83.31 763.62,-76.23 765.37,-86.68 771.5,-83.31"/>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port -->
<g id="node9" class="node">
<title>board_processor_cores1_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1886,-214C1886,-214 1856,-214 1856,-214 1850,-214 1844,-208 1844,-202 1844,-202 1844,-190 1844,-190 1844,-184 1850,-178 1856,-178 1856,-178 1886,-178 1886,-178 1892,-178 1898,-184 1898,-190 1898,-190 1898,-202 1898,-202 1898,-208 1892,-214 1886,-214"/>
<text text-anchor="middle" x="1871" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches1_cpu_side -->
<g id="node41" class="node">
<title>board_cache_hierarchy_dptw_caches1_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M585.5,-76C585.5,-76 538.5,-76 538.5,-76 532.5,-76 526.5,-70 526.5,-64 526.5,-64 526.5,-52 526.5,-52 526.5,-46 532.5,-40 538.5,-40 538.5,-40 585.5,-40 585.5,-40 591.5,-40 597.5,-46 597.5,-52 597.5,-52 597.5,-64 597.5,-64 597.5,-70 591.5,-76 585.5,-76"/>
<text text-anchor="middle" x="562" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches1_cpu_side -->
<g id="edge9" class="edge">
<title>board_processor_cores1_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches1_cpu_side</title>
<path fill="none" stroke="black" d="M1868.04,-177.78C1864.37,-162.31 1856.46,-140.46 1840,-130 1811.16,-111.67 640.57,-137.26 610,-122 594.51,-114.26 582.64,-98.89 574.58,-85.27"/>
<polygon fill="black" stroke="black" points="577.5,-83.31 569.61,-76.23 571.37,-86.68 577.5,-83.31"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node10" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M404,-1084C404,-1084 374,-1084 374,-1084 368,-1084 362,-1078 362,-1072 362,-1072 362,-1060 362,-1060 362,-1054 368,-1048 374,-1048 374,-1048 404,-1048 404,-1048 410,-1048 416,-1054 416,-1060 416,-1060 416,-1072 416,-1072 416,-1078 410,-1084 404,-1084"/>
<text text-anchor="middle" x="389" y="-1062.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M436,-932C436,-932 342,-932 342,-932 336,-932 330,-926 330,-920 330,-920 330,-908 330,-908 330,-902 336,-896 342,-896 342,-896 436,-896 436,-896 442,-896 448,-902 448,-908 448,-908 448,-920 448,-920 448,-926 442,-932 436,-932"/>
<text text-anchor="middle" x="389" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge10" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M389,-1037.73C389,-1006.94 389,-957.77 389,-932.01"/>
<polygon fill="black" stroke="black" points="385.5,-1037.79 389,-1047.79 392.5,-1037.79 385.5,-1037.79"/>
</g>
<!-- board_cache_hierarchy_l3cache_mem_side -->
<g id="node34" class="node">
<title>board_cache_hierarchy_l3cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M540,-802C540,-802 484,-802 484,-802 478,-802 472,-796 472,-790 472,-790 472,-778 472,-778 472,-772 478,-766 484,-766 484,-766 540,-766 540,-766 546,-766 552,-772 552,-778 552,-778 552,-790 552,-790 552,-796 546,-802 540,-802"/>
<text text-anchor="middle" x="512" y="-780.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3cache_mem_side -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3cache_mem_side</title>
<path fill="none" stroke="black" d="M300.95,-891.36C350.95,-866.16 432.5,-825.06 478.21,-802.03"/>
<polygon fill="black" stroke="black" points="299.35,-888.24 291.99,-895.87 302.5,-894.5 299.35,-888.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M173.5,-932C173.5,-932 140.5,-932 140.5,-932 134.5,-932 128.5,-926 128.5,-920 128.5,-920 128.5,-908 128.5,-908 128.5,-902 134.5,-896 140.5,-896 140.5,-896 173.5,-896 173.5,-896 179.5,-896 185.5,-902 185.5,-908 185.5,-908 185.5,-920 185.5,-920 185.5,-926 179.5,-932 173.5,-932"/>
<text text-anchor="middle" x="157" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node14" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M178,-802C178,-802 148,-802 148,-802 142,-802 136,-796 136,-790 136,-790 136,-778 136,-778 136,-772 142,-766 148,-766 148,-766 178,-766 178,-766 184,-766 190,-772 190,-778 190,-778 190,-790 190,-790 190,-796 184,-802 178,-802"/>
<text text-anchor="middle" x="163" y="-780.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M157.81,-895.74C158.81,-874.36 160.53,-837.69 161.71,-812.44"/>
<polygon fill="black" stroke="black" points="165.21,-812.55 162.18,-802.4 158.22,-812.22 165.21,-812.55"/>
</g>
<!-- board_cache_hierarchy_l1icaches0_mem_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1icaches0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1078,-76C1078,-76 1022,-76 1022,-76 1016,-76 1010,-70 1010,-64 1010,-64 1010,-52 1010,-52 1010,-46 1016,-40 1022,-40 1022,-40 1078,-40 1078,-40 1084,-40 1090,-46 1090,-52 1090,-52 1090,-64 1090,-64 1090,-70 1084,-76 1078,-76"/>
<text text-anchor="middle" x="1050" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1icaches1_mem_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l1icaches1_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M302,-76C302,-76 246,-76 246,-76 240,-76 234,-70 234,-64 234,-64 234,-52 234,-52 234,-46 240,-40 246,-40 246,-40 302,-40 302,-40 308,-40 314,-46 314,-52 314,-52 314,-64 314,-64 314,-70 308,-76 302,-76"/>
<text text-anchor="middle" x="274" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches0_mem_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_l1dcaches0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M884,-76C884,-76 828,-76 828,-76 822,-76 816,-70 816,-64 816,-64 816,-52 816,-52 816,-46 822,-40 828,-40 828,-40 884,-40 884,-40 890,-40 896,-46 896,-52 896,-52 896,-64 896,-64 896,-70 890,-76 884,-76"/>
<text text-anchor="middle" x="856" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches1_mem_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_l1dcaches1_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M108,-76C108,-76 52,-76 52,-76 46,-76 40,-70 40,-64 40,-64 40,-52 40,-52 40,-46 46,-40 52,-40 52,-40 108,-40 108,-40 114,-40 120,-46 120,-52 120,-52 120,-64 120,-64 120,-70 114,-76 108,-76"/>
<text text-anchor="middle" x="80" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses0_cpu_side_ports -->
<g id="node23" class="node">
<title>board_cache_hierarchy_l2buses0_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1092,-214C1092,-214 1008,-214 1008,-214 1002,-214 996,-208 996,-202 996,-202 996,-190 996,-190 996,-184 1002,-178 1008,-178 1008,-178 1092,-178 1092,-178 1098,-178 1104,-184 1104,-190 1104,-190 1104,-202 1104,-202 1104,-208 1098,-214 1092,-214"/>
<text text-anchor="middle" x="1050" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2buses0_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches0_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2buses0_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches0_mem_side</title>
<path fill="none" stroke="black" d="M1050,-167.69C1050,-140.35 1050,-99.11 1050,-76.08"/>
<polygon fill="black" stroke="black" points="1046.5,-167.78 1050,-177.78 1053.5,-167.78 1046.5,-167.78"/>
</g>
<!-- board_cache_hierarchy_l2buses0_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches0_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2buses0_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches0_mem_side</title>
<path fill="none" stroke="black" d="M1032.71,-169.85C1021.46,-155.61 1005.46,-138.91 987,-130 954.42,-114.27 937.76,-139.32 906,-122 887.12,-111.71 872.86,-91 864.5,-76.13"/>
<polygon fill="black" stroke="black" points="1029.96,-172 1038.78,-177.87 1035.54,-167.78 1029.96,-172"/>
</g>
<!-- board_cache_hierarchy_iptw_caches0_mem_side -->
<g id="node36" class="node">
<title>board_cache_hierarchy_iptw_caches0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1466,-76C1466,-76 1410,-76 1410,-76 1404,-76 1398,-70 1398,-64 1398,-64 1398,-52 1398,-52 1398,-46 1404,-40 1410,-40 1410,-40 1466,-40 1466,-40 1472,-40 1478,-46 1478,-52 1478,-52 1478,-64 1478,-64 1478,-70 1472,-76 1466,-76"/>
<text text-anchor="middle" x="1438" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses0_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches0_mem_side -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_l2buses0_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches0_mem_side</title>
<path fill="none" stroke="black" d="M1114.21,-193.39C1185.44,-188.93 1301.46,-173.52 1386,-122 1404.41,-110.78 1419.29,-90.67 1428.34,-76.19"/>
<polygon fill="black" stroke="black" points="1113.82,-189.9 1104.04,-193.97 1114.22,-196.89 1113.82,-189.9"/>
</g>
<!-- board_cache_hierarchy_dptw_caches0_mem_side -->
<g id="node40" class="node">
<title>board_cache_hierarchy_dptw_caches0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1272,-76C1272,-76 1216,-76 1216,-76 1210,-76 1204,-70 1204,-64 1204,-64 1204,-52 1204,-52 1204,-46 1210,-40 1216,-40 1216,-40 1272,-40 1272,-40 1278,-40 1284,-46 1284,-52 1284,-52 1284,-64 1284,-64 1284,-70 1278,-76 1272,-76"/>
<text text-anchor="middle" x="1244" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses0_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches0_mem_side -->
<g id="edge16" class="edge">
<title>board_cache_hierarchy_l2buses0_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches0_mem_side</title>
<path fill="none" stroke="black" d="M1103.29,-173.84C1131.33,-161.22 1165.33,-143.47 1192,-122 1208.35,-108.84 1223.17,-89.84 1232.77,-76.15"/>
<polygon fill="black" stroke="black" points="1101.77,-170.69 1094.03,-177.92 1104.59,-177.09 1101.77,-170.69"/>
</g>
<!-- board_cache_hierarchy_l2buses0_mem_side_ports -->
<g id="node24" class="node">
<title>board_cache_hierarchy_l2buses0_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M966,-214C966,-214 872,-214 872,-214 866,-214 860,-208 860,-202 860,-202 860,-190 860,-190 860,-184 866,-178 872,-178 872,-178 966,-178 966,-178 972,-178 978,-184 978,-190 978,-190 978,-202 978,-202 978,-208 972,-214 966,-214"/>
<text text-anchor="middle" x="919" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2buses1_cpu_side_ports -->
<g id="node25" class="node">
<title>board_cache_hierarchy_l2buses1_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M510,-214C510,-214 426,-214 426,-214 420,-214 414,-208 414,-202 414,-202 414,-190 414,-190 414,-184 420,-178 426,-178 426,-178 510,-178 510,-178 516,-178 522,-184 522,-190 522,-190 522,-202 522,-202 522,-208 516,-214 510,-214"/>
<text text-anchor="middle" x="468" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2buses1_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches1_mem_side -->
<g id="edge17" class="edge">
<title>board_cache_hierarchy_l2buses1_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches1_mem_side</title>
<path fill="none" stroke="black" d="M450.71,-169.85C439.46,-155.61 423.46,-138.91 405,-130 372.42,-114.27 355.76,-139.32 324,-122 305.12,-111.71 290.86,-91 282.5,-76.13"/>
<polygon fill="black" stroke="black" points="447.96,-172 456.78,-177.87 453.54,-167.78 447.96,-172"/>
</g>
<!-- board_cache_hierarchy_l2buses1_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches1_mem_side -->
<g id="edge18" class="edge">
<title>board_cache_hierarchy_l2buses1_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches1_mem_side</title>
<path fill="none" stroke="black" d="M451.14,-169.66C439.95,-155.19 423.87,-138.32 405,-130 377.03,-117.67 157.33,-135.69 130,-122 110.65,-112.3 96.4,-91.25 88.17,-76.15"/>
<polygon fill="black" stroke="black" points="448.4,-171.84 457.15,-177.82 454.04,-167.69 448.4,-171.84"/>
</g>
<!-- board_cache_hierarchy_iptw_caches1_mem_side -->
<g id="node38" class="node">
<title>board_cache_hierarchy_iptw_caches1_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M690,-76C690,-76 634,-76 634,-76 628,-76 622,-70 622,-64 622,-64 622,-52 622,-52 622,-46 628,-40 634,-40 634,-40 690,-40 690,-40 696,-40 702,-46 702,-52 702,-52 702,-64 702,-64 702,-70 696,-76 690,-76"/>
<text text-anchor="middle" x="662" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses1_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches1_mem_side -->
<g id="edge19" class="edge">
<title>board_cache_hierarchy_l2buses1_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches1_mem_side</title>
<path fill="none" stroke="black" d="M521.29,-173.84C549.33,-161.22 583.33,-143.47 610,-122 626.35,-108.84 641.17,-89.84 650.77,-76.15"/>
<polygon fill="black" stroke="black" points="519.77,-170.69 512.03,-177.92 522.59,-177.09 519.77,-170.69"/>
</g>
<!-- board_cache_hierarchy_dptw_caches1_mem_side -->
<g id="node42" class="node">
<title>board_cache_hierarchy_dptw_caches1_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M496,-76C496,-76 440,-76 440,-76 434,-76 428,-70 428,-64 428,-64 428,-52 428,-52 428,-46 434,-40 440,-40 440,-40 496,-40 496,-40 502,-40 508,-46 508,-52 508,-52 508,-64 508,-64 508,-70 502,-76 496,-76"/>
<text text-anchor="middle" x="468" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses1_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches1_mem_side -->
<g id="edge20" class="edge">
<title>board_cache_hierarchy_l2buses1_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches1_mem_side</title>
<path fill="none" stroke="black" d="M468,-167.69C468,-140.35 468,-99.11 468,-76.08"/>
<polygon fill="black" stroke="black" points="464.5,-167.78 468,-177.78 471.5,-167.78 464.5,-167.78"/>
</g>
<!-- board_cache_hierarchy_l2buses1_mem_side_ports -->
<g id="node26" class="node">
<title>board_cache_hierarchy_l2buses1_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M384,-214C384,-214 290,-214 290,-214 284,-214 278,-208 278,-202 278,-202 278,-190 278,-190 278,-184 284,-178 290,-178 290,-178 384,-178 384,-178 390,-178 396,-184 396,-190 396,-190 396,-202 396,-202 396,-208 390,-214 384,-214"/>
<text text-anchor="middle" x="337" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2caches0_cpu_side -->
<g id="node27" class="node">
<title>board_cache_hierarchy_l2caches0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M898.5,-542C898.5,-542 851.5,-542 851.5,-542 845.5,-542 839.5,-536 839.5,-530 839.5,-530 839.5,-518 839.5,-518 839.5,-512 845.5,-506 851.5,-506 851.5,-506 898.5,-506 898.5,-506 904.5,-506 910.5,-512 910.5,-518 910.5,-518 910.5,-530 910.5,-530 910.5,-536 904.5,-542 898.5,-542"/>
<text text-anchor="middle" x="875" y="-520.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2caches0_cpu_side&#45;&gt;board_cache_hierarchy_l2buses0_mem_side_ports -->
<g id="edge21" class="edge">
<title>board_cache_hierarchy_l2caches0_cpu_side&#45;&gt;board_cache_hierarchy_l2buses0_mem_side_ports</title>
<path fill="none" stroke="black" d="M878.69,-495.65C887.48,-430.53 909.45,-267.73 916.67,-214.29"/>
<polygon fill="black" stroke="black" points="875.17,-495.55 877.3,-505.93 882.11,-496.49 875.17,-495.55"/>
</g>
<!-- board_cache_hierarchy_l2caches0_mem_side -->
<g id="node28" class="node">
<title>board_cache_hierarchy_l2caches0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M809,-542C809,-542 753,-542 753,-542 747,-542 741,-536 741,-530 741,-530 741,-518 741,-518 741,-512 747,-506 753,-506 753,-506 809,-506 809,-506 815,-506 821,-512 821,-518 821,-518 821,-530 821,-530 821,-536 815,-542 809,-542"/>
<text text-anchor="middle" x="781" y="-520.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2caches1_cpu_side -->
<g id="node29" class="node">
<title>board_cache_hierarchy_l2caches1_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M510.5,-542C510.5,-542 463.5,-542 463.5,-542 457.5,-542 451.5,-536 451.5,-530 451.5,-530 451.5,-518 451.5,-518 451.5,-512 457.5,-506 463.5,-506 463.5,-506 510.5,-506 510.5,-506 516.5,-506 522.5,-512 522.5,-518 522.5,-518 522.5,-530 522.5,-530 522.5,-536 516.5,-542 510.5,-542"/>
<text text-anchor="middle" x="487" y="-520.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2caches1_cpu_side&#45;&gt;board_cache_hierarchy_l2buses1_mem_side_ports -->
<g id="edge22" class="edge">
<title>board_cache_hierarchy_l2caches1_cpu_side&#45;&gt;board_cache_hierarchy_l2buses1_mem_side_ports</title>
<path fill="none" stroke="black" d="M450.05,-501.37C447.37,-500.14 444.67,-499 442,-498 426.25,-492.07 416.99,-501.81 405,-490 326.69,-412.86 331.19,-264.48 335.26,-214.17"/>
<polygon fill="black" stroke="black" points="448.53,-504.52 459.04,-505.82 451.63,-498.25 448.53,-504.52"/>
</g>
<!-- board_cache_hierarchy_l2caches1_mem_side -->
<g id="node30" class="node">
<title>board_cache_hierarchy_l2caches1_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M421,-542C421,-542 365,-542 365,-542 359,-542 353,-536 353,-530 353,-530 353,-518 353,-518 353,-512 359,-506 365,-506 365,-506 421,-506 421,-506 427,-506 433,-512 433,-518 433,-518 433,-530 433,-530 433,-536 427,-542 421,-542"/>
<text text-anchor="middle" x="393" y="-520.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3bus_cpu_side_ports -->
<g id="node31" class="node">
<title>board_cache_hierarchy_l3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M779,-672C779,-672 695,-672 695,-672 689,-672 683,-666 683,-660 683,-660 683,-648 683,-648 683,-642 689,-636 695,-636 695,-636 779,-636 779,-636 785,-636 791,-642 791,-648 791,-648 791,-660 791,-660 791,-666 785,-672 779,-672"/>
<text text-anchor="middle" x="737" y="-650.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l3bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches0_mem_side -->
<g id="edge23" class="edge">
<title>board_cache_hierarchy_l3bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches0_mem_side</title>
<path fill="none" stroke="black" d="M746.26,-626.05C754.93,-600.84 767.62,-563.93 775.02,-542.4"/>
<polygon fill="black" stroke="black" points="742.87,-625.14 742.93,-635.74 749.49,-627.42 742.87,-625.14"/>
</g>
<!-- board_cache_hierarchy_l3bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches1_mem_side -->
<g id="edge24" class="edge">
<title>board_cache_hierarchy_l3bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches1_mem_side</title>
<path fill="none" stroke="black" d="M688.15,-632.48C683.41,-630.84 678.64,-629.31 674,-628 573.71,-599.75 532.6,-641.19 443,-588 424.63,-577.09 410.36,-556.72 401.85,-542.09"/>
<polygon fill="black" stroke="black" points="687.18,-635.86 697.77,-635.99 689.58,-629.28 687.18,-635.86"/>
</g>
<!-- board_cache_hierarchy_l3bus_mem_side_ports -->
<g id="node32" class="node">
<title>board_cache_hierarchy_l3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M653,-672C653,-672 559,-672 559,-672 553,-672 547,-666 547,-660 547,-660 547,-648 547,-648 547,-642 553,-636 559,-636 559,-636 653,-636 653,-636 659,-636 665,-642 665,-648 665,-648 665,-660 665,-660 665,-666 659,-672 653,-672"/>
<text text-anchor="middle" x="606" y="-650.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l3cache_cpu_side -->
<g id="node33" class="node">
<title>board_cache_hierarchy_l3cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M629.5,-802C629.5,-802 582.5,-802 582.5,-802 576.5,-802 570.5,-796 570.5,-790 570.5,-790 570.5,-778 570.5,-778 570.5,-772 576.5,-766 582.5,-766 582.5,-766 629.5,-766 629.5,-766 635.5,-766 641.5,-772 641.5,-778 641.5,-778 641.5,-790 641.5,-790 641.5,-796 635.5,-802 629.5,-802"/>
<text text-anchor="middle" x="606" y="-780.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l3cache_cpu_side&#45;&gt;board_cache_hierarchy_l3bus_mem_side_ports -->
<g id="edge25" class="edge">
<title>board_cache_hierarchy_l3cache_cpu_side&#45;&gt;board_cache_hierarchy_l3bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M606,-755.72C606,-730.52 606,-693.84 606,-672.4"/>
<polygon fill="black" stroke="black" points="602.5,-755.74 606,-765.74 609.5,-755.74 602.5,-755.74"/>
</g>
</g>
</svg>
