// Seed: 2024493084
module module_0 (
    input supply1 id_0
    , id_3,
    output wor id_1
);
  parameter id_4 = 1 - 1;
  assign id_3 = 1;
  logic id_5;
  ;
  initial begin : LABEL_0
    id_3 <= -1;
    id_5 <= ~id_3#(
        .id_0(id_4),
        .id_3(id_4 == id_4),
        .id_0(1),
        .id_4(-1'b0),
        .id_4(1'd0),
        .id_3(-1),
        .id_4("" | 1),
        .id_5(1),
        .id_5(1),
        .id_5(id_4),
        .id_5(-1),
        .id_3(1'd0),
        .id_4(-1)
    );
  end
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
