Info Session started: Sat Nov 11 20:07:39 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSSRA-VI-SEW8_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSSRA-VI-SEW8_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSSRA-VI-SEW8_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSSRA-VI-SEW8_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:39 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSSRA-VI-SEW8_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000dac 0x00000dac R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSSRA-VI-SEW8_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 1 0x27
Info (ICV_FN) Finishing coverage at 0x80000d90
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VSSRA-VI-SEW8_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 64/2910 :   2.20%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
86569d27
429ede51
91a8d551
bd8f6c65
bd666c0f
e31ffa0f
c71fad64
e54c8c3a
91a8d5fd
bd8f6c65
0466250f
e31ffa64
c737ad3a
7c4c8c1e
0692dadf
2c63c847
c710ad3a
e41c8c1d
f326c60f
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
08fa06fe
00f9fefe
fbbafd04
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
19ba7ae7
1900a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
00ff0000
34260100
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
68dd54c0
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
824df9e3
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
5b086737
2e0434a5
1c3afcd3
303b86d1
cbf0c378
9bf87ba8
b32a4c52
03d5081b
0607fcfa
f902f802
05fff908
fa0308fb
03d5081b
17a2fb1a
0b56ed8c
484605f6
b32a7b52
b3d54c1b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
00ff0000
000100ff
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
b59dee8f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
ce0dc021
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
f6323d2c
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
cad8d63c
069bebe4
169d1fe8
0525de32
03131319
9f0b3e29
d02f674b
f5056526
01fafcff
00020203
fa010805
fafdfe08
ff030605
8b0006f9
4e1181e9
445da8cc
e92f677f
e905674b
9705ad15
8bfc81e9
445da8cc
ea35fe19
527e81e3
79e910dd
ff00ff00
0100ff00
ea35ff00
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
ea35fee3
52e981dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
06f4cada
24e02f39
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3c62eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
4daaa11c
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
070100f9
fffcfe05
0705fa06
03030100
05040101
00fe02fe
feff06f9
fa03fc03
354508fb
fd4523d8
fde25ed8
98ee5e94
65e3c736
b64b710c
86604880
700a8d4e
000001ff
ff000000
01000000
ff010100
700a8d4e
63b91dcd
04b11e73
355e64a2
b64b71f6
86608d4e
63b98dcd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
32dd0fe7
02d90f3a
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 858
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.05 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.10 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:39 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:39 2023

