

Implementation tool: Xilinx Vivado v.2022.2
Project:             activation_accelerator
Solution:            baseline
Device target:       xck26-sfvc784-2LV-c
Report date:         Wed Oct 01 10:52:06 CST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          13411
FF:           10398
DSP:             43
BRAM:           251
URAM:             0
LATCH:            0
SRL:            991
CLB:           2676

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.981
CP achieved post-implementation: 7.204
Timing met
