// Seed: 1587786984
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output wire id_2
);
endmodule
module module_0 #(
    parameter id_13 = 32'd38
) (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wor id_5,
    output logic id_6,
    output tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input uwire id_10,
    input tri id_11,
    output supply0 id_12,
    input tri _id_13,
    input wand module_1,
    input wand id_15
);
  tri  id_17;
  wand id_18;
  wire id_19;
  wire id_20;
  assign id_8 = (1);
  final $unsigned(55);
  ;
  wire id_21, id_22;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
  logic [1 : id_13] id_23;
  ;
  assign id_7 = 1;
  wire id_24;
  ;
  assign id_17 = -1;
  always @(negedge -1) id_23 = id_23;
  initial id_6 = id_24;
  logic id_25, id_26;
  assign id_18 = 1;
endmodule
