INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM2/sim/DRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM6/sim/DRAM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM1/sim/DRAM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM7/sim/DRAM7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM8/sim/DRAM8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM4/sim/DRAM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM3/sim/DRAM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.gen/sources_1/ip/DRAM5/sim/DRAM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/AGU_hash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU_hash
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/Datapre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapre
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Macs/Macs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Macs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/adder_frodo.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER_FRODO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/chiiota.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chiiota
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALF_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/hash_out_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_out_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/ADDR/no_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NC_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/pre_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_THETA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/sync_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Hash_v1.1/theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module theta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/rtl/Control/ucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/sim/tb_inst_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inst_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/Frodo/prj/Frodo_top/Frodo_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
