# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Labo_3.srcs/sim_1/imports/sources/basic_register.vhd" \
"../../../../Labo_3.srcs/sim_1/imports/sources/basic_register_tb.vhd" \

# Do not sort compile order
nosort
