# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab2Part1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/Homework/PSOC/Project3/Module1/Lab2Part1/Lab2Part1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:10 on Mar 29,2018
# vcom -reportprogress 300 -93 -work work F:/Homework/PSOC/Project3/Module1/Lab2Part1/Lab2Part1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LAB2PART1
# -- Compiling architecture BEHAVIOURAL of LAB2PART1
# End time: 22:26:11 on Mar 29,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.lab2part1
# vsim work.lab2part1 
# Start time: 22:26:17 on Mar 29,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lab2part1(behavioural)
add wave -position end  sim:/lab2part1/CLOCK
add wave -position end  sim:/lab2part1/K
add wave -position end  sim:/lab2part1/N
add wave -position end  sim:/lab2part1/Q
add wave -position end  sim:/lab2part1/RESET
add wave -position end  sim:/lab2part1/TERMINAL_COUNT
force -freeze sim:/lab2part1/CLOCK 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 13:41:03 on Mar 30,2018, Elapsed time: 15:14:46
# Errors: 0, Warnings: 0
