Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 16:15:28 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/adpcm_main_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.495ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.952ns (18.413%)  route 4.218ns (81.587%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/ap_clk
    SLICE_X53Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/Q
                         net (fo=100, routed)         1.123     2.552    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/grp_encode_fu_138_ap_start_reg
    SLICE_X52Y13         LUT6 (Prop_lut6_I4_O)        0.124     2.676 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_340/O
                         net (fo=64, routed)          0.886     3.562    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_340_n_5
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.686 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_318/O
                         net (fo=1, routed)           0.969     4.656    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_318_n_5
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124     4.780 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_124/O
                         net (fo=1, routed)           0.600     5.379    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_124_n_5
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.503 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_37__3/O
                         net (fo=1, routed)           0.640     6.143    bd_0_i/hls_inst/inst/tqmf_U/DIADI[7]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 -0.495    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.952ns (18.736%)  route 4.129ns (81.264%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/ap_clk
    SLICE_X53Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/Q
                         net (fo=100, routed)         1.123     2.552    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/grp_encode_fu_138_ap_start_reg
    SLICE_X52Y13         LUT6 (Prop_lut6_I4_O)        0.124     2.676 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_340/O
                         net (fo=64, routed)          1.196     3.872    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_340_n_5
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.996 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_285/O
                         net (fo=1, routed)           0.665     4.661    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_285_n_5
    SLICE_X41Y14         LUT6 (Prop_lut6_I4_O)        0.124     4.785 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_113/O
                         net (fo=1, routed)           0.421     5.206    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_113_n_5
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_26__4/O
                         net (fo=1, routed)           0.724     6.054    bd_0_i/hls_inst/inst/tqmf_U/DIADI[18]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[18])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.952ns (18.799%)  route 4.112ns (81.201%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/ap_clk
    SLICE_X53Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/Q
                         net (fo=100, routed)         1.088     2.517    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/grp_encode_fu_138_ap_start_reg
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.641 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0/O
                         net (fo=68, routed)          0.747     3.388    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0_n_5
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343/O
                         net (fo=32, routed)          0.840     4.353    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343_n_5
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_199/O
                         net (fo=1, routed)           0.637     5.113    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_199_n_5
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.237 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_66__0/O
                         net (fo=1, routed)           0.800     6.037    bd_0_i/hls_inst/inst/tqmf_U/DIBDI[10]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.014ns (20.064%)  route 4.040ns (79.936%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
    SLICE_X50Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=96, routed)          0.928     2.419    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.543 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/tmp33_reg_4974[39]_i_1/O
                         net (fo=139, routed)         1.018     3.561    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/tmp33_reg_4974[39]_i_1_n_5
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.685 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_305/O
                         net (fo=1, routed)           0.972     4.657    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_305_n_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.781 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_120/O
                         net (fo=1, routed)           0.452     5.234    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_120_n_5
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.358 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_33__4/O
                         net (fo=1, routed)           0.669     6.027    bd_0_i/hls_inst/inst/tqmf_U/DIADI[11]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.952ns (18.852%)  route 4.098ns (81.148%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/ap_clk
    SLICE_X53Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/Q
                         net (fo=100, routed)         1.088     2.517    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/grp_encode_fu_138_ap_start_reg
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.641 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0/O
                         net (fo=68, routed)          0.747     3.388    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0_n_5
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343/O
                         net (fo=32, routed)          0.923     4.435    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343_n_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.559 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_154/O
                         net (fo=1, routed)           0.590     5.149    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_154_n_5
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_51__0/O
                         net (fo=1, routed)           0.750     6.023    bd_0_i/hls_inst/inst/tqmf_U/DIBDI[25]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 -0.375    

Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.952ns (18.908%)  route 4.083ns (81.092%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/ap_clk
    SLICE_X53Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/Q
                         net (fo=100, routed)         1.088     2.517    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/grp_encode_fu_138_ap_start_reg
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.641 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0/O
                         net (fo=68, routed)          0.747     3.388    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0_n_5
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343/O
                         net (fo=32, routed)          0.882     4.394    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343_n_5
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.518 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_157__0/O
                         net (fo=1, routed)           0.669     5.187    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_157__0_n_5
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.311 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_52__0/O
                         net (fo=1, routed)           0.697     6.008    bd_0_i/hls_inst/inst/tqmf_U/DIBDI[24]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.014ns (20.150%)  route 4.018ns (79.850%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_clk
    SLICE_X50Y17         FDSE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[0]/Q
                         net (fo=238, routed)         1.084     2.575    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_pp0_stage0
    SLICE_X51Y13         LUT5 (Prop_lut5_I2_O)        0.124     2.699 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_341/O
                         net (fo=64, routed)          1.069     3.768    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_341_n_5
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.124     3.892 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_246/O
                         net (fo=1, routed)           0.798     4.690    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_246_n_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.814 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_100__0/O
                         net (fo=1, routed)           0.622     5.436    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_100__0_n_5
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_13__1/O
                         net (fo=1, routed)           0.445     6.005    bd_0_i/hls_inst/inst/tqmf_U/DIADI[31]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/accumd_U/ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.014ns (21.187%)  route 3.772ns (78.813%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142_ap_start_reg_reg/Q
                         net (fo=53, routed)          0.830     2.321    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_16s_32s_46_5_1_U157/grp_decode_fu_142_ap_start_reg
    SLICE_X47Y63         LUT4 (Prop_lut4_I3_O)        0.124     2.445 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_16s_32s_46_5_1_U157/accumd_load_6_reg_3483[31]_i_1/O
                         net (fo=314, routed)         0.556     3.001    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbh_o_ap_vld
    SLICE_X46Y63         LUT2 (Prop_lut2_I0_O)        0.124     3.125 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/reg_648[31]_i_1/O
                         net (fo=35, routed)          1.229     4.353    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/reg_6480
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.477 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/ram_reg_i_78__2/O
                         net (fo=1, routed)           0.296     4.773    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_ce0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.124     4.897 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/ram_reg_i_2__4/O
                         net (fo=2, routed)           0.861     5.759    bd_0_i/hls_inst/inst/accumd_U/accumc_ce0
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/accumd_U/ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/accumd_U/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/accumd_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     5.446    bd_0_i/hls_inst/inst/accumd_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.952ns (19.089%)  route 4.035ns (80.911%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/ap_clk
    SLICE_X53Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/Q
                         net (fo=100, routed)         1.088     2.517    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/grp_encode_fu_138_ap_start_reg
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.641 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0/O
                         net (fo=68, routed)          0.747     3.388    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0_n_5
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343/O
                         net (fo=32, routed)          0.553     4.065    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343_n_5
    SLICE_X50Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.189 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_196/O
                         net (fo=1, routed)           0.917     5.106    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_196_n_5
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.230 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_65__0/O
                         net (fo=1, routed)           0.730     5.960    bd_0_i/hls_inst/inst/tqmf_U/DIBDI[11]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 0.952ns (19.107%)  route 4.031ns (80.893%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/ap_clk
    SLICE_X53Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/Q
                         net (fo=100, routed)         1.088     2.517    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/grp_encode_fu_138_ap_start_reg
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.641 f  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0/O
                         net (fo=68, routed)          0.747     3.388    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0_n_5
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.512 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343/O
                         net (fo=32, routed)          0.591     4.103    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343_n_5
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.227 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_205/O
                         net (fo=1, routed)           0.781     5.008    bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_205_n_5
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  bd_0_i/hls_inst/inst/grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_68__0/O
                         net (fo=1, routed)           0.823     5.956    bd_0_i/hls_inst/inst/tqmf_U/DIBDI[8]
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14004, unset)        0.924     5.924    bd_0_i/hls_inst/inst/tqmf_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/tqmf_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241     5.648    bd_0_i/hls_inst/inst/tqmf_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                 -0.308    




