INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JDL/DS_Lab1/DS_Lab1.srcs/sources_1/new/AND_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JDL/DS_Lab1/DS_Lab1.srcs/sources_1/new/XOR_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XOR_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JDL/DS_Lab1/DS_Lab1.srcs/sources_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JDL/DS_Lab1/DS_Lab1.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/JDL/DS_Lab1/DS_Lab1.srcs/sources_1/new/ripple_carry_adder_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ripple_carry_adder_4b'
