# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 0.001024 2048 0 2150 12096 1.66707 63.3283 52.5594 117.605 117.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 0.001024 2048 0 2150 12024 1.66093 75.1022 52.3366 129.153 129.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 0.001024 2048 0 2150 12080 1.66547 79.0829 52.5599 133.36 133.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 0.001024 2048 0 2150 12000 1.65827 72.4601 52.3441 126.517 126.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 0.001024 2048 0 2150 12000 1.66093 73.5297 52.3515 127.596 127.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 0.001024 2048 0 2150 11984 1.65856 75.1092 52.332 129.154 129.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 0.001024 2048 0 2150 12000 1.65597 76.4786 52.3987 130.587 130.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 0.001024 2048 0 2150 12032 1.6647 74.8269 52.5668 129.108 129.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 0.001024 2048 0 2150 11904 1.66093 73.2778 52.3457 127.336 127.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 0.001024 2048 0 2150 11800 1.65107 78.9366 52.1226 132.76 132.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 0.001024 2048 0 2150 11776 1.65683 88.005 52.173 141.886 141.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 0.001024 2048 0 2145 12128 1.66691 62.9104 52.4669 117.097 117.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 0.001024 2048 0 2145 12120 1.66358 63.627 52.5045 117.846 117.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 0.001024 2048 0 2145 12096 1.66378 63.8469 52.4754 118.037 118.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 0.001024 2048 0 2145 12096 1.66298 64.1997 52.4452 118.36 118.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 0.001024 2048 0 2145 12096 1.66688 67.3897 52.512 121.621 121.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 0.001024 2048 0 2145 12096 1.66502 75.8172 52.4957 130.03 130.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 0.001024 2048 0 2145 12080 1.66378 74.8949 52.5188 129.129 129.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 0.001024 2048 0 2145 12000 1.66019 78.4422 52.3426 132.498 132.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 0.001024 2048 0 2145 12000 1.65923 80.2079 52.3496 134.268 134.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 0.001024 2048 0 2145 11984 1.66342 78.813 52.299 132.829 132.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 0.001024 2048 0 2145 12000 1.66326 78.887 52.413 133.018 133.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 0.001024 2048 0 2145 12032 1.66899 75.179 52.4692 129.369 129.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 0.001024 2048 0 2145 11904 1.66093 81.1948 52.3468 135.253 135.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 0.001024 2048 0 2145 11800 1.65622 84.9469 52.0462 138.703 138.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 0.001024 2048 0 2145 11776 1.65958 77.8717 52.1361 131.721 131.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 0.001024 2048 0 2160 12096 1.66957 59.8773 52.5141 114.115 114.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 0.001024 2048 0 2160 12080 1.66893 67.1604 52.546 121.428 121.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 0.001024 2048 0 2160 12048 1.66464 63.5351 52.4722 117.725 117.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 0.001024 2048 0 2160 12040 1.6625 64.3625 52.4333 118.512 118.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 0.001024 2048 0 2160 12032 1.66445 64.1413 52.4365 118.293 118.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 0.001024 2048 0 2160 12024 1.66502 80.805 52.4244 134.945 135.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 0.001024 2048 0 2160 11952 1.66502 56.959 52.4448 111.124 111.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 0.001024 2048 0 2160 12000 1.66326 80.3035 52.4372 134.456 134.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 0.001024 2048 0 2160 11840 1.66266 54.9192 52.2188 108.851 108.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 0.001024 2048 0 2160 12000 1.66502 73.5662 52.4846 127.77 127.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 0.001024 2048 0 2160 11904 1.66502 51.9698 52.479 106.168 106.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 0.001024 2048 0 2160 12000 1.66419 75.764 52.483 129.964 130.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 0.001024 2048 0 2160 11800 1.66058 53.1845 52.1788 107.076 107.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 0.001024 2048 0 2160 11984 1.66422 94.3845 52.4232 148.524 148.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 0.001024 2048 0 2160 11872 1.66141 60.647 52.4363 114.797 114.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 0.001024 2048 0 2160 12000 1.6665 92.2718 52.498 146.488 146.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 0.001024 2048 0 2160 11760 1.65683 60.957 52.2235 114.887 114.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 0.001024 2048 0 2160 11904 1.66054 89.3153 52.3594 143.385 143.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 0.001024 2048 0 2160 11776 1.66093 60.086 52.2654 114.065 114.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 0.001024 2048 0 2160 11904 1.66691 78.4795 52.4902 132.687 132.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 0.001024 2048 0 2160 11520 1.65053 51.7743 51.9631 105.441 105.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 0.001024 2048 0 2160 11800 1.65888 81.9835 52.1604 135.857 135.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 0.001024 2048 0 2160 11600 1.66109 58.8545 52.2267 112.794 112.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 0.001024 2048 0 2160 12096 1.6679 60.2051 52.5676 114.492 114.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 0.001024 2048 0 2160 12080 1.66912 63.4376 52.5034 117.661 117.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 0.001024 2048 0 2160 12048 1.66848 62.4619 52.4809 116.662 116.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 0.001024 2048 0 2160 12000 1.66262 41.8673 52.4311 96.0133 96.0771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 0.001024 2048 0 2160 12040 1.66339 71.5505 52.4294 125.695 125.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 0.001024 2048 0 2160 11984 1.66122 46.8545 52.4387 101.006 101.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 0.001024 2048 0 2160 12032 1.66803 68.8195 52.4773 123.015 123.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 0.001024 2048 0 2160 11904 1.66112 45.8974 52.2591 99.8704 99.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 0.001024 2048 0 2160 12024 1.66662 77.398 52.4348 131.55 131.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 0.001024 2048 0 2160 11952 1.66717 55.6667 52.472 109.855 109.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 0.001024 2048 0 2160 12000 1.66307 74.3956 52.3833 128.493 128.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 0.001024 2048 0 2160 11840 1.66038 52.14 52.2218 106.075 106.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 0.001024 2048 0 2160 12000 1.66285 91.1729 52.4201 145.305 145.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 0.001024 2048 0 2160 11904 1.66515 58.7467 52.4812 112.944 113.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 0.001024 2048 0 2160 12000 1.66378 91.3838 52.4881 145.586 145.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 0.001024 2048 0 2160 11800 1.65683 60.8161 52.1861 114.709 114.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 0.001024 2048 0 2160 11984 1.66093 87.5418 52.4855 141.738 141.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 0.001024 2048 0 2160 11872 1.6631 58.4181 52.4776 112.612 112.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 0.001024 2048 0 2160 12000 1.66502 82.2761 52.5512 136.543 136.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 0.001024 2048 0 2160 11760 1.66093 55.7718 52.2209 109.703 109.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 0.001024 2048 0 2160 11904 1.66093 79.8474 52.3099 133.87 133.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 0.001024 2048 0 2160 11776 1.66093 55.4969 52.2619 109.471 109.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 0.001024 2048 0 2150 12128 1.66458 66.8709 52.5539 121.14 121.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 0.001024 2048 0 2150 12120 1.66547 60.9405 52.5229 115.179 115.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 0.001024 2048 0 2150 12080 1.66816 39.9625 52.5547 94.2362 94.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 0.001024 2048 0 2150 12096 1.6632 64.9748 52.5215 119.212 119.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 0.001024 2048 0 2150 12000 1.66086 43.1064 52.3898 97.208 97.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 0.001024 2048 0 2150 12096 1.65565 68.6536 52.5422 122.903 122.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 0.001024 2048 0 2150 11984 1.65882 44.6045 52.389 98.7018 98.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 0.001024 2048 0 2150 12096 1.66496 70.2523 52.5205 124.487 124.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 0.001024 2048 0 2150 12032 1.66707 47.1838 52.5056 101.407 101.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 0.001024 2048 0 2150 12024 1.65523 78.5195 52.3449 132.572 132.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 0.001024 2048 0 2150 11952 1.65926 55.4865 52.3907 109.59 109.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 0.001024 2048 0 2150 12080 1.66707 75.1591 52.5573 129.435 129.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 0.001024 2048 0 2150 12000 1.66646 52.992 52.5229 107.232 107.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 0.001024 2048 0 2150 12000 1.65904 89.6555 52.3448 143.711 143.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 0.001024 2048 0 2150 11904 1.65869 58.4679 52.3805 112.559 112.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 0.001024 2048 0 2150 12000 1.65888 90.9158 52.3971 145.022 145.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 0.001024 2048 0 2150 11800 1.65478 61.0556 52.0849 114.848 114.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 0.001024 2048 0 2150 11984 1.65699 83.986 52.3403 138.035 138.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 0.001024 2048 0 2150 11872 1.65747 56.1501 52.396 110.255 110.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 0.001024 2048 0 2150 12000 1.65568 81.4719 52.4103 135.591 135.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 0.001024 2048 0 2150 11760 1.65229 55.978 52.1302 109.815 109.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 0.001024 2048 0 2150 12032 1.6656 82.3078 52.566 136.592 136.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 0.001024 2048 0 2150 11776 1.65683 55.4148 52.2141 109.337 109.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 0.001024 2048 0 2144 12128 1.66605 59.1493 52.4675 113.332 113.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 630 0.001024 2048 0 2144 12096 1.66525 38.8383 52.4589 93.013 93.0786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 0.001024 2048 0 2144 12120 1.66912 60.7944 52.5043 115.02 115.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 0.001024 2048 0 2144 12080 1.66592 40.5948 52.5057 94.8195 94.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 0.001024 2048 0 2144 12096 1.66339 67.4837 52.9304 122.13 122.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 0.001024 2048 0 2144 12000 1.66429 42.0594 52.3354 96.1118 96.1794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 0.001024 2048 0 2144 12096 1.66253 63.4273 52.4388 117.582 117.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 0.001024 2048 0 2144 11984 1.65754 41.2063 52.3292 95.2463 95.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 0.001024 2048 0 2144 11928 1.65882 34.7761 52.2797 88.7682 88.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 0.001024 2048 0 2144 12096 1.66682 65.3693 52.4642 119.557 119.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 0.001024 2048 0 2144 12032 1.66618 44.064 52.4591 98.2418 98.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 0.001024 2048 0 2144 11904 1.6624 36.692 52.3389 90.7467 90.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 0.001024 2048 0 2144 12096 1.66413 91.5065 52.5235 145.747 145.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 0.001024 2048 0 2144 11952 1.65888 58.196 52.2753 112.182 112.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 0.001024 2048 0 2144 11880 1.66298 48.8374 52.3256 102.877 102.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 0.001024 2048 0 2144 12080 1.66298 87.5472 52.5097 141.768 141.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 0.001024 2048 0 2144 12000 1.66518 60.1519 52.4493 114.319 114.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 0.001024 2048 0 2144 11760 1.6535 47.2207 52.037 100.966 101.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 0.001024 2048 0 2144 12000 1.66093 77.5603 52.2842 131.559 131.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 0.001024 2048 0 2144 11904 1.6624 54.2793 52.2846 108.277 108.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 0.001024 2048 0 2144 11808 1.66176 47.4116 52.338 101.461 101.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 0.001024 2048 0 2144 12000 1.65805 81.9731 52.3402 136.02 136.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 0.001024 2048 0 2144 11800 1.65155 55.3968 52.0687 109.169 109.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 0.001024 2048 0 2144 11700 1.65085 48.1649 52.0327 101.899 101.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 0.001024 2048 0 2144 11984 1.65747 77.3267 52.2875 131.323 131.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 0.001024 2048 0 2144 11872 1.65872 53.9867 52.3287 108.027 108.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 0.001024 2048 0 2144 11760 1.65894 46.138 52.2768 100.127 100.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 0.001024 2048 0 2144 12000 1.66186 79.2961 52.3534 133.364 133.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 0.001024 2048 0 2144 11760 1.65274 54.2228 52.0676 107.994 108.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 0.001024 2048 0 2144 11520 1.64269 45.5168 51.7583 98.9713 99.0331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 0.001024 2048 0 2144 12032 1.66848 77.1338 52.4571 131.312 131.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 0.001024 2048 0 2144 11776 1.65811 56.0513 52.1593 109.919 109.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 0.001024 2048 0 2144 11520 1.64864 45.8432 51.8235 99.366 99.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 0.001024 2048 0 2160 12096 1.66579 60.9369 52.5228 115.175 115.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 0.001024 2048 0 2160 12032 1.66339 40.4663 52.4375 94.6194 94.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 0.001024 2048 0 2160 12080 1.66912 67.3324 52.5465 121.598 121.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 0.001024 2048 0 2160 12000 1.65987 44.6328 52.3934 98.7397 98.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 0.001024 2048 0 2160 12000 1.66486 37.2171 52.499 91.4364 91.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 0.001024 2048 0 2160 12048 1.66659 63.9603 52.4355 118.112 118.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 0.001024 2048 0 2160 12000 1.66483 41.617 52.4338 95.767 95.8322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 0.001024 2048 0 2160 11952 1.66579 34.7873 52.4853 88.9922 89.0593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 0.001024 2048 0 2160 12040 1.66186 85.2541 52.4716 139.441 139.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 0.001024 2048 0 2160 11984 1.66294 54.4679 52.4429 108.627 108.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 0.001024 2048 0 2160 11928 1.66342 46.4626 52.4861 100.663 100.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 0.001024 2048 0 2160 12032 1.66646 82.1839 52.4834 136.384 136.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 0.001024 2048 0 2160 11904 1.66298 52.8548 52.2708 106.84 106.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 0.001024 2048 0 2160 11904 1.66707 42.9182 52.4813 97.1177 97.1827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 0.001024 2048 0 2160 12024 1.66342 82.2661 52.4362 136.421 136.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 0.001024 2048 0 2160 11952 1.66717 57.3175 52.4854 111.524 111.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 0.001024 2048 0 2160 11880 1.66298 50.2866 52.4765 104.482 104.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 0.001024 2048 0 2160 11808 1.66512 44.5302 52.4812 98.7273 98.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 0.001024 2048 0 2160 12000 1.66054 81.0549 52.4308 135.198 135.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 0.001024 2048 0 2160 11840 1.66333 55.4182 52.2221 109.356 109.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 0.001024 2048 0 2160 11760 1.65792 48.0891 52.1829 101.982 102.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 0.001024 2048 0 2160 11520 1.64598 42.9322 51.7372 96.3657 96.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 0.001024 2048 0 2160 12000 1.66707 78.0705 52.4284 132.218 132.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 0.001024 2048 0 2160 11904 1.66298 53.9915 52.4367 108.141 108.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 0.001024 2048 0 2160 11808 1.66707 45.7274 52.4812 99.926 99.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 0.001024 2048 0 2160 11520 1.6489 41.152 51.9217 94.7763 94.8413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 0.001024 2048 0 2160 12000 1.66502 78.9955 52.4468 133.157 133.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 0.001024 2048 0 2160 11800 1.66048 57.1925 52.1773 111.085 111.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 0.001024 2048 0 2160 11700 1.65683 47.9892 52.1767 101.875 101.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 0.001024 2048 0 2160 11600 1.65776 44.2184 52.2178 98.1465 98.2112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 0.001024 2048 0 2160 12096 1.6687 67.5287 52.5603 121.811 121.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 0.001024 2048 0 2160 12032 1.66502 41.976 52.4814 96.1722 96.2379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 630 0.001024 2048 0 2160 12000 1.66454 34.9225 52.4787 89.1193 89.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 0.001024 2048 0 2160 12080 1.66618 64.0996 52.5009 118.317 118.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 0.001024 2048 0 2160 12000 1.66294 41.5478 52.4298 95.6952 95.7637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 0.001024 2048 0 2160 12000 1.66707 34.7771 52.5002 88.9983 89.0654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 0.001024 2048 0 2160 12048 1.66624 83.5437 52.4806 137.741 137.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 0.001024 2048 0 2160 12000 1.66307 52.9203 52.4352 107.071 107.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 0.001024 2048 0 2160 11952 1.6665 44.9488 52.4725 99.1412 99.2051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 0.001024 2048 0 2160 11904 1.66707 38.1289 52.4413 92.2902 92.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 0.001024 2048 0 2160 12040 1.66285 80.6851 52.4437 134.844 134.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 0.001024 2048 0 2160 11984 1.66291 51.323 52.4363 105.474 105.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 0.001024 2048 0 2160 11928 1.66438 43.206 52.5251 97.4468 97.5131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 0.001024 2048 0 2160 11872 1.66502 37.6299 52.4802 91.8245 91.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 0.001024 2048 0 2160 12032 1.66621 76.8518 52.4773 131.051 131.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 0.001024 2048 0 2160 11904 1.66048 50.5164 52.3116 104.541 104.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 0.001024 2048 0 2160 11904 1.66474 42.6107 52.4852 96.81 96.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 0.001024 2048 0 2160 11776 1.65997 37.572 52.2619 91.5459 91.6091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 0.001024 2048 0 2160 12024 1.66714 78.5536 52.4768 132.752 132.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 0.001024 2048 0 2160 11952 1.66698 55.4578 52.4803 109.655 109.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 0.001024 2048 0 2160 11880 1.66496 46.9975 52.4412 101.157 101.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 0.001024 2048 0 2160 11808 1.66662 44.8686 52.4842 99.0701 99.1349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 0.001024 2048 0 2160 12000 1.66099 78.706 52.4006 132.822 132.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 0.001024 2048 0 2160 11840 1.66086 54.3706 52.1874 108.272 108.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 0.001024 2048 0 2160 11760 1.65683 46.248 52.2206 100.178 100.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 0.001024 2048 0 2160 11520 1.64864 41.7814 51.7865 95.2718 95.3355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 0.001024 2048 0 2150 12128 1.66304 66.8605 52.5182 121.094 121.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 0.001024 2048 0 2150 12096 1.66698 44.6136 52.5585 98.8905 98.9559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 630 0.001024 2048 0 2150 12000 1.65952 36.9991 52.3812 91.0924 91.1596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 0.001024 2048 0 2150 12120 1.6641 63.2197 52.5576 117.494 117.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 0.001024 2048 0 2150 12080 1.66646 41.4628 52.5187 95.699 95.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 0.001024 2048 0 2150 12000 1.65805 34.7065 52.4143 88.8301 88.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 0.001024 2048 0 2150 12000 1.66688 30.6313 52.5237 84.8739 84.9407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 0.001024 2048 0 2150 12096 1.66298 82.7092 52.4744 136.9 136.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 0.001024 2048 0 2150 12000 1.65949 51.9721 52.3462 106.029 106.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 0.001024 2048 0 2150 11952 1.65914 43.6408 52.3385 97.6912 97.7557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 0.001024 2048 0 2150 11904 1.66157 37.2165 52.3938 91.3234 91.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 0.001024 2048 0 2150 12096 1.66061 79.0577 52.5436 133.317 133.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 0.001024 2048 0 2150 11984 1.66102 50.3207 52.3441 104.379 104.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 0.001024 2048 0 2150 11928 1.656 41.4024 52.3951 95.5061 95.5699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 0.001024 2048 0 2150 11872 1.65683 36.1108 52.341 90.1601 90.2267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 0.001024 2048 0 2150 12096 1.66685 75.4524 52.5156 129.689 129.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 0.001024 2048 0 2150 12032 1.66502 50.9651 52.5167 105.197 105.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 0.001024 2048 0 2150 11904 1.65888 43.1473 52.3831 97.238 97.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 0.001024 2048 0 2150 11776 1.65814 38.5758 52.2208 92.506 92.5737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 0.001024 2048 0 2150 12024 1.66058 82.1227 52.3757 136.209 136.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 0.001024 2048 0 2150 11952 1.65888 56.5289 52.3825 110.623 110.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 0.001024 2048 0 2150 11880 1.65875 48.3154 52.3879 102.413 102.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 0.001024 2048 0 2150 11808 1.65894 44.257 52.3463 98.3124 98.3791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 0.001024 2048 0 2150 11520 1.64064 42.025 51.753 95.4702 95.5361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 0.001024 2048 0 2150 12080 1.6672 78.799 52.5152 133.035 133.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 0.001024 2048 0 2150 12000 1.66618 56.6048 52.5171 110.84 110.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 0.001024 2048 0 2150 11760 1.65274 46.4376 52.0862 100.227 100.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 0.001024 2048 0 2150 11840 1.66477 43.8927 52.5629 98.1711 98.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 0.001024 2048 0 2150 11600 1.6503 42.1723 52.1326 96.0091 96.0719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 0.001024 2048 0 2160 12096 1.66864 63.8265 52.5223 118.072 118.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 0.001024 2048 0 2160 12032 1.66438 41.4147 52.4833 95.6146 95.6779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 0.001024 2048 0 2160 12000 1.6633 34.2794 52.4762 88.4718 88.5382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 630 0.001024 2048 0 2160 11904 1.66298 30.2432 52.27 84.229 84.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 0.001024 2048 0 2160 12080 1.66707 83.219 52.5352 137.473 137.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 0.001024 2048 0 2160 12000 1.65891 51.997 52.3934 106.102 106.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 0.001024 2048 0 2160 12000 1.66707 43.6663 52.498 97.8852 97.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 0.001024 2048 0 2160 11840 1.65667 37.4661 52.2143 91.3879 91.4516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 0.001024 2048 0 2160 12048 1.66518 79.0467 52.4311 133.196 133.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 0.001024 2048 0 2160 12000 1.66502 50.3668 52.4828 104.568 104.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 0.001024 2048 0 2160 11952 1.66387 41.6626 52.4322 95.8147 95.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 0.001024 2048 0 2160 11904 1.66298 35.7745 52.432 89.9228 89.9864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 0.001024 2048 0 2160 11760 1.65901 32.1379 52.1749 86.0242 86.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 0.001024 2048 0 2160 12040 1.6647 72.95 52.4863 127.155 127.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 0.001024 2048 0 2160 11984 1.66419 48.4817 52.4825 102.681 102.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 0.001024 2048 0 2160 11928 1.66368 40.6159 52.4358 94.7696 94.8328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 0.001024 2048 0 2160 11872 1.65994 35.9612 52.4428 90.117 90.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 0.001024 2048 0 2160 11760 1.6607 31.7076 52.2792 85.6995 85.7661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 0.001024 2048 0 2160 12032 1.66442 71.7619 52.4414 125.923 125.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 0.001024 2048 0 2160 11904 1.66131 49.2524 52.3106 103.276 103.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 0.001024 2048 0 2160 11904 1.66301 40.9455 52.4463 95.1073 95.1664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 0.001024 2048 0 2160 11776 1.66058 36.7929 52.2643 90.7698 90.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 0.001024 2048 0 2160 11520 1.64659 33.7864 51.7548 87.2418 87.3083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 0.001024 2048 0 2176 12032 1.66765 62.3923 52.5545 116.666 116.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 0.001024 2048 0 2176 11968 1.66634 40.4596 52.4621 94.6416 94.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 0.001024 2048 0 2176 11904 1.66192 34.1293 52.3683 88.2134 88.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 630 0.001024 2048 0 2176 11904 1.66304 29.8537 52.4186 83.9878 84.0487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 0.001024 2048 0 2176 12000 1.66698 80.9103 52.4301 135.061 135.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 0.001024 2048 0 2176 11920 1.66298 50.3278 52.3755 104.417 104.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 0.001024 2048 0 2176 11880 1.66202 41.3149 52.3788 95.4076 95.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 0.001024 2048 0 2176 11840 1.66243 36.5773 52.3259 90.6178 90.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 0.001024 2048 0 2176 11800 1.66093 32.1087 52.3321 86.1563 86.2187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 0.001024 2048 0 2176 12000 1.66339 76.5612 52.4995 130.774 130.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 0.001024 2048 0 2176 11904 1.66454 48.98 52.325 103.024 103.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 0.001024 2048 0 2176 11808 1.6601 39.9524 52.2429 93.9063 93.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 0.001024 2048 0 2176 11712 1.65859 34.8092 52.0663 88.5842 88.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 0.001024 2048 0 2176 11760 1.66093 30.9801 52.3684 85.0627 85.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 0.001024 2048 0 2176 11984 1.66547 71.0038 52.4208 125.142 125.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 0.001024 2048 0 2176 11872 1.66058 46.7988 52.3279 100.839 100.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 0.001024 2048 0 2176 11760 1.65725 37.9349 52.1873 91.8305 91.8958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 0.001024 2048 0 2176 11648 1.65274 32.6018 51.9921 86.2961 86.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 0.001024 2048 0 2176 11760 1.66502 29.6245 52.4808 83.8216 83.8855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 0.001024 2048 0 2176 11968 1.66458 71.2233 52.4545 125.395 125.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 0.001024 2048 0 2176 11904 1.66461 48.2884 52.4207 102.427 102.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 0.001024 2048 0 2176 11712 1.65638 39.7435 52.0541 93.5054 93.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 0.001024 2048 0 2176 11776 1.66646 35.362 52.4509 89.5307 89.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 0.001024 2048 0 2176 11520 1.65027 32.3252 51.8972 85.9241 85.9873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 0.001024 2048 0 2176 11520 1.65888 30.8436 52.1137 84.6685 84.7329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 630 0.001024 2048 0 2176 12048 1.6704 62.0769 52.534 116.335 116.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 0.001024 2048 0 2176 12032 1.66934 68.8028 52.5434 123.067 123.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 0.001024 2048 0 2176 11968 1.66685 45.5926 52.41 99.7204 99.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 0.001024 2048 0 2176 11904 1.65962 37.5952 52.3321 91.6398 91.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 630 0.001024 2048 0 2176 11904 1.66502 34.1252 52.4612 88.3036 88.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 0.001024 2048 0 2176 11840 1.66502 30.8284 52.3736 84.9173 84.9814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 630 0.001024 2048 0 2176 11712 1.65728 28.7523 52.1103 82.5713 82.6349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 630 0.001024 2048 0 2176 11648 1.65478 25.6717 51.9794 79.3577 79.4247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 630 0.001024 2048 0 2176 11776 1.66544 25.637 52.4054 79.7573 79.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 630 0.001024 2048 0 2160 11872 1.66538 25.7044 52.4846 79.9054 79.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 630 0.001024 2048 0 2176 11648 1.6488 24.7132 51.9707 78.3886 78.4559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 630 0.001024 2048 0 2150 11760 1.65152 25.1696 52.1909 79.0661 79.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 630 0.001024 2048 0 2160 11760 1.66294 24.7504 52.326 78.7907 78.8539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 630 0.001024 2048 0 2144 12032 1.66317 28.8971 52.5092 83.1217 83.1863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 630 0.001024 2048 0 2144 11520 1.65427 39.3767 52.066 93.1465 93.2127
