ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program â€” VSD
    ğŸ‡®ğŸ‡³ RISC-V VSD Participants â€“ India

"My adventure in the SoC Tapeout Program VSD begins here."
This repository records my week-by-week progress as I complete tasks and learn new skills.

### ğŸ“š About The Program
 
ğŸš€ In this program, we explore the complete journey of designing a System-on-Chip (SoC) â€” from RTL to GDSII â€” using open-source tools. As part of Indiaâ€™s largest collaborative RISC-V tapeout initiative, this program empowers 3500+ participants to create real silicon and contribute to strengthening the nationâ€™s semiconductorÂ ecosystem.

 ### ğŸ“… *Week 0* â†’ [Tools installation](week0/README.md)
 
    Task 0 - ğŸ› ï¸Tools Installation
     * Installed Icarus Verilog(iverilog) for verilog simulation
     * Installed Yosys for RTL synthesis
     * Installed gtkwave for waveform viewing and debugging
     âœ…Status: Completed Successfully
     
### ğŸŒŸ What I Learned in Week 0:

âœ… Successfully installed & verified open-source EDA tools

âš™ Understood the basic environment setup for RTL design & synthesis

ğŸš€ Prepared the system for the upcoming RTL â†’ GDSII flowÂ experiments

### ğŸ™ Thanks & Acknowledgment

I sincerely thank Kunal Ghosh and the VLSI System Design (VSD) team for providing me the opportunity to participate in the ongoing RISC-V SoC Tapeout Program.

I would also like to acknowledge the support of RISC-V International, India Semiconductor Mission (ISM), VLSI Society of India (VSI), and Efabless, whose efforts have made this initiative possible.
