C:/lscc/radiant/2024.1/bin/nt64/moduleparser.exe -PROJ sim -pf C:/lscc/radiant/2024.1/cae_library/synthesis/vhdl/iCE40UP.vhd -pf C:/lscc/radiant/2024.1/cae_library/synthesis/verilog/iCE40UP.v -lib iCE40UP -sort -lst C:/Users/vparizot/E155/pariVo/pariVo_fpga/ProjectPariVo/sim/source_files.lst