// Seed: 961508393
module module_0 (
    input wor  id_0
    , id_4,
    input wand id_1,
    input wor  id_2#((1), 1)
);
  logic id_5;
  ;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd23,
    parameter id_6 = 32'd87
) (
    input tri1 _id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wand id_3,
    input uwire id_4,
    output supply1 id_5,
    input uwire _id_6,
    output uwire id_7,
    input wand id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    output tri0 id_14,
    input supply0 id_15,
    inout tri1 id_16
);
  wire [id_0 : id_6] id_18;
  module_0 modCall_1 (
      id_16,
      id_4,
      id_15
  );
endmodule
