==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Adding design file '/home/user/HCAL_HLS4ML/ereg_v1.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp' ...
INFO: [HLS 200-10] Analyzing design file '/home/user/HCAL_HLS4ML/ereg_v1.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:02 ; elapsed = 00:01:08 . Memory (MB): peak = 348.590 ; gain = 0.020 ; free physical = 19166 ; free virtual = 106982
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:08 ; elapsed = 00:01:14 . Memory (MB): peak = 348.590 ; gain = 0.020 ; free physical = 19145 ; free virtual = 106972
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:12 ; elapsed = 00:01:19 . Memory (MB): peak = 540.570 ; gain = 192.000 ; free physical = 19046 ; free virtual = 106901
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>80' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:14 ; elapsed = 00:01:20 . Memory (MB): peak = 544.477 ; gain = 195.906 ; free physical = 18965 ; free virtual = 106827
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:202) in function 'hls4ml_hcal' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56:50).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config2>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config1>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56:55).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3.1.1' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:202) in function 'hls4ml_hcal' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:86) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Accum1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:109) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:57) in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:86) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:91) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'ResetAccum' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Accum1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:109) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Accum2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:113) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:119) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:57) in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:86) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:91) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'ResetAccum' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Accum1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:109) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Accum2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:113) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:119) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.
INFO: [XFORM 203-101] Partitioning array 'in_buf.V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_buf.V' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V' (/home/user/HCAL_HLS4ML/weights/b3.h:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer1_out.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'logits1.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'logits2.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'logits3.V' (/home/user/HCAL_HLS4ML/ereg_v1.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:57) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.3' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.4' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mult.V.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V.1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V.2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V.3' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V.4' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'mult.V.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.
INFO: [XFORM 203-102] Partitioning array 'mult.V.1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.
INFO: [XFORM 203-102] Partitioning array 'mult.V.2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.
INFO: [XFORM 203-102] Partitioning array 'mult.V.3' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.
INFO: [XFORM 203-102] Partitioning array 'mult.V.4' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.
INFO: [XFORM 203-102] Partitioning array 'mult.V.5' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:76) by setting 'weights.V' to 'w3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:76) by setting 'biases.V.read' to '-58281'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'weights.V' to 'w2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[0].V' to 'b2.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[1].V' to 'b2.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[2].V' to 'b2.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[3].V' to 'b2.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[4].V' to 'b2.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'weights.V' to 'w1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[0].V' to 'b1.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[1].V' to 'b1.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[2].V' to 'b1.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[3].V' to 'b1.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[4].V' to 'b1.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[5].V' to 'b1.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[6].V' to 'b1.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[7].V' to 'b1.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[8].V' to 'b1.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[9].V' to 'b1.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[10].V' to 'b1.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[11].V' to 'b1.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[12].V' to 'b1.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[13].V' to 'b1.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/user/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[14].V' to 'b1.14'.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)...75 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13)...165 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:21 ; elapsed = 00:01:27 . Memory (MB): peak = 672.516 ; gain = 323.945 ; free physical = 18798 ; free virtual = 106717
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:187:19) in function 'hls4ml_hcal'.
WARNING: [XFORM 203-561] 'Loop-1' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:158:19) in function 'hls4ml_hcal' is an infinite loop.
                         Cannot flatten a loop nest 'Loop-1' (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:158:19) in function 'hls4ml_hcal' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config3>' to 'linear' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config2>' to 'linear.1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config1>' to 'linear.2' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' to 'compute_layer.0.0' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' to 'compute_layer.0.0.0.' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'compute_layer.0.0.0..1' (/home/user/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:01:32 . Memory (MB): peak = 812.574 ; gain = 464.004 ; free physical = 18711 ; free virtual = 106631
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls4ml_hcal' ...
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.0.0.0..1' to 'compute_layer_0_0_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'linear.2' to 'linear_2'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.0.0.0.' to 'compute_layer_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear.1' to 'linear_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_layer.0.0' to 'compute_layer_0_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_0_0_0_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_layer.0.0.0..1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_V_load_3') on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.81 seconds; current allocated memory: 393.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 402.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 403.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 403.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_0_0_0_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_layer.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 406.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 408.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 408.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 408.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_layer_0_0'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_layer.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 408.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 409.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 409.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 409.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ereg_v1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ereg_v1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 409.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 410.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls4ml_hcal'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 413.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 415.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_0_0_0_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_13ns_32s_44_3_1' to 'hls4ml_hcal_mul_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_8ns_32s_40_3_1' to 'hls4ml_hcal_mul_8cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_12s_32s_44_3_1' to 'hls4ml_hcal_mul_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_11ns_32s_43_3_1' to 'hls4ml_hcal_mul_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_13s_32s_44_3_1' to 'hls4ml_hcal_mul_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_11s_32s_43_3_1' to 'hls4ml_hcal_mul_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_9s_32s_41_3_1' to 'hls4ml_hcal_mul_9hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_10ns_32s_42_3_1' to 'hls4ml_hcal_mul_1ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_17ns_32s_48_3_1' to 'hls4ml_hcal_mul_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_14ns_32s_45_3_1' to 'hls4ml_hcal_mul_1kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_7s_32s_39_3_1' to 'hls4ml_hcal_mul_7lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_8s_32s_40_3_1' to 'hls4ml_hcal_mul_8mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_15ns_32s_46_3_1' to 'hls4ml_hcal_mul_1ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_10s_32s_42_3_1' to 'hls4ml_hcal_mul_1ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_16ns_32s_47_3_1' to 'hls4ml_hcal_mul_1pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_20ns_32s_50_3_1' to 'hls4ml_hcal_mul_2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_12ns_32s_44_3_1' to 'hls4ml_hcal_mul_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_9ns_32s_41_3_1' to 'hls4ml_hcal_mul_9sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_21s_32s_50_3_1' to 'hls4ml_hcal_mul_2tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_15s_32s_46_3_1' to 'hls4ml_hcal_mul_1udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_19s_32s_50_3_1' to 'hls4ml_hcal_mul_1vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_5ns_32s_37_3_1' to 'hls4ml_hcal_mul_5wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_16s_32s_47_3_1' to 'hls4ml_hcal_mul_1xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_17s_32s_48_3_1' to 'hls4ml_hcal_mul_1yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_23ns_32s_50_3_1' to 'hls4ml_hcal_mul_2zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_18s_32s_49_3_1' to 'hls4ml_hcal_mul_1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_19ns_32s_50_3_1' to 'hls4ml_hcal_mul_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_24ns_32s_50_3_1' to 'hls4ml_hcal_mul_2CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_24s_32s_50_3_1' to 'hls4ml_hcal_mul_2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_14s_32s_45_3_1' to 'hls4ml_hcal_mul_1Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mux_305_32_1_1' to 'hls4ml_hcal_mux_3Ffa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1Bew': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1bkb': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1dEe': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1eOg': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1fYi': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1g8j': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1ibs': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1jbC': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1kbM': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1ncg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1ocq': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1pcA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1rcU': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1udo': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1vdy': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1xdS': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_1yd2': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_2CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_2DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_2qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_2tde': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_2zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_5wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_7lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_8cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_8mb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_9hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_9sc4': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mux_3Ffa': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_0_0_0_1'.
INFO: [HLS 200-111]  Elapsed time: 3.04 seconds; current allocated memory: 425.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_2'.
INFO: [HLS 200-111]  Elapsed time: 5.1 seconds; current allocated memory: 446.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_0_0_0_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_14ns_45_3_0' to 'hls4ml_hcal_mul_3Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_11ns_43_3_0' to 'hls4ml_hcal_mul_3Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_12ns_44_3_0' to 'hls4ml_hcal_mul_3IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_15s_46_3_0' to 'hls4ml_hcal_mul_3JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_14s_45_3_0' to 'hls4ml_hcal_mul_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_13ns_44_3_0' to 'hls4ml_hcal_mul_3Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_13s_44_3_0' to 'hls4ml_hcal_mul_3Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_9s_41_3_0' to 'hls4ml_hcal_mul_3Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_9ns_41_3_0' to 'hls4ml_hcal_mul_3OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_12s_44_3_0' to 'hls4ml_hcal_mul_3PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_10ns_42_3_0' to 'hls4ml_hcal_mul_3QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_16s_47_3_0' to 'hls4ml_hcal_mul_3Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_5s_37_3_0' to 'hls4ml_hcal_mul_3Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_11s_43_3_0' to 'hls4ml_hcal_mul_3Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_7ns_39_3_0' to 'hls4ml_hcal_mul_3UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_8ns_40_3_0' to 'hls4ml_hcal_mul_3VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_8s_40_3_0' to 'hls4ml_hcal_mul_3WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_7s_39_3_0' to 'hls4ml_hcal_mul_3Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_15ns_46_3_0' to 'hls4ml_hcal_mul_3Yie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Gfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Hfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3IfE': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3JfO': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3KfY': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Lf8': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Mgi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Ngs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3OgC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3PgM': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3QgW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Thq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3VhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3WhU': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Xh4': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Yie': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 450.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_1'.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 457.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_0_0'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mul_32s_6ns_38_3_0' to 'hls4ml_hcal_mul_3Zio' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3VhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Yie': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mul_3Zio': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 458.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 459.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ereg_v1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ereg_v1'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 461.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls4ml_hcal'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/id' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls4ml_hcal' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_0_V' to 'hls4ml_hcal_in_bu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_1_V' to 'hls4ml_hcal_in_bu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_2_V' to 'hls4ml_hcal_in_bu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_3_V' to 'hls4ml_hcal_in_bu3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_4_V' to 'hls4ml_hcal_in_bu4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_5_V' to 'hls4ml_hcal_in_bu5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_6_V' to 'hls4ml_hcal_in_bu6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_7_V' to 'hls4ml_hcal_in_bu7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_8_V' to 'hls4ml_hcal_in_bu8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_9_V' to 'hls4ml_hcal_in_bu9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_10_V' to 'hls4ml_hcal_in_bubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_11_V' to 'hls4ml_hcal_in_bubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_12_V' to 'hls4ml_hcal_in_bubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_13_V' to 'hls4ml_hcal_in_bubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_14_V' to 'hls4ml_hcal_in_bubek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_15_V' to 'hls4ml_hcal_in_bubfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_16_V' to 'hls4ml_hcal_in_bubgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_17_V' to 'hls4ml_hcal_in_bubhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_18_V' to 'hls4ml_hcal_in_bubil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_19_V' to 'hls4ml_hcal_in_bubjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_20_V' to 'hls4ml_hcal_in_bubkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_21_V' to 'hls4ml_hcal_in_bubll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_22_V' to 'hls4ml_hcal_in_bubml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_23_V' to 'hls4ml_hcal_in_bubnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_24_V' to 'hls4ml_hcal_in_bubom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_25_V' to 'hls4ml_hcal_in_bubpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_26_V' to 'hls4ml_hcal_in_bubqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_27_V' to 'hls4ml_hcal_in_bubrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_28_V' to 'hls4ml_hcal_in_bubsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_29_V' to 'hls4ml_hcal_in_bubtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_0_V' to 'hls4ml_hcal_out_bbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_1_V' to 'hls4ml_hcal_out_bbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_2_V' to 'hls4ml_hcal_out_bbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_3_V' to 'hls4ml_hcal_out_bbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_4_V' to 'hls4ml_hcal_out_bbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_5_V' to 'hls4ml_hcal_out_bbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_6_V' to 'hls4ml_hcal_out_bbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_7_V' to 'hls4ml_hcal_out_bbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_8_V' to 'hls4ml_hcal_out_bbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_9_V' to 'hls4ml_hcal_out_bbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_10_V' to 'hls4ml_hcal_out_bbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_11_V' to 'hls4ml_hcal_out_bbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_12_V' to 'hls4ml_hcal_out_bbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_13_V' to 'hls4ml_hcal_out_bbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_14_V' to 'hls4ml_hcal_out_bbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_15_V' to 'hls4ml_hcal_out_bbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_16_V' to 'hls4ml_hcal_out_bbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_17_V' to 'hls4ml_hcal_out_bbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_18_V' to 'hls4ml_hcal_out_bbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_19_V' to 'hls4ml_hcal_out_bbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_20_V' to 'hls4ml_hcal_out_bbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_21_V' to 'hls4ml_hcal_out_bbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_22_V' to 'hls4ml_hcal_out_bbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_23_V' to 'hls4ml_hcal_out_bbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_24_V' to 'hls4ml_hcal_out_bbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_25_V' to 'hls4ml_hcal_out_bbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_26_V' to 'hls4ml_hcal_out_bbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_27_V' to 'hls4ml_hcal_out_bbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_28_V' to 'hls4ml_hcal_out_bbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_29_V' to 'hls4ml_hcal_out_bbXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mux_3Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls4ml_hcal'.
INFO: [HLS 200-111]  Elapsed time: 3.04 seconds; current allocated memory: 467.547 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_8cud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1dEe_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1eOg_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1fYi_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1g8j_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_9hbi_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1ibs_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1jbC_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1kbM_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_7lbW_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_8mb6_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1ncg_MulnS_12'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1ocq_MulnS_13'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1pcA_MulnS_14'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_2qcK_MulnS_15'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1rcU_MulnS_16'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_9sc4_MulnS_17'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_2tde_MulnS_18'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1udo_MulnS_19'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1vdy_MulnS_20'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_5wdI_MulnS_21'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1xdS_MulnS_22'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1yd2_MulnS_23'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_2zec_MulnS_24'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1Aem_MulnS_25'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1Bew_MulnS_26'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_2CeG_MulnS_27'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_2DeQ_MulnS_28'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_1Ee0_MulnS_29'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Gfk_MulnS_30'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Hfu_MulnS_31'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3IfE_MulnS_32'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3JfO_MulnS_33'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3KfY_MulnS_34'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Lf8_MulnS_35'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Mgi_MulnS_36'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Ngs_MulnS_37'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3OgC_MulnS_38'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3PgM_MulnS_39'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3QgW_MulnS_40'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Rg6_MulnS_41'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Shg_MulnS_42'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Thq_MulnS_43'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3UhA_MulnS_44'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3VhK_MulnS_45'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3WhU_MulnS_46'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Xh4_MulnS_47'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Yie_MulnS_48'
INFO: [RTMG 210-282] Generating pipelined core: 'hls4ml_hcal_mul_3Zio_MulnS_49'
INFO: [RTMG 210-278] Implementing memory 'hls4ml_hcal_in_bu0iy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls4ml_hcal_out_bbun_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:01 ; elapsed = 00:02:19 . Memory (MB): peak = 812.574 ; gain = 464.004 ; free physical = 18571 ; free virtual = 106533
INFO: [SYSC 207-301] Generating SystemC RTL for hls4ml_hcal.
INFO: [VHDL 208-304] Generating VHDL RTL for hls4ml_hcal.
INFO: [VLOG 209-307] Generating Verilog RTL for hls4ml_hcal.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 157.65 seconds; peak allocated memory: 467.547 MB.
