{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656078584682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656078584704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 24 22:49:44 2022 " "Processing started: Fri Jun 24 22:49:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656078584704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078584704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078584704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656078587676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656078587677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file top_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Found entity 1: top_clock" {  } { { "top_clock.v" "" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter9.v 1 1 " "Found 1 design units, including 1 entities, in source file counter9.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter9 " "Found entity 1: counter9" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter6.v 1 1 " "Found 1 design units, including 1 entities, in source file counter6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Found entity 1: counter6" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.v" "" { Text "D:/main/digital_design/final_digital_clock/counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604299 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll36000.v(9) " "Verilog HDL information at clk_dll36000.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll36000.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll36000.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656078604307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll36000.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll36000.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll36000 " "Found entity 1: clk_dll36000" {  } { { "clk_dll36000.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll36000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604310 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll3600.v(9) " "Verilog HDL information at clk_dll3600.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll3600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll3600.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656078604317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll3600.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll3600.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll3600 " "Found entity 1: clk_dll3600" {  } { { "clk_dll3600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll3600.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604318 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll600.v(9) " "Verilog HDL information at clk_dll600.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll600.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656078604326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll600.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll600.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll600 " "Found entity 1: clk_dll600" {  } { { "clk_dll600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll600.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll60.v(9) " "Verilog HDL information at clk_dll60.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll60.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll60.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656078604334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll60.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll60.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll60 " "Found entity 1: clk_dll60" {  } { { "clk_dll60.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604335 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll10.v(9) " "Verilog HDL information at clk_dll10.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll10.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll10.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656078604346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll10.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll10.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll10 " "Found entity 1: clk_dll10" {  } { { "clk_dll10.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604348 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(9) " "Verilog HDL information at clk_dll.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656078604355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656078604356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_clock " "Elaborating entity \"top_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656078604455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:u0 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:u0\"" {  } { { "top_clock.v" "u0" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_dll.v(19) " "Verilog HDL assignment warning at clk_dll.v(19): truncated value with size 32 to match size of target (25)" {  } { { "clk_dll.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604476 "|top_clock|clk_dll:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll10 clk_dll10:u1 " "Elaborating entity \"clk_dll10\" for hierarchy \"clk_dll10:u1\"" {  } { { "top_clock.v" "u1" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_dll10.v(19) " "Verilog HDL assignment warning at clk_dll10.v(19): truncated value with size 32 to match size of target (3)" {  } { { "clk_dll10.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll10.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604496 "|top_clock|clk_dll10:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll60 clk_dll60:u2 " "Elaborating entity \"clk_dll60\" for hierarchy \"clk_dll60:u2\"" {  } { { "top_clock.v" "u2" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_dll60.v(19) " "Verilog HDL assignment warning at clk_dll60.v(19): truncated value with size 32 to match size of target (2)" {  } { { "clk_dll60.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll60.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604499 "|top_clock|clk_dll60:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll600 clk_dll600:u3 " "Elaborating entity \"clk_dll600\" for hierarchy \"clk_dll600:u3\"" {  } { { "top_clock.v" "u3" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_dll600.v(19) " "Verilog HDL assignment warning at clk_dll600.v(19): truncated value with size 32 to match size of target (3)" {  } { { "clk_dll600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll600.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604503 "|top_clock|clk_dll600:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll3600 clk_dll3600:u4 " "Elaborating entity \"clk_dll3600\" for hierarchy \"clk_dll3600:u4\"" {  } { { "top_clock.v" "u4" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_dll3600.v(19) " "Verilog HDL assignment warning at clk_dll3600.v(19): truncated value with size 32 to match size of target (2)" {  } { { "clk_dll3600.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll3600.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604508 "|top_clock|clk_dll3600:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll36000 clk_dll36000:u5 " "Elaborating entity \"clk_dll36000\" for hierarchy \"clk_dll36000:u5\"" {  } { { "top_clock.v" "u5" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_dll36000.v(19) " "Verilog HDL assignment warning at clk_dll36000.v(19): truncated value with size 32 to match size of target (3)" {  } { { "clk_dll36000.v" "" { Text "D:/main/digital_design/final_digital_clock/clk_dll36000.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604513 "|top_clock|clk_dll36000:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter9 counter9:u6 " "Elaborating entity \"counter9\" for hierarchy \"counter9:u6\"" {  } { { "top_clock.v" "u6" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter9.v(21) " "Verilog HDL assignment warning at counter9.v(21): truncated value with size 32 to match size of target (4)" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604518 "|top_clock|counter9:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 counter6:u7 " "Elaborating entity \"counter6\" for hierarchy \"counter6:u7\"" {  } { { "top_clock.v" "u7" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter6.v(21) " "Verilog HDL assignment warning at counter6.v(21): truncated value with size 32 to match size of target (4)" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604522 "|top_clock|counter6:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:u10 " "Elaborating entity \"counter4\" for hierarchy \"counter4:u10\"" {  } { { "top_clock.v" "u10" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter4.v(24) " "Verilog HDL assignment warning at counter4.v(24): truncated value with size 32 to match size of target (3)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604529 "|top_clock|counter4:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4.v(25) " "Verilog HDL assignment warning at counter4.v(25): truncated value with size 32 to match size of target (4)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604529 "|top_clock|counter4:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4.v(26) " "Verilog HDL assignment warning at counter4.v(26): truncated value with size 32 to match size of target (4)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604529 "|top_clock|counter4:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4.v(29) " "Verilog HDL assignment warning at counter4.v(29): truncated value with size 32 to match size of target (4)" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656078604529 "|top_clock|counter4:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u11 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u11\"" {  } { { "top_clock.v" "u11" { Text "D:/main/digital_design/final_digital_clock/top_clock.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078604531 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7.v(10) " "Verilog HDL Case Statement warning at seg7.v(10): incomplete case statement has no default case item" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656078604533 "|top_clock|seg7:u11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg seg7.v(8) " "Verilog HDL Always Construct warning at seg7.v(8): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656078604533 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] seg7.v(8) " "Inferred latch for \"seg\[0\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604533 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] seg7.v(8) " "Inferred latch for \"seg\[1\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604533 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] seg7.v(8) " "Inferred latch for \"seg\[2\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604533 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] seg7.v(8) " "Inferred latch for \"seg\[3\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604533 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] seg7.v(8) " "Inferred latch for \"seg\[4\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604533 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] seg7.v(8) " "Inferred latch for \"seg\[5\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604533 "|top_clock|seg7:u11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] seg7.v(8) " "Inferred latch for \"seg\[6\]\" at seg7.v(8)" {  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078604533 "|top_clock|seg7:u11"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[0\] " "Latch seg7:u11\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[1\] " "Latch seg7:u11\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[2\] " "Latch seg7:u11\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[3\] " "Latch seg7:u11\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[4\] " "Latch seg7:u11\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[5\] " "Latch seg7:u11\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u11\|seg\[6\] " "Latch seg7:u11\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u6\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u6\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[0\] " "Latch seg7:u12\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[1\] " "Latch seg7:u12\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[2\] " "Latch seg7:u12\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605334 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[3\] " "Latch seg7:u12\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[4\] " "Latch seg7:u12\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[5\] " "Latch seg7:u12\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u12\|seg\[6\] " "Latch seg7:u12\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u7\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u7\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[0\] " "Latch seg7:u13\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[1\] " "Latch seg7:u13\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[2\] " "Latch seg7:u13\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[3\] " "Latch seg7:u13\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[4\] " "Latch seg7:u13\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[2\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[5\] " "Latch seg7:u13\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u13\|seg\[6\] " "Latch seg7:u13\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter9:u8\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter9:u8\|q\[1\]" {  } { { "counter9.v" "" { Text "D:/main/digital_design/final_digital_clock/counter9.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[0\] " "Latch seg7:u14\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605335 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[1\] " "Latch seg7:u14\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[2\] " "Latch seg7:u14\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[3\] " "Latch seg7:u14\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[4\] " "Latch seg7:u14\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[2\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[5\] " "Latch seg7:u14\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u14\|seg\[6\] " "Latch seg7:u14\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter6:u9\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter6:u9\|q\[1\]" {  } { { "counter6.v" "" { Text "D:/main/digital_design/final_digital_clock/counter6.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[0\] " "Latch seg7:u15\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[1\] " "Latch seg7:u15\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[2\] " "Latch seg7:u15\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[3\] " "Latch seg7:u15\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[4\] " "Latch seg7:u15\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[5\] " "Latch seg7:u15\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u15\|seg\[6\] " "Latch seg7:u15\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[0\] " "Latch seg7:u16\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605336 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[1\] " "Latch seg7:u16\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605337 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[2\] " "Latch seg7:u16\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605337 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[3\] " "Latch seg7:u16\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605337 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[4\] " "Latch seg7:u16\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[2\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[2\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605337 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[5\] " "Latch seg7:u16\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605337 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u16\|seg\[6\] " "Latch seg7:u16\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter4:u10\|q2\[1\] " "Ports D and ENA on the latch are fed by the same signal counter4:u10\|q2\[1\]" {  } { { "counter4.v" "" { Text "D:/main/digital_design/final_digital_clock/counter4.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656078605337 ""}  } { { "seg7.v" "" { Text "D:/main/digital_design/final_digital_clock/seg7.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656078605337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656078605528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/main/digital_design/final_digital_clock/output_files/top_clock.map.smsg " "Generated suppressed messages file D:/main/digital_design/final_digital_clock/output_files/top_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078606053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656078606353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656078606353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656078606828 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656078606828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "191 " "Implemented 191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656078606828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656078606828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656078606852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 24 22:50:06 2022 " "Processing ended: Fri Jun 24 22:50:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656078606852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656078606852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656078606852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656078606852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656078609517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656078609537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 24 22:50:08 2022 " "Processing started: Fri Jun 24 22:50:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656078609537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656078609537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656078609537 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656078610601 ""}
{ "Info" "0" "" "Project  = top_clock" {  } {  } 0 0 "Project  = top_clock" 0 0 "Fitter" 0 0 1656078610602 ""}
{ "Info" "0" "" "Revision = top_clock" {  } {  } 0 0 "Revision = top_clock" 0 0 "Fitter" 0 0 1656078610604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656078610807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656078610810 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_clock 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"top_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656078610829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656078610928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656078610928 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656078611524 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656078611674 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656078613902 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1656078627932 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 25 global CLKCTRL_G6 " "clk~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1656078628083 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1656078628083 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656078628083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656078628154 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656078628155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656078628156 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656078628157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656078628158 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656078628158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656078628159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1656078628159 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656078628159 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656078628449 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1656078637515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_clock.sdc " "Synopsys Design Constraints File file not found: 'top_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656078637517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656078637519 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656078637526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656078637527 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656078637532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656078637538 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1656078637763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656078640688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656078642020 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656078645039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656078645039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656078646549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/main/digital_design/final_digital_clock/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656078652605 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656078652605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656078658209 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656078658209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656078658214 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.33 " "Total time spent on timing analysis during the Fitter is 1.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656078660856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656078660901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656078661546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656078661547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656078662137 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656078665302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/main/digital_design/final_digital_clock/output_files/top_clock.fit.smsg " "Generated suppressed messages file D:/main/digital_design/final_digital_clock/output_files/top_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656078665864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6619 " "Peak virtual memory: 6619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656078666504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 24 22:51:06 2022 " "Processing ended: Fri Jun 24 22:51:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656078666504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656078666504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656078666504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656078666504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656078668663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656078668679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 24 22:51:08 2022 " "Processing started: Fri Jun 24 22:51:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656078668679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656078668679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_clock -c top_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656078668680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1656078670707 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656078678513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656078679093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 24 22:51:19 2022 " "Processing ended: Fri Jun 24 22:51:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656078679093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656078679093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656078679093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656078679093 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656078679890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656078681454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656078681472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 24 22:51:20 2022 " "Processing started: Fri Jun 24 22:51:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656078681472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656078681472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_clock -c top_clock " "Command: quartus_sta top_clock -c top_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656078681472 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656078682222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656078685486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656078685486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078685587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078685587 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1656078686339 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_clock.sdc " "Synopsys Design Constraints File file not found: 'top_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1656078686370 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078686371 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll:u0\|out_clk clk_dll:u0\|out_clk " "create_clock -period 1.000 -name clk_dll:u0\|out_clk clk_dll:u0\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll10:u1\|out_clk clk_dll10:u1\|out_clk " "create_clock -period 1.000 -name clk_dll10:u1\|out_clk clk_dll10:u1\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll60:u2\|out_clk clk_dll60:u2\|out_clk " "create_clock -period 1.000 -name clk_dll60:u2\|out_clk clk_dll60:u2\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll600:u3\|out_clk clk_dll600:u3\|out_clk " "create_clock -period 1.000 -name clk_dll600:u3\|out_clk clk_dll600:u3\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll3600:u4\|out_clk clk_dll3600:u4\|out_clk " "create_clock -period 1.000 -name clk_dll3600:u4\|out_clk clk_dll3600:u4\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter9:u6\|q\[1\] counter9:u6\|q\[1\] " "create_clock -period 1.000 -name counter9:u6\|q\[1\] counter9:u6\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter6:u7\|q\[1\] counter6:u7\|q\[1\] " "create_clock -period 1.000 -name counter6:u7\|q\[1\] counter6:u7\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter9:u8\|q\[1\] counter9:u8\|q\[1\] " "create_clock -period 1.000 -name counter9:u8\|q\[1\] counter9:u8\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter6:u9\|q\[1\] counter6:u9\|q\[1\] " "create_clock -period 1.000 -name counter6:u9\|q\[1\] counter6:u9\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter4:u10\|q\[1\] counter4:u10\|q\[1\] " "create_clock -period 1.000 -name counter4:u10\|q\[1\] counter4:u10\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter4:u10\|q2\[1\] counter4:u10\|q2\[1\] " "create_clock -period 1.000 -name counter4:u10\|q2\[1\] counter4:u10\|q2\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656078686372 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656078686372 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1656078686375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656078686391 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656078686394 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656078686409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656078686463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656078686463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.988 " "Worst-case setup slack is -4.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.988             -84.981 clk  " "   -4.988             -84.981 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.252             -17.277 counter9:u8\|q\[1\]  " "   -3.252             -17.277 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.141             -20.302 counter6:u7\|q\[1\]  " "   -3.141             -20.302 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.023             -18.834 counter9:u6\|q\[1\]  " "   -3.023             -18.834 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.909             -37.277 clk_dll3600:u4\|out_clk  " "   -2.909             -37.277 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.879             -19.383 counter4:u10\|q2\[1\]  " "   -2.879             -19.383 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.796             -18.519 counter6:u9\|q\[1\]  " "   -2.796             -18.519 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509             -15.761 counter4:u10\|q\[1\]  " "   -2.509             -15.761 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194             -18.864 clk_dll60:u2\|out_clk  " "   -2.194             -18.864 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.709             -15.624 clk_dll10:u1\|out_clk  " "   -1.709             -15.624 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705             -20.231 clk_dll:u0\|out_clk  " "   -1.705             -20.231 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508             -18.168 clk_dll600:u3\|out_clk  " "   -1.508             -18.168 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078686466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 counter9:u8\|q\[1\]  " "    0.143               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 clk_dll3600:u4\|out_clk  " "    0.191               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 counter4:u10\|q\[1\]  " "    0.246               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 clk_dll60:u2\|out_clk  " "    0.411               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clk  " "    0.465               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 counter4:u10\|q2\[1\]  " "    0.483               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 clk_dll600:u3\|out_clk  " "    0.489               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 clk_dll:u0\|out_clk  " "    0.576               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 clk_dll10:u1\|out_clk  " "    0.631               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 counter6:u7\|q\[1\]  " "    0.731               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 counter6:u9\|q\[1\]  " "    0.807               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 counter9:u6\|q\[1\]  " "    1.062               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078686474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656078686478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656078686481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.449 clk  " "   -0.394             -19.449 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.814 clk_dll:u0\|out_clk  " "   -0.394              -8.814 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.657 clk_dll3600:u4\|out_clk  " "   -0.394              -8.657 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.123 clk_dll60:u2\|out_clk  " "   -0.394              -8.123 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.754 clk_dll600:u3\|out_clk  " "   -0.394              -7.754 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.790 clk_dll10:u1\|out_clk  " "   -0.394              -6.790 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 counter9:u8\|q\[1\]  " "    0.270               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 counter4:u10\|q2\[1\]  " "    0.342               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 counter6:u9\|q\[1\]  " "    0.359               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 counter4:u10\|q\[1\]  " "    0.365               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 counter9:u6\|q\[1\]  " "    0.366               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 counter6:u7\|q\[1\]  " "    0.400               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078686483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078686483 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656078686503 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656078686547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656078687781 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656078687890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656078687917 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656078687917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.117 " "Worst-case setup slack is -5.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.117             -83.755 clk  " "   -5.117             -83.755 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.097             -16.685 counter9:u8\|q\[1\]  " "   -3.097             -16.685 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.078             -19.844 counter6:u7\|q\[1\]  " "   -3.078             -19.844 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.950             -18.557 counter9:u6\|q\[1\]  " "   -2.950             -18.557 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851             -37.042 clk_dll3600:u4\|out_clk  " "   -2.851             -37.042 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.832             -18.373 counter6:u9\|q\[1\]  " "   -2.832             -18.373 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.780             -18.628 counter4:u10\|q2\[1\]  " "   -2.780             -18.628 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394             -14.756 counter4:u10\|q\[1\]  " "   -2.394             -14.756 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.177             -18.797 clk_dll60:u2\|out_clk  " "   -2.177             -18.797 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703             -15.297 clk_dll10:u1\|out_clk  " "   -1.703             -15.297 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -20.240 clk_dll:u0\|out_clk  " "   -1.702             -20.240 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.524             -18.274 clk_dll600:u3\|out_clk  " "   -1.524             -18.274 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078687920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 counter9:u8\|q\[1\]  " "    0.026               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 counter4:u10\|q\[1\]  " "    0.112               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk_dll3600:u4\|out_clk  " "    0.188               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 counter4:u10\|q2\[1\]  " "    0.320               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk_dll60:u2\|out_clk  " "    0.433               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 clk  " "    0.456               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 clk_dll600:u3\|out_clk  " "    0.495               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 counter6:u7\|q\[1\]  " "    0.559               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 clk_dll:u0\|out_clk  " "    0.599               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 counter6:u9\|q\[1\]  " "    0.624               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 clk_dll10:u1\|out_clk  " "    0.661               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.938               0.000 counter9:u6\|q\[1\]  " "    0.938               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078687929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656078687932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656078687936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.410 " "Worst-case minimum pulse width slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410             -20.869 clk  " "   -0.410             -20.869 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.800 clk_dll:u0\|out_clk  " "   -0.394              -8.800 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.621 clk_dll3600:u4\|out_clk  " "   -0.394              -8.621 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.932 clk_dll60:u2\|out_clk  " "   -0.394              -7.932 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.752 clk_dll600:u3\|out_clk  " "   -0.394              -7.752 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.733 clk_dll10:u1\|out_clk  " "   -0.394              -6.733 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 counter9:u8\|q\[1\]  " "    0.231               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 counter4:u10\|q2\[1\]  " "    0.333               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 counter6:u9\|q\[1\]  " "    0.372               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 counter6:u7\|q\[1\]  " "    0.387               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 counter4:u10\|q\[1\]  " "    0.394               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 counter9:u6\|q\[1\]  " "    0.409               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078687941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078687941 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656078687960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656078688164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656078689180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656078689263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656078689269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656078689269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.420 " "Worst-case setup slack is -3.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.420             -36.319 clk  " "   -3.420             -36.319 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733              -8.671 counter9:u8\|q\[1\]  " "   -1.733              -8.671 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.710             -10.908 counter6:u7\|q\[1\]  " "   -1.710             -10.908 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.600             -10.239 counter4:u10\|q2\[1\]  " "   -1.600             -10.239 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573              -9.982 counter9:u6\|q\[1\]  " "   -1.573              -9.982 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564              -9.864 counter6:u9\|q\[1\]  " "   -1.564              -9.864 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424              -8.357 counter4:u10\|q\[1\]  " "   -1.424              -8.357 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -17.656 clk_dll3600:u4\|out_clk  " "   -1.403             -17.656 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152              -7.826 clk_dll60:u2\|out_clk  " "   -1.152              -7.826 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011              -6.399 clk_dll10:u1\|out_clk  " "   -1.011              -6.399 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986              -7.854 clk_dll:u0\|out_clk  " "   -0.986              -7.854 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966              -7.369 clk_dll600:u3\|out_clk  " "   -0.966              -7.369 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078689273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.118 " "Worst-case hold slack is -0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -0.118 counter9:u8\|q\[1\]  " "   -0.118              -0.118 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.089 clk_dll3600:u4\|out_clk  " "   -0.024              -0.089 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 clk_dll60:u2\|out_clk  " "    0.032               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 counter4:u10\|q\[1\]  " "    0.088               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 counter4:u10\|q2\[1\]  " "    0.092               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clk_dll600:u3\|out_clk  " "    0.120               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk_dll:u0\|out_clk  " "    0.178               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 clk_dll10:u1\|out_clk  " "    0.203               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 counter6:u7\|q\[1\]  " "    0.244               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 clk  " "    0.258               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 counter6:u9\|q\[1\]  " "    0.326               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 counter9:u6\|q\[1\]  " "    0.439               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078689284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656078689287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656078689291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.431 " "Worst-case minimum pulse width slack is -0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431              -3.708 clk  " "   -0.431              -3.708 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.228 clk_dll60:u2\|out_clk  " "   -0.046              -0.228 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 clk_dll3600:u4\|out_clk  " "    0.015               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 clk_dll:u0\|out_clk  " "    0.097               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 clk_dll10:u1\|out_clk  " "    0.119               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk_dll600:u3\|out_clk  " "    0.126               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 counter9:u8\|q\[1\]  " "    0.327               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 counter4:u10\|q2\[1\]  " "    0.418               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 counter4:u10\|q\[1\]  " "    0.436               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 counter6:u9\|q\[1\]  " "    0.436               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 counter6:u7\|q\[1\]  " "    0.443               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 counter9:u6\|q\[1\]  " "    0.449               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078689293 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656078689310 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656078689512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656078689519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656078689519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.873 " "Worst-case setup slack is -2.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.873             -30.737 clk  " "   -2.873             -30.737 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521              -7.503 counter9:u8\|q\[1\]  " "   -1.521              -7.503 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519              -9.686 counter6:u7\|q\[1\]  " "   -1.519              -9.686 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408              -8.814 counter6:u9\|q\[1\]  " "   -1.408              -8.814 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400              -8.899 counter9:u6\|q\[1\]  " "   -1.400              -8.899 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.397              -8.904 counter4:u10\|q2\[1\]  " "   -1.397              -8.904 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245             -15.513 clk_dll3600:u4\|out_clk  " "   -1.245             -15.513 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221              -7.199 counter4:u10\|q\[1\]  " "   -1.221              -7.199 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046              -6.666 clk_dll60:u2\|out_clk  " "   -1.046              -6.666 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.938              -5.323 clk_dll10:u1\|out_clk  " "   -0.938              -5.323 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911              -6.575 clk_dll:u0\|out_clk  " "   -0.911              -6.575 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -6.299 clk_dll600:u3\|out_clk  " "   -0.878              -6.299 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078689522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.166 " "Worst-case hold slack is -0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.166 counter9:u8\|q\[1\]  " "   -0.166              -0.166 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.070 clk_dll3600:u4\|out_clk  " "   -0.026              -0.070 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 counter4:u10\|q\[1\]  " "   -0.013              -0.013 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk_dll60:u2\|out_clk  " "    0.000               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 counter4:u10\|q2\[1\]  " "    0.012               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 clk_dll600:u3\|out_clk  " "    0.074               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk_dll:u0\|out_clk  " "    0.139               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 counter6:u7\|q\[1\]  " "    0.156               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk_dll10:u1\|out_clk  " "    0.171               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 counter6:u9\|q\[1\]  " "    0.205               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 clk  " "    0.235               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 counter9:u6\|q\[1\]  " "    0.355               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078689530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656078689534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656078689537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.447 " "Worst-case minimum pulse width slack is -0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447              -3.720 clk  " "   -0.447              -3.720 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 clk_dll60:u2\|out_clk  " "    0.010               0.000 clk_dll60:u2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 clk_dll3600:u4\|out_clk  " "    0.046               0.000 clk_dll3600:u4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 clk_dll:u0\|out_clk  " "    0.117               0.000 clk_dll:u0\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clk_dll10:u1\|out_clk  " "    0.128               0.000 clk_dll10:u1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 clk_dll600:u3\|out_clk  " "    0.136               0.000 clk_dll600:u3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 counter9:u8\|q\[1\]  " "    0.340               0.000 counter9:u8\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 counter4:u10\|q2\[1\]  " "    0.422               0.000 counter4:u10\|q2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 counter6:u7\|q\[1\]  " "    0.442               0.000 counter6:u7\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 counter6:u9\|q\[1\]  " "    0.443               0.000 counter6:u9\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 counter4:u10\|q\[1\]  " "    0.448               0.000 counter4:u10\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 counter9:u6\|q\[1\]  " "    0.464               0.000 counter9:u6\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656078689540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656078689540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656078691694 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656078691694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5128 " "Peak virtual memory: 5128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656078691764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 24 22:51:31 2022 " "Processing ended: Fri Jun 24 22:51:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656078691764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656078691764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656078691764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656078691764 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656078692536 ""}
