<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Paparazzi UAS: sw/airborne/boards/px4fmu_4.0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v6.2_unstable</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('px4fmu__4_80_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">px4fmu_4.0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="px4fmu__4_80_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a726d74adb2ac8c58c975fb1ff6322ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a726d74adb2ac8c58c975fb1ff6322ea1">BOARD_PX4FMU_V4</a></td></tr>
<tr class="separator:a726d74adb2ac8c58c975fb1ff6322ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a5eb3f03c2f212cd15277ea67d65a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a91a5eb3f03c2f212cd15277ea67d65a2">EXT_CLK</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="separator:a91a5eb3f03c2f212cd15277ea67d65a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4f03b6c5c9bcabeba314491a310346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#add4f03b6c5c9bcabeba314491a310346">AHB_CLK</a>&#160;&#160;&#160;168000000</td></tr>
<tr class="separator:add4f03b6c5c9bcabeba314491a310346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a2417096c8215257d073da4d6d4c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae7a2417096c8215257d073da4d6d4c5f">USE_LED_1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae7a2417096c8215257d073da4d6d4c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37154c806d85fb9f9158f86bb55e9ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a37154c806d85fb9f9158f86bb55e9ee0">LED_1_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a37154c806d85fb9f9158f86bb55e9ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31fda99a2cc43d62229ac1c47bbe56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#af31fda99a2cc43d62229ac1c47bbe56d">LED_1_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td></tr>
<tr class="separator:af31fda99a2cc43d62229ac1c47bbe56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765749726b83cb80b82cdbe535e71de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a765749726b83cb80b82cdbe535e71de0">LED_1_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a765749726b83cb80b82cdbe535e71de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5270a709b71bd96c56b4cd4e7476e8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a5270a709b71bd96c56b4cd4e7476e8c1">LED_1_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:a5270a709b71bd96c56b4cd4e7476e8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2aa2755e250074295573801fe54cf9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ad2aa2755e250074295573801fe54cf9a">LED_1_AFIO_REMAP</a>&#160;&#160;&#160;((void)0)</td></tr>
<tr class="separator:ad2aa2755e250074295573801fe54cf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad615ff6a6f5e1f55769b625fd8ec8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aad615ff6a6f5e1f55769b625fd8ec8bf">USE_LED_2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aad615ff6a6f5e1f55769b625fd8ec8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4285bdd58098064c3bab3976a78b26fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a4285bdd58098064c3bab3976a78b26fa">LED_2_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a4285bdd58098064c3bab3976a78b26fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5fb054be5f8f0ce3e4ac33ad98bb07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ac5fb054be5f8f0ce3e4ac33ad98bb07a">LED_2_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:ac5fb054be5f8f0ce3e4ac33ad98bb07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf986945a2a0714bfcf464fd344d8708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aaf986945a2a0714bfcf464fd344d8708">LED_2_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:aaf986945a2a0714bfcf464fd344d8708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffb1efc9c3b1504553532d99093578a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aeffb1efc9c3b1504553532d99093578a">LED_2_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:aeffb1efc9c3b1504553532d99093578a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1d7a26f33f3c611234e22199d24209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#abb1d7a26f33f3c611234e22199d24209">LED_2_AFIO_REMAP</a>&#160;&#160;&#160;((void)0)</td></tr>
<tr class="separator:abb1d7a26f33f3c611234e22199d24209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da08b59c725550efa312cf16ecdd77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a4da08b59c725550efa312cf16ecdd77c">USE_LED_3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4da08b59c725550efa312cf16ecdd77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2d323f8eb544f1ab84762f94e44bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#add2d323f8eb544f1ab84762f94e44bd4">LED_3_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:add2d323f8eb544f1ab84762f94e44bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6840f28e52717a5ded7e68a11e9aa9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aa6840f28e52717a5ded7e68a11e9aa9c">LED_3_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:aa6840f28e52717a5ded7e68a11e9aa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af754c909b4a07f3a9bfd585238432b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#af754c909b4a07f3a9bfd585238432b00">LED_3_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:af754c909b4a07f3a9bfd585238432b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a73d71b5a66c3cfea6788e42674c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a74a73d71b5a66c3cfea6788e42674c94">LED_3_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:a74a73d71b5a66c3cfea6788e42674c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae5162492c27a9f944435eb96e1cdec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a7ae5162492c27a9f944435eb96e1cdec">LED_3_AFIO_REMAP</a>&#160;&#160;&#160;((void)0)</td></tr>
<tr class="separator:a7ae5162492c27a9f944435eb96e1cdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f15522bec0f69dad61de7b7dbb9e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a93f15522bec0f69dad61de7b7dbb9e18">UART1_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td></tr>
<tr class="separator:a93f15522bec0f69dad61de7b7dbb9e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ca3992a81b2ce8b95bf16396a5d08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a67ca3992a81b2ce8b95bf16396a5d08e">UART1_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a67ca3992a81b2ce8b95bf16396a5d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae009e78fb9bed3f572cc2ddcf7d01012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae009e78fb9bed3f572cc2ddcf7d01012">UART1_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:ae009e78fb9bed3f572cc2ddcf7d01012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37def755123d949a1f843b002daa9408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a37def755123d949a1f843b002daa9408">UART1_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a37def755123d949a1f843b002daa9408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8241c19fc58341f2cac4db9d699c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a2a8241c19fc58341f2cac4db9d699c3a">UART1_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:a2a8241c19fc58341f2cac4db9d699c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362880424997bf76d4e742c8c8504014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a362880424997bf76d4e742c8c8504014">UART2_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td></tr>
<tr class="separator:a362880424997bf76d4e742c8c8504014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab66f34d0a05ab9b8080edaed3ddaa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a5ab66f34d0a05ab9b8080edaed3ddaa3">UART2_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a5ab66f34d0a05ab9b8080edaed3ddaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93888595216eb71acfec667e7b5bdd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#af93888595216eb71acfec667e7b5bdd2">UART2_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:af93888595216eb71acfec667e7b5bdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4ce4f4e6b86ab0a18edffac8f7ae70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aeb4ce4f4e6b86ab0a18edffac8f7ae70">UART2_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:aeb4ce4f4e6b86ab0a18edffac8f7ae70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3aead4ec0461d1a46bcaec8c51b70fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aa3aead4ec0461d1a46bcaec8c51b70fa">UART2_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:aa3aead4ec0461d1a46bcaec8c51b70fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4b2cedaade90d2ed9b74e1f6620243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aee4b2cedaade90d2ed9b74e1f6620243">UART2_GPIO_PORT_CTS</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:aee4b2cedaade90d2ed9b74e1f6620243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628580bdf0cad6a11a9712ae213859f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a628580bdf0cad6a11a9712ae213859f2">UART2_GPIO_CTS</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:a628580bdf0cad6a11a9712ae213859f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a3f349e61d8108a501f6942ad260217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a9a3f349e61d8108a501f6942ad260217">UART2_GPIO_PORT_RTS</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a9a3f349e61d8108a501f6942ad260217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf28ad323c420089b2aab83b9500ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#acf28ad323c420089b2aab83b9500ba78">UART2_GPIO_RTS</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td></tr>
<tr class="separator:acf28ad323c420089b2aab83b9500ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192437e223012d0a12e92c878e3c2877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a192437e223012d0a12e92c878e3c2877">UART3_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td></tr>
<tr class="separator:a192437e223012d0a12e92c878e3c2877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fd7d9fbe28f2e0fd5c6b3582dcd883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae2fd7d9fbe28f2e0fd5c6b3582dcd883">UART3_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:ae2fd7d9fbe28f2e0fd5c6b3582dcd883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f76821cdd9ca9826c5b13902e7c16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ad5f76821cdd9ca9826c5b13902e7c16a">UART3_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td></tr>
<tr class="separator:ad5f76821cdd9ca9826c5b13902e7c16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a706c185f561248908b837ec5fd9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a81a706c185f561248908b837ec5fd9d2">UART3_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a81a706c185f561248908b837ec5fd9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff684395bd4a4c2b1cb2d3573fad289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a6ff684395bd4a4c2b1cb2d3573fad289">UART3_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td></tr>
<tr class="separator:a6ff684395bd4a4c2b1cb2d3573fad289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a63a59d2f372b7b75734b3ccb1cd41a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a6a63a59d2f372b7b75734b3ccb1cd41a">UART3_GPIO_PORT_CTS</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a6a63a59d2f372b7b75734b3ccb1cd41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b894a12e46c6feb21bea76830a7ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a70b894a12e46c6feb21bea76830a7ff7">UART3_GPIO_CTS</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td></tr>
<tr class="separator:a70b894a12e46c6feb21bea76830a7ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95a8faddcff08d5052b839eb2e23325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ac95a8faddcff08d5052b839eb2e23325">UART3_GPIO_PORT_RTS</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:ac95a8faddcff08d5052b839eb2e23325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bbcf3625c668f35f4a2d493c7f85736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a5bbcf3625c668f35f4a2d493c7f85736">UART3_GPIO_RTS</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td></tr>
<tr class="separator:a5bbcf3625c668f35f4a2d493c7f85736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15d8f5ffe14a760d9ce36c0df98621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aed15d8f5ffe14a760d9ce36c0df98621">UART4_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td></tr>
<tr class="separator:aed15d8f5ffe14a760d9ce36c0df98621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304df494998391b2e2797b31aeaa32bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a304df494998391b2e2797b31aeaa32bc">UART4_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a304df494998391b2e2797b31aeaa32bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549d4d49d1b0093e0e56bb63cb6f9729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a549d4d49d1b0093e0e56bb63cb6f9729">UART4_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:a549d4d49d1b0093e0e56bb63cb6f9729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6139b5c97fc9b81136faccec4e11e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#afa6139b5c97fc9b81136faccec4e11e5">UART4_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:afa6139b5c97fc9b81136faccec4e11e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9715b495518741b4819ca57cf4c93b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ac9715b495518741b4819ca57cf4c93b0">UART4_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td></tr>
<tr class="separator:ac9715b495518741b4819ca57cf4c93b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829f2071c863d3cbee8fc282ec1fe373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a829f2071c863d3cbee8fc282ec1fe373">UART6_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td></tr>
<tr class="separator:a829f2071c863d3cbee8fc282ec1fe373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5839c6584034c6fe16e4267590a994b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a5839c6584034c6fe16e4267590a994b5">UART6_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a5839c6584034c6fe16e4267590a994b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a657746fc043e286c637302b06024a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a1a657746fc043e286c637302b06024a1">UART6_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a1a657746fc043e286c637302b06024a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b90735817fa4a1171bc23bb538eb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a37b90735817fa4a1171bc23bb538eb67">UART7_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td></tr>
<tr class="separator:a37b90735817fa4a1171bc23bb538eb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac137564deb27ce767311c87e0a0daddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ac137564deb27ce767311c87e0a0daddd">UART7_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ac137564deb27ce767311c87e0a0daddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a036c8908b4ead0f335ab1b9ff946a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a2a036c8908b4ead0f335ab1b9ff946a5">UART7_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a2a036c8908b4ead0f335ab1b9ff946a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a322ad8c0a1668f81828cdeb6f6ebdbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a322ad8c0a1668f81828cdeb6f6ebdbf7">UART7_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:a322ad8c0a1668f81828cdeb6f6ebdbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d767633a35c612f195676cc9389f6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a4d767633a35c612f195676cc9389f6d8">UART7_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td></tr>
<tr class="separator:a4d767633a35c612f195676cc9389f6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98f4e2cea6dda6a42bd485b87814709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ad98f4e2cea6dda6a42bd485b87814709">UART8_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td></tr>
<tr class="separator:ad98f4e2cea6dda6a42bd485b87814709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0347be15f136fd48ab8192fa101109db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0347be15f136fd48ab8192fa101109db">UART8_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:a0347be15f136fd48ab8192fa101109db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe9c0c4cb75f1c36995b5d548b23e6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#afe9c0c4cb75f1c36995b5d548b23e6cf">UART8_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td></tr>
<tr class="separator:afe9c0c4cb75f1c36995b5d548b23e6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f53ac973c6b2ae484f979236b24a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ad0f53ac973c6b2ae484f979236b24a18">UART8_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ad0f53ac973c6b2ae484f979236b24a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa9756d35caf4f05302140e2a98e0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#adaa9756d35caf4f05302140e2a98e0d3">UART8_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:adaa9756d35caf4f05302140e2a98e0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab042e0008db1bdf057e4914a1a5810a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ab042e0008db1bdf057e4914a1a5810a6">RADIO_CONTROL_POWER_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ab042e0008db1bdf057e4914a1a5810a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6142c3480c91e7bb5442a558f28287d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a6142c3480c91e7bb5442a558f28287d1">RADIO_CONTROL_POWER_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td></tr>
<tr class="separator:a6142c3480c91e7bb5442a558f28287d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540b8a2f018b4b319b4cd2c67853b00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a540b8a2f018b4b319b4cd2c67853b00a">RADIO_CONTROL_POWER_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a540b8a2f018b4b319b4cd2c67853b00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a85dd998d6a9692605087f79413899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ac3a85dd998d6a9692605087f79413899">RADIO_CONTROL_POWER_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:ac3a85dd998d6a9692605087f79413899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7b3c5d82b12be80fac1830d161e43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a8e7b3c5d82b12be80fac1830d161e43d">PERIPHERAL3V3_ENABLE_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a8e7b3c5d82b12be80fac1830d161e43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad119900ba3b8cbaeff9fc9f3a255f3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ad119900ba3b8cbaeff9fc9f3a255f3a6">PERIPHERAL3V3_ENABLE_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:ad119900ba3b8cbaeff9fc9f3a255f3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25001fd394216ea752e12aace64b4302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a25001fd394216ea752e12aace64b4302">PERIPHERAL3V3_ENABLE_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:a25001fd394216ea752e12aace64b4302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3b0bf83503bf59a617cc862d27148f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0f3b0bf83503bf59a617cc862d27148f">PERIPHERAL3V3_ENABLE_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:a0f3b0bf83503bf59a617cc862d27148f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0391a78ae3f30e6308e3bef30963823b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0391a78ae3f30e6308e3bef30963823b">RC_POLARITY_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a0391a78ae3f30e6308e3bef30963823b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462afa775c7f9b0844c9c1933976efe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a462afa775c7f9b0844c9c1933976efe0">RC_POLARITY_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td></tr>
<tr class="separator:a462afa775c7f9b0844c9c1933976efe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8cd689ac00cc65c2f72c5592ff12484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aa8cd689ac00cc65c2f72c5592ff12484">SPEKTRUM_UART6_RCC</a>&#160;&#160;&#160;RCC_USART6</td></tr>
<tr class="separator:aa8cd689ac00cc65c2f72c5592ff12484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b401201de76b469a198a965e50f39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a57b401201de76b469a198a965e50f39b">SPEKTRUM_UART6_BANK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a57b401201de76b469a198a965e50f39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b541619eb6cee85da11367a0ac5fe15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a9b541619eb6cee85da11367a0ac5fe15">SPEKTRUM_UART6_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a9b541619eb6cee85da11367a0ac5fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ec476fd51af473dba49e30e47b9129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a85ec476fd51af473dba49e30e47b9129">SPEKTRUM_UART6_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td></tr>
<tr class="separator:a85ec476fd51af473dba49e30e47b9129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93dff0ad1b6edbef6e37c4bac7c8de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#af93dff0ad1b6edbef6e37c4bac7c8de3">SPEKTRUM_UART6_IRQ</a>&#160;&#160;&#160;NVIC_USART6_IRQ</td></tr>
<tr class="separator:af93dff0ad1b6edbef6e37c4bac7c8de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b31ff5d675220fa4dd2de572925a23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a3b31ff5d675220fa4dd2de572925a23f">SPEKTRUM_UART6_ISR</a>&#160;&#160;&#160;usart6_isr</td></tr>
<tr class="separator:a3b31ff5d675220fa4dd2de572925a23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6454f7e04a4bad0ccaeb83eb18bad14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a6454f7e04a4bad0ccaeb83eb18bad14e">SPEKTRUM_UART6_DEV</a>&#160;&#160;&#160;USART6</td></tr>
<tr class="separator:a6454f7e04a4bad0ccaeb83eb18bad14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4409cac3bdec2cfc7d7ce95c1ef4b002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a4409cac3bdec2cfc7d7ce95c1ef4b002">SPI1_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td></tr>
<tr class="separator:a4409cac3bdec2cfc7d7ce95c1ef4b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871d43c3d2837b5d0719389e347aa300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a871d43c3d2837b5d0719389e347aa300">SPI1_GPIO_PORT_MISO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a871d43c3d2837b5d0719389e347aa300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada248ea908ea4ee30983b56d29af8380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ada248ea908ea4ee30983b56d29af8380">SPI1_GPIO_MISO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:ada248ea908ea4ee30983b56d29af8380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe67bca9eb8da8654288c02124683016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#afe67bca9eb8da8654288c02124683016">SPI1_GPIO_PORT_MOSI</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:afe67bca9eb8da8654288c02124683016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea27a1248fdb7ecc776cc16d56d52b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a7ea27a1248fdb7ecc776cc16d56d52b8">SPI1_GPIO_MOSI</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a7ea27a1248fdb7ecc776cc16d56d52b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e12991f1c0aedb1a09cf8ef3b8206fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a5e12991f1c0aedb1a09cf8ef3b8206fe">SPI1_GPIO_PORT_SCK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a5e12991f1c0aedb1a09cf8ef3b8206fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bc02b7a8383e70a06ebdc7aa25f750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a09bc02b7a8383e70a06ebdc7aa25f750">SPI1_GPIO_SCK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:a09bc02b7a8383e70a06ebdc7aa25f750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7177258266354e8bfdaa446881db27e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a7177258266354e8bfdaa446881db27e1">SPI2_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td></tr>
<tr class="separator:a7177258266354e8bfdaa446881db27e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76e332864ead609bed1dff4f04092c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ac76e332864ead609bed1dff4f04092c9">SPI2_GPIO_PORT_MISO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:ac76e332864ead609bed1dff4f04092c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68386681137ae699e3b594ade89408c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a68386681137ae699e3b594ade89408c1">SPI2_GPIO_MISO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td></tr>
<tr class="separator:a68386681137ae699e3b594ade89408c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8498429e77239ef33e38cf77eeafdb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a8498429e77239ef33e38cf77eeafdb02">SPI2_GPIO_PORT_MOSI</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a8498429e77239ef33e38cf77eeafdb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1102abe6725b0ff8c4c4a248dd46e976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a1102abe6725b0ff8c4c4a248dd46e976">SPI2_GPIO_MOSI</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td></tr>
<tr class="separator:a1102abe6725b0ff8c4c4a248dd46e976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5b57671b99c1c787bce7ea23b44133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0d5b57671b99c1c787bce7ea23b44133">SPI2_GPIO_PORT_SCK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a0d5b57671b99c1c787bce7ea23b44133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbce43be56577bdd23c83ec945fb44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0bbce43be56577bdd23c83ec945fb44c">SPI2_GPIO_SCK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td></tr>
<tr class="separator:a0bbce43be56577bdd23c83ec945fb44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cb06db3908015c7305ca6833f90159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a62cb06db3908015c7305ca6833f90159">SPI_SELECT_SLAVE0_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a62cb06db3908015c7305ca6833f90159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697b8e633c428bd167844542c8c1453f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a697b8e633c428bd167844542c8c1453f">SPI_SELECT_SLAVE0_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td></tr>
<tr class="separator:a697b8e633c428bd167844542c8c1453f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed465f8e9387dc4c034b1d71989043c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#abed465f8e9387dc4c034b1d71989043c">SPI_SELECT_SLAVE1_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:abed465f8e9387dc4c034b1d71989043c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6391f9c6d48eca04803022ab073df01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a6391f9c6d48eca04803022ab073df01a">SPI_SELECT_SLAVE1_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td></tr>
<tr class="separator:a6391f9c6d48eca04803022ab073df01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1fce2206d522b24623e9b742b1f2988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ad1fce2206d522b24623e9b742b1f2988">SPI_SELECT_SLAVE2_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:ad1fce2206d522b24623e9b742b1f2988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae006e4c20f82ac5d2104debcd8615f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae006e4c20f82ac5d2104debcd8615f06">SPI_SELECT_SLAVE2_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td></tr>
<tr class="separator:ae006e4c20f82ac5d2104debcd8615f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1f83e1cd34b94de35fbbaaa7f6cb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aaf1f83e1cd34b94de35fbbaaa7f6cb46">SPI_SELECT_SLAVE3_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:aaf1f83e1cd34b94de35fbbaaa7f6cb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f488034394a3e0c0749b96fdbdd08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a43f488034394a3e0c0749b96fdbdd08f">SPI_SELECT_SLAVE3_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a43f488034394a3e0c0749b96fdbdd08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d301edae4fbbd1f4a7e9de1a9252b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a68d301edae4fbbd1f4a7e9de1a9252b1">SPI_SELECT_SLAVE4_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a68d301edae4fbbd1f4a7e9de1a9252b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf3b422873946314dfec6703a3a5580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aaaf3b422873946314dfec6703a3a5580">SPI_SELECT_SLAVE4_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td></tr>
<tr class="separator:aaaf3b422873946314dfec6703a3a5580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0d4879d704dd9b28e0e0f78eaed9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aea0d4879d704dd9b28e0e0f78eaed9bf">SDIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a134f840f4efbdb994ea47eecde306153">GPIO_AF12</a></td></tr>
<tr class="separator:aea0d4879d704dd9b28e0e0f78eaed9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead66bc65b8e434c97f28429baeb2800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aead66bc65b8e434c97f28429baeb2800">SDIO_D0_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:aead66bc65b8e434c97f28429baeb2800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f939402a3adf6008ed5ca06dbd030b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a4f939402a3adf6008ed5ca06dbd030b9">SDIO_D0_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td></tr>
<tr class="separator:a4f939402a3adf6008ed5ca06dbd030b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf25aa536f76d47dc6dc73da99210ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#abf25aa536f76d47dc6dc73da99210ac7">SDIO_D1_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:abf25aa536f76d47dc6dc73da99210ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7769af3a5d7785eb756c5d0378ed7051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a7769af3a5d7785eb756c5d0378ed7051">SDIO_D1_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td></tr>
<tr class="separator:a7769af3a5d7785eb756c5d0378ed7051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719da4653e9f8f406b223235e09bf853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a719da4653e9f8f406b223235e09bf853">SDIO_D2_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a719da4653e9f8f406b223235e09bf853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f35b196f10e4942483d526f7f25df31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a9f35b196f10e4942483d526f7f25df31">SDIO_D2_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td></tr>
<tr class="separator:a9f35b196f10e4942483d526f7f25df31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1307338bc6abca9bbc5a1b217eee257e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a1307338bc6abca9bbc5a1b217eee257e">SDIO_D3_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a1307338bc6abca9bbc5a1b217eee257e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62e199253d055f0de7aa50ee2492263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ad62e199253d055f0de7aa50ee2492263">SDIO_D3_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td></tr>
<tr class="separator:ad62e199253d055f0de7aa50ee2492263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faef81f6f3f71405b3f2351cef48ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a8faef81f6f3f71405b3f2351cef48ab2">SDIO_CK_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a8faef81f6f3f71405b3f2351cef48ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7306050aa843659659499bde3429b417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a7306050aa843659659499bde3429b417">SDIO_CK_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td></tr>
<tr class="separator:a7306050aa843659659499bde3429b417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f973750f9134ee2fa55e004db3c6edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a2f973750f9134ee2fa55e004db3c6edc">SDIO_CMD_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a2f973750f9134ee2fa55e004db3c6edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbc674ce2e0b67af3e150f79033dd75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a9fbc674ce2e0b67af3e150f79033dd75">SDIO_CMD_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td></tr>
<tr class="separator:a9fbc674ce2e0b67af3e150f79033dd75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd9772317221980b3c69e556b9f5178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#acbd9772317221980b3c69e556b9f5178">USE_AD_TIM3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:acbd9772317221980b3c69e556b9f5178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab83c950c69c702e02d7ff473e0c25a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aab83c950c69c702e02d7ff473e0c25a3">USE_ADC_1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aab83c950c69c702e02d7ff473e0c25a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26861f0e94a25ff7f6a8a0b2879cf624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a26861f0e94a25ff7f6a8a0b2879cf624">AD1_1_CHANNEL</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a26861f0e94a25ff7f6a8a0b2879cf624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d767e16f12a6ee542079f3c9677192c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a3d767e16f12a6ee542079f3c9677192c">ADC_1</a>&#160;&#160;&#160;AD1_1</td></tr>
<tr class="separator:a3d767e16f12a6ee542079f3c9677192c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b70edf8d4481efa03d2b05cc91851ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a8b70edf8d4481efa03d2b05cc91851ea">ADC_1_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a8b70edf8d4481efa03d2b05cc91851ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf0f0e91cb15244014fcecdb785a248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#accf0f0e91cb15244014fcecdb785a248">ADC_1_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td></tr>
<tr class="separator:accf0f0e91cb15244014fcecdb785a248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8cec6176c74ddb15142542d304aa6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aa8cec6176c74ddb15142542d304aa6a7">USE_ADC_2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa8cec6176c74ddb15142542d304aa6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0586532d3b207eaa44f525856e359f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0586532d3b207eaa44f525856e359f1d">AD1_2_CHANNEL</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0586532d3b207eaa44f525856e359f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ac9d2f00660408bcc8c809020904f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a01ac9d2f00660408bcc8c809020904f9">ADC_2</a>&#160;&#160;&#160;AD1_2</td></tr>
<tr class="separator:a01ac9d2f00660408bcc8c809020904f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cbb76a924479b4ae724a7a7f36e585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a39cbb76a924479b4ae724a7a7f36e585">ADC_2_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a39cbb76a924479b4ae724a7a7f36e585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea4845cec9e43fa49b1169d0c2c32d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0ea4845cec9e43fa49b1169d0c2c32d5">ADC_2_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td></tr>
<tr class="separator:a0ea4845cec9e43fa49b1169d0c2c32d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193da435f8b5249362114662814aad99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a193da435f8b5249362114662814aad99">USE_ADC_3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a193da435f8b5249362114662814aad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae6a111153fb74831c0f7076f930336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0ae6a111153fb74831c0f7076f930336">AD1_3_CHANNEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a0ae6a111153fb74831c0f7076f930336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a474279f28350114950d862951d72de66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a474279f28350114950d862951d72de66">ADC_3</a>&#160;&#160;&#160;AD1_3</td></tr>
<tr class="separator:a474279f28350114950d862951d72de66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6756b8e5262c4a403896bb10528baf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#af6756b8e5262c4a403896bb10528baf0">ADC_3_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:af6756b8e5262c4a403896bb10528baf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745f443c330c61471cba9ced96957efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a745f443c330c61471cba9ced96957efb">ADC_3_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:a745f443c330c61471cba9ced96957efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7828080fe4221adb89ff72d286254d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a3c7828080fe4221adb89ff72d286254d">USE_ADC_4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3c7828080fe4221adb89ff72d286254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae10dee273909cfd97fce818474ddf186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae10dee273909cfd97fce818474ddf186">AD1_4_CHANNEL</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ae10dee273909cfd97fce818474ddf186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0bc863ec3717e7ed493491c0f82b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a1d0bc863ec3717e7ed493491c0f82b24">ADC_4</a>&#160;&#160;&#160;AD1_4</td></tr>
<tr class="separator:a1d0bc863ec3717e7ed493491c0f82b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cfa16f44aa48e98a2dc81b7034ba1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a4cfa16f44aa48e98a2dc81b7034ba1c0">ADC_4_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a4cfa16f44aa48e98a2dc81b7034ba1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6794bf37bfcee74c487ca30fc674a229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a6794bf37bfcee74c487ca30fc674a229">ADC_4_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:a6794bf37bfcee74c487ca30fc674a229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a6636ee170fccf62a748fc72374d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ad5a6636ee170fccf62a748fc72374d3b">ADC_CHANNEL_VSUPPLY</a>&#160;&#160;&#160;<a class="el" href="px4fmu__4_80_8h.html#a3d767e16f12a6ee542079f3c9677192c">ADC_1</a></td></tr>
<tr class="separator:ad5a6636ee170fccf62a748fc72374d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fa241ceca04635f282e09bdd829f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a94fa241ceca04635f282e09bdd829f5f">DefaultVoltageOfAdc</a>(adc)&#160;&#160;&#160;(10.5 * (float)adc)</td></tr>
<tr class="separator:a94fa241ceca04635f282e09bdd829f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1eca038155957699dfcb680c6797da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#acc1eca038155957699dfcb680c6797da">ADC_CHANNEL_CURRENT</a>&#160;&#160;&#160;<a class="el" href="px4fmu__4_80_8h.html#a474279f28350114950d862951d72de66">ADC_3</a></td></tr>
<tr class="separator:acc1eca038155957699dfcb680c6797da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66588cc87259ee96c9b794f74bc6e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae66588cc87259ee96c9b794f74bc6e0d">DefaultMilliAmpereOfAdc</a>(adc)&#160;&#160;&#160;(9.55 * ((float)adc))</td></tr>
<tr class="separator:ae66588cc87259ee96c9b794f74bc6e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a399bb0ecde3a51b5cbde64bec862d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a6a399bb0ecde3a51b5cbde64bec862d3">ADC_CHANNEL_RSSI</a>&#160;&#160;&#160;<a class="el" href="px4fmu__4_80_8h.html#a1d0bc863ec3717e7ed493491c0f82b24">ADC_4</a></td></tr>
<tr class="separator:a6a399bb0ecde3a51b5cbde64bec862d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4a987edf87339f3bca375896f14577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a4f4a987edf87339f3bca375896f14577">I2C1_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a4f4a987edf87339f3bca375896f14577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0510f76eb567391e9c3e4185cc695628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0510f76eb567391e9c3e4185cc695628">I2C1_GPIO_SCL</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td></tr>
<tr class="separator:a0510f76eb567391e9c3e4185cc695628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf8c2a558773727c9673f1cab7ac0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a8cf8c2a558773727c9673f1cab7ac0a7">I2C1_GPIO_SDA</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td></tr>
<tr class="separator:a8cf8c2a558773727c9673f1cab7ac0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7278cf218a92fa0a1514dea823cd9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a3f7278cf218a92fa0a1514dea823cd9d">USE_BARO_BOARD</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3f7278cf218a92fa0a1514dea823cd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7890cabae7670a495795d2fcad0b33ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a7890cabae7670a495795d2fcad0b33ce">USE_MAGNETOMETER_B</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7890cabae7670a495795d2fcad0b33ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7699f41fbe105c8f5061cc48a5f6307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aa7699f41fbe105c8f5061cc48a5f6307">DEFAULT_ACTUATORS</a>&#160;&#160;&#160;&quot;modules/actuators/<a class="el" href="UKF__Wind__Estimator_8c.html#a1b540e52aff26922bc43ff126fa35270">actuators_pwm.h</a>&quot;</td></tr>
<tr class="separator:aa7699f41fbe105c8f5061cc48a5f6307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc5f96f074d833b909fd75c92b7d2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a3fc5f96f074d833b909fd75c92b7d2d0">ActuatorDefaultSet</a>(_x,  _y)&#160;&#160;&#160;<a class="el" href="stm32_2modules_2actuators_2actuators__pwm__arch_8h.html#a3e02a20951a8d18ade2922fd0c3fac1f">ActuatorPwmSet</a>(_x,_y)</td></tr>
<tr class="separator:a3fc5f96f074d833b909fd75c92b7d2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68f28871d18c17e7e70ae63277d37c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ab68f28871d18c17e7e70ae63277d37c2">ActuatorsDefaultInit</a>()&#160;&#160;&#160;<a class="el" href="actuators__pwm_8h.html#a695dcfe2d3a05ebc5d7a3fe1d3a78241">ActuatorsPwmInit</a>()</td></tr>
<tr class="separator:ab68f28871d18c17e7e70ae63277d37c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ceadf6a913477832e04b0cb7cd17210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0ceadf6a913477832e04b0cb7cd17210">ActuatorsDefaultCommit</a>()&#160;&#160;&#160;<a class="el" href="stm32_2modules_2actuators_2actuators__pwm__arch_8h.html#a318935d8d5191df9ebfcae4a9165c3f4">ActuatorsPwmCommit</a>()</td></tr>
<tr class="separator:a0ceadf6a913477832e04b0cb7cd17210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889bc2051f3bbe3276ceea7f3ef2a05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a889bc2051f3bbe3276ceea7f3ef2a05d">PWM_USE_TIM1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a889bc2051f3bbe3276ceea7f3ef2a05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad81217bdd26988972c83915ab388d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aad81217bdd26988972c83915ab388d41">PWM_USE_TIM4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aad81217bdd26988972c83915ab388d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e51c24a0d742a25ba8d5e92b6d88d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a9e51c24a0d742a25ba8d5e92b6d88d65">USE_PWM1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a9e51c24a0d742a25ba8d5e92b6d88d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b04e14d6ed72ccdfab217fa4ca9a737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a3b04e14d6ed72ccdfab217fa4ca9a737">USE_PWM2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3b04e14d6ed72ccdfab217fa4ca9a737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6eef5f45ba39c8c7c0b65487b2bc35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae6eef5f45ba39c8c7c0b65487b2bc35a">USE_PWM3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae6eef5f45ba39c8c7c0b65487b2bc35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8899afdbd830cb0b81968fc660291934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a8899afdbd830cb0b81968fc660291934">USE_PWM4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a8899afdbd830cb0b81968fc660291934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402c216e512bc4a39616400af32b7c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a402c216e512bc4a39616400af32b7c7f">USE_PWM5</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a402c216e512bc4a39616400af32b7c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460087c9ad1cc47d89c51536be5d9a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a460087c9ad1cc47d89c51536be5d9a72">USE_PWM6</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a460087c9ad1cc47d89c51536be5d9a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27260a99d1076f9d0d1cb786860066fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a27260a99d1076f9d0d1cb786860066fd">PWM_SERVO_1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a27260a99d1076f9d0d1cb786860066fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5c5036a84c550ab1f82c1af0bcd112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ada5c5036a84c550ab1f82c1af0bcd112">PWM_SERVO_1_TIMER</a>&#160;&#160;&#160;TIM1</td></tr>
<tr class="separator:ada5c5036a84c550ab1f82c1af0bcd112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86960c3aad4310e9c2963cd5d63e6392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a86960c3aad4310e9c2963cd5d63e6392">PWM_SERVO_1_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:a86960c3aad4310e9c2963cd5d63e6392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c130ffea683af1bcc3eb9fbc3aa0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aa7c130ffea683af1bcc3eb9fbc3aa0ae">PWM_SERVO_1_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td></tr>
<tr class="separator:aa7c130ffea683af1bcc3eb9fbc3aa0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d184c3828cac2e2a9ba377fe1b1eb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a5d184c3828cac2e2a9ba377fe1b1eb35">PWM_SERVO_1_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td></tr>
<tr class="separator:a5d184c3828cac2e2a9ba377fe1b1eb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d77db0e10464907b23412abccbf7c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a8d77db0e10464907b23412abccbf7c63">PWM_SERVO_1_OC</a>&#160;&#160;&#160;TIM_OC4</td></tr>
<tr class="separator:a8d77db0e10464907b23412abccbf7c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40a4e27a94283e513359632ceea8de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae40a4e27a94283e513359632ceea8de0">PWM_SERVO_1_OC_BIT</a>&#160;&#160;&#160;(1&lt;&lt;3)</td></tr>
<tr class="separator:ae40a4e27a94283e513359632ceea8de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf3f086a6274a36ead16fc540d4a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#abdf3f086a6274a36ead16fc540d4a05c">PWM_SERVO_2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:abdf3f086a6274a36ead16fc540d4a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50dc24ffa7fff76fe5c0bda8cee432d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a50dc24ffa7fff76fe5c0bda8cee432d6">PWM_SERVO_2_TIMER</a>&#160;&#160;&#160;TIM1</td></tr>
<tr class="separator:a50dc24ffa7fff76fe5c0bda8cee432d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca9740b51ca9f7681d3c3f585a57836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#adca9740b51ca9f7681d3c3f585a57836">PWM_SERVO_2_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:adca9740b51ca9f7681d3c3f585a57836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93588ba4e78f8b0452867afb990c0264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a93588ba4e78f8b0452867afb990c0264">PWM_SERVO_2_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td></tr>
<tr class="separator:a93588ba4e78f8b0452867afb990c0264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b37c9a3e2fb7498e24a8d9ee681df3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a0b37c9a3e2fb7498e24a8d9ee681df3b">PWM_SERVO_2_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td></tr>
<tr class="separator:a0b37c9a3e2fb7498e24a8d9ee681df3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71122954f0f92371cc8f6124e291a016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a71122954f0f92371cc8f6124e291a016">PWM_SERVO_2_OC</a>&#160;&#160;&#160;TIM_OC3</td></tr>
<tr class="separator:a71122954f0f92371cc8f6124e291a016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50227ddde1342cae56494d8cedfde915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a50227ddde1342cae56494d8cedfde915">PWM_SERVO_2_OC_BIT</a>&#160;&#160;&#160;(1&lt;&lt;2)</td></tr>
<tr class="separator:a50227ddde1342cae56494d8cedfde915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342eee19f66562516414e255f3db4cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a342eee19f66562516414e255f3db4cc4">PWM_SERVO_3</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a342eee19f66562516414e255f3db4cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267f7d6033304596a25d8436e2af4af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a267f7d6033304596a25d8436e2af4af6">PWM_SERVO_3_TIMER</a>&#160;&#160;&#160;TIM1</td></tr>
<tr class="separator:a267f7d6033304596a25d8436e2af4af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3527010cfbb35e98ab1bba9ded57da14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a3527010cfbb35e98ab1bba9ded57da14">PWM_SERVO_3_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:a3527010cfbb35e98ab1bba9ded57da14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f43b2c4250213826a1c0cae49004e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a1f43b2c4250213826a1c0cae49004e3c">PWM_SERVO_3_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td></tr>
<tr class="separator:a1f43b2c4250213826a1c0cae49004e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af3b0681135879303164ffd4953257b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a1af3b0681135879303164ffd4953257b">PWM_SERVO_3_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td></tr>
<tr class="separator:a1af3b0681135879303164ffd4953257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc7c54dc7ef033588e5b1ae4dcaf62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#abbc7c54dc7ef033588e5b1ae4dcaf62d">PWM_SERVO_3_OC</a>&#160;&#160;&#160;TIM_OC2</td></tr>
<tr class="separator:abbc7c54dc7ef033588e5b1ae4dcaf62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665cb015c3504e5dcfd386c518de25c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a665cb015c3504e5dcfd386c518de25c0">PWM_SERVO_3_OC_BIT</a>&#160;&#160;&#160;(1&lt;&lt;1)</td></tr>
<tr class="separator:a665cb015c3504e5dcfd386c518de25c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f6626bfa49db33e3a3ed5d1bad1cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a91f6626bfa49db33e3a3ed5d1bad1cc5">PWM_SERVO_4</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a91f6626bfa49db33e3a3ed5d1bad1cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f35b990dd64f2a26f879a0757dea09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a01f35b990dd64f2a26f879a0757dea09">PWM_SERVO_4_TIMER</a>&#160;&#160;&#160;TIM1</td></tr>
<tr class="separator:a01f35b990dd64f2a26f879a0757dea09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3867d6cc6edaf6fa497dc7a4466f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a1d3867d6cc6edaf6fa497dc7a4466f21">PWM_SERVO_4_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:a1d3867d6cc6edaf6fa497dc7a4466f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6404fc57b2246acd54fe7539e29aa9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a6404fc57b2246acd54fe7539e29aa9a6">PWM_SERVO_4_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td></tr>
<tr class="separator:a6404fc57b2246acd54fe7539e29aa9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689995b3ffce4727831c630e0c144b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a689995b3ffce4727831c630e0c144b5e">PWM_SERVO_4_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td></tr>
<tr class="separator:a689995b3ffce4727831c630e0c144b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d434552c8699c63f65cc53d3b5f30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ac8d434552c8699c63f65cc53d3b5f30d">PWM_SERVO_4_OC</a>&#160;&#160;&#160;TIM_OC1</td></tr>
<tr class="separator:ac8d434552c8699c63f65cc53d3b5f30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e53b17ebc6bac4a7bee8c55ebef692d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a9e53b17ebc6bac4a7bee8c55ebef692d">PWM_SERVO_4_OC_BIT</a>&#160;&#160;&#160;(1&lt;&lt;0)</td></tr>
<tr class="separator:a9e53b17ebc6bac4a7bee8c55ebef692d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae718fb13d2500192855c74e78e6c9c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae718fb13d2500192855c74e78e6c9c5e">PWM_SERVO_5</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ae718fb13d2500192855c74e78e6c9c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788deb07b7c76a809557fa2ee0c416e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a788deb07b7c76a809557fa2ee0c416e5">PWM_SERVO_5_TIMER</a>&#160;&#160;&#160;TIM4</td></tr>
<tr class="separator:a788deb07b7c76a809557fa2ee0c416e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08192a96a6eebfeb1d83f369a8ecb12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a08192a96a6eebfeb1d83f369a8ecb12a">PWM_SERVO_5_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a08192a96a6eebfeb1d83f369a8ecb12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca4d622269db724a3af09d3625280ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a7ca4d622269db724a3af09d3625280ee">PWM_SERVO_5_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td></tr>
<tr class="separator:a7ca4d622269db724a3af09d3625280ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28fc7e79d9148492cf26b91a7a5c0d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a28fc7e79d9148492cf26b91a7a5c0d14">PWM_SERVO_5_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td></tr>
<tr class="separator:a28fc7e79d9148492cf26b91a7a5c0d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a3a477a0001b92c5ec56eb2d8327bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ac1a3a477a0001b92c5ec56eb2d8327bf">PWM_SERVO_5_OC</a>&#160;&#160;&#160;TIM_OC2</td></tr>
<tr class="separator:ac1a3a477a0001b92c5ec56eb2d8327bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2f3465213306fd37370c884444e5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a5d2f3465213306fd37370c884444e5e5">PWM_SERVO_5_OC_BIT</a>&#160;&#160;&#160;(1&lt;&lt;1)</td></tr>
<tr class="separator:a5d2f3465213306fd37370c884444e5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e24103fcaa69e246c0d87b3a040050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a20e24103fcaa69e246c0d87b3a040050">PWM_SERVO_6</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a20e24103fcaa69e246c0d87b3a040050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91379312db5447f1d9c4343ab6abba3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a91379312db5447f1d9c4343ab6abba3c">PWM_SERVO_6_TIMER</a>&#160;&#160;&#160;TIM4</td></tr>
<tr class="separator:a91379312db5447f1d9c4343ab6abba3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c90f2615bc6566f45e326285819f6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a9c90f2615bc6566f45e326285819f6d4">PWM_SERVO_6_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a9c90f2615bc6566f45e326285819f6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b1f25ca62d407c091acfb0334dc377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ac9b1f25ca62d407c091acfb0334dc377">PWM_SERVO_6_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td></tr>
<tr class="separator:ac9b1f25ca62d407c091acfb0334dc377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4790fb09d46bc4fec1b725d476ae813d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a4790fb09d46bc4fec1b725d476ae813d">PWM_SERVO_6_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td></tr>
<tr class="separator:a4790fb09d46bc4fec1b725d476ae813d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b91cae357eed2023271f3a889047dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a78b91cae357eed2023271f3a889047dd">PWM_SERVO_6_OC</a>&#160;&#160;&#160;TIM_OC3</td></tr>
<tr class="separator:a78b91cae357eed2023271f3a889047dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af94fd6d4d1273791ff04578e48f27857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#af94fd6d4d1273791ff04578e48f27857">PWM_SERVO_6_OC_BIT</a>&#160;&#160;&#160;(1&lt;&lt;2)</td></tr>
<tr class="separator:af94fd6d4d1273791ff04578e48f27857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdff8432bd4f84cbc5ed4832ac36eca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#acdff8432bd4f84cbc5ed4832ac36eca7">PWM_TIM1_CHAN_MASK</a>&#160;&#160;&#160;(<a class="el" href="px4io__2_84_8h.html#ae40a4e27a94283e513359632ceea8de0">PWM_SERVO_1_OC_BIT</a>|<a class="el" href="px4io__2_84_8h.html#a50227ddde1342cae56494d8cedfde915">PWM_SERVO_2_OC_BIT</a>|<a class="el" href="px4io__2_84_8h.html#a665cb015c3504e5dcfd386c518de25c0">PWM_SERVO_3_OC_BIT</a>|<a class="el" href="px4io__2_84_8h.html#a9e53b17ebc6bac4a7bee8c55ebef692d">PWM_SERVO_4_OC_BIT</a>)</td></tr>
<tr class="separator:acdff8432bd4f84cbc5ed4832ac36eca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ec00f69a8dbb70ce0d31eef0206d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ad1ec00f69a8dbb70ce0d31eef0206d5e">PWM_TIM4_CHAN_MASK</a>&#160;&#160;&#160;(<a class="el" href="px4io__2_84_8h.html#a5d2f3465213306fd37370c884444e5e5">PWM_SERVO_5_OC_BIT</a>|<a class="el" href="px4io__2_84_8h.html#af94fd6d4d1273791ff04578e48f27857">PWM_SERVO_6_OC_BIT</a>)</td></tr>
<tr class="separator:ad1ec00f69a8dbb70ce0d31eef0206d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74a702840b15e71530a2716b1ef497c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae74a702840b15e71530a2716b1ef497c">USE_LED_4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae74a702840b15e71530a2716b1ef497c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab366dbaac15f5af2ac23bef4836c23c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ab366dbaac15f5af2ac23bef4836c23c9">LED_4_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:ab366dbaac15f5af2ac23bef4836c23c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082f6a92009c531f29c919d1a9c4342b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#a082f6a92009c531f29c919d1a9c4342b">LED_4_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td></tr>
<tr class="separator:a082f6a92009c531f29c919d1a9c4342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ea83d926a661df064db0e68bc60690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#aa5ea83d926a661df064db0e68bc60690">LED_4_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td></tr>
<tr class="separator:aa5ea83d926a661df064db0e68bc60690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a2de6309f53c472915a4ec002a94d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae2a2de6309f53c472915a4ec002a94d5">LED_4_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td></tr>
<tr class="separator:ae2a2de6309f53c472915a4ec002a94d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcda27ea7aa70f69b5be0e44d5921ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#abcda27ea7aa70f69b5be0e44d5921ac4">LED_4_AFIO_REMAP</a>&#160;&#160;&#160;((void)0)</td></tr>
<tr class="separator:abcda27ea7aa70f69b5be0e44d5921ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba722a40bedda5d36cd24061ab123cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#acba722a40bedda5d36cd24061ab123cc">SAFETY_WARNING_LED</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:acba722a40bedda5d36cd24061ab123cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8060b845988457d08a18c8efb24eb80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ae8060b845988457d08a18c8efb24eb80">BUTTON_SAFETY_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:ae8060b845988457d08a18c8efb24eb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46537cf07579fcfdee659198ced22e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ab46537cf07579fcfdee659198ced22e5">BUTTON_SAFETY_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td></tr>
<tr class="separator:ab46537cf07579fcfdee659198ced22e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64d2b77de3a4a9e9cce0a0802fd9bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__4_80_8h.html#ab64d2b77de3a4a9e9cce0a0802fd9bbe">PWM_BUZZER_OC_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab64d2b77de3a4a9e9cce0a0802fd9bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3fc5f96f074d833b909fd75c92b7d2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc5f96f074d833b909fd75c92b7d2d0">&#9670;&nbsp;</a></span>ActuatorDefaultSet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ActuatorDefaultSet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_y&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="stm32_2modules_2actuators_2actuators__pwm__arch_8h.html#a3e02a20951a8d18ade2922fd0c3fac1f">ActuatorPwmSet</a>(_x,_y)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00324">324</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0ceadf6a913477832e04b0cb7cd17210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ceadf6a913477832e04b0cb7cd17210">&#9670;&nbsp;</a></span>ActuatorsDefaultCommit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ActuatorsDefaultCommit</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="stm32_2modules_2actuators_2actuators__pwm__arch_8h.html#a318935d8d5191df9ebfcae4a9165c3f4">ActuatorsPwmCommit</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00326">326</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ab68f28871d18c17e7e70ae63277d37c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68f28871d18c17e7e70ae63277d37c2">&#9670;&nbsp;</a></span>ActuatorsDefaultInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ActuatorsDefaultInit</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="actuators__pwm_8h.html#a695dcfe2d3a05ebc5d7a3fe1d3a78241">ActuatorsPwmInit</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00325">325</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a26861f0e94a25ff7f6a8a0b2879cf624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26861f0e94a25ff7f6a8a0b2879cf624">&#9670;&nbsp;</a></span>AD1_1_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1_1_CHANNEL&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00242">242</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0586532d3b207eaa44f525856e359f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0586532d3b207eaa44f525856e359f1d">&#9670;&nbsp;</a></span>AD1_2_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1_2_CHANNEL&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00252">252</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0ae6a111153fb74831c0f7076f930336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae6a111153fb74831c0f7076f930336">&#9670;&nbsp;</a></span>AD1_3_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1_3_CHANNEL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00262">262</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae10dee273909cfd97fce818474ddf186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae10dee273909cfd97fce818474ddf186">&#9670;&nbsp;</a></span>AD1_4_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD1_4_CHANNEL&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00273">273</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a3d767e16f12a6ee542079f3c9677192c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d767e16f12a6ee542079f3c9677192c">&#9670;&nbsp;</a></span>ADC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_1&#160;&#160;&#160;AD1_1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00243">243</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="accf0f0e91cb15244014fcecdb785a248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accf0f0e91cb15244014fcecdb785a248">&#9670;&nbsp;</a></span>ADC_1_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_1_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00245">245</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a8b70edf8d4481efa03d2b05cc91851ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b70edf8d4481efa03d2b05cc91851ea">&#9670;&nbsp;</a></span>ADC_1_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_1_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00244">244</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a01ac9d2f00660408bcc8c809020904f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ac9d2f00660408bcc8c809020904f9">&#9670;&nbsp;</a></span>ADC_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_2&#160;&#160;&#160;AD1_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00253">253</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0ea4845cec9e43fa49b1169d0c2c32d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea4845cec9e43fa49b1169d0c2c32d5">&#9670;&nbsp;</a></span>ADC_2_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_2_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00255">255</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a39cbb76a924479b4ae724a7a7f36e585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39cbb76a924479b4ae724a7a7f36e585">&#9670;&nbsp;</a></span>ADC_2_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_2_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00254">254</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a474279f28350114950d862951d72de66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a474279f28350114950d862951d72de66">&#9670;&nbsp;</a></span>ADC_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_3&#160;&#160;&#160;AD1_3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00263">263</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a745f443c330c61471cba9ced96957efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a745f443c330c61471cba9ced96957efb">&#9670;&nbsp;</a></span>ADC_3_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_3_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00265">265</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="af6756b8e5262c4a403896bb10528baf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6756b8e5262c4a403896bb10528baf0">&#9670;&nbsp;</a></span>ADC_3_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_3_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00264">264</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a1d0bc863ec3717e7ed493491c0f82b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d0bc863ec3717e7ed493491c0f82b24">&#9670;&nbsp;</a></span>ADC_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_4&#160;&#160;&#160;AD1_4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00274">274</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a6794bf37bfcee74c487ca30fc674a229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6794bf37bfcee74c487ca30fc674a229">&#9670;&nbsp;</a></span>ADC_4_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_4_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00276">276</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a4cfa16f44aa48e98a2dc81b7034ba1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cfa16f44aa48e98a2dc81b7034ba1c0">&#9670;&nbsp;</a></span>ADC_4_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_4_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00275">275</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="acc1eca038155957699dfcb680c6797da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1eca038155957699dfcb680c6797da">&#9670;&nbsp;</a></span>ADC_CHANNEL_CURRENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHANNEL_CURRENT&#160;&#160;&#160;<a class="el" href="px4fmu__4_80_8h.html#a474279f28350114950d862951d72de66">ADC_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00293">293</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a6a399bb0ecde3a51b5cbde64bec862d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a399bb0ecde3a51b5cbde64bec862d3">&#9670;&nbsp;</a></span>ADC_CHANNEL_RSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHANNEL_RSSI&#160;&#160;&#160;<a class="el" href="px4fmu__4_80_8h.html#a1d0bc863ec3717e7ed493491c0f82b24">ADC_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00303">303</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ad5a6636ee170fccf62a748fc72374d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a6636ee170fccf62a748fc72374d3b">&#9670;&nbsp;</a></span>ADC_CHANNEL_VSUPPLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHANNEL_VSUPPLY&#160;&#160;&#160;<a class="el" href="px4fmu__4_80_8h.html#a3d767e16f12a6ee542079f3c9677192c">ADC_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00281">281</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="add4f03b6c5c9bcabeba314491a310346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4f03b6c5c9bcabeba314491a310346">&#9670;&nbsp;</a></span>AHB_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB_CLK&#160;&#160;&#160;168000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00015">15</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a726d74adb2ac8c58c975fb1ff6322ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726d74adb2ac8c58c975fb1ff6322ea1">&#9670;&nbsp;</a></span>BOARD_PX4FMU_V4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOARD_PX4FMU_V4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00004">4</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ab46537cf07579fcfdee659198ced22e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46537cf07579fcfdee659198ced22e5">&#9670;&nbsp;</a></span>BUTTON_SAFETY_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON_SAFETY_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00477">477</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae8060b845988457d08a18c8efb24eb80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8060b845988457d08a18c8efb24eb80">&#9670;&nbsp;</a></span>BUTTON_SAFETY_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUTTON_SAFETY_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00476">476</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aa7699f41fbe105c8f5061cc48a5f6307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7699f41fbe105c8f5061cc48a5f6307">&#9670;&nbsp;</a></span>DEFAULT_ACTUATORS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEFAULT_ACTUATORS&#160;&#160;&#160;&quot;modules/actuators/<a class="el" href="UKF__Wind__Estimator_8c.html#a1b540e52aff26922bc43ff126fa35270">actuators_pwm.h</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00323">323</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae66588cc87259ee96c9b794f74bc6e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66588cc87259ee96c9b794f74bc6e0d">&#9670;&nbsp;</a></span>DefaultMilliAmpereOfAdc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DefaultMilliAmpereOfAdc</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">adc</td><td>)</td>
          <td>&#160;&#160;&#160;(9.55 * ((float)adc))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00297">297</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a94fa241ceca04635f282e09bdd829f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fa241ceca04635f282e09bdd829f5f">&#9670;&nbsp;</a></span>DefaultVoltageOfAdc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DefaultVoltageOfAdc</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">adc</td><td>)</td>
          <td>&#160;&#160;&#160;(10.5 * (float)adc)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00282">282</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a91a5eb3f03c2f212cd15277ea67d65a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91a5eb3f03c2f212cd15277ea67d65a2">&#9670;&nbsp;</a></span>EXT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXT_CLK&#160;&#160;&#160;24000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00014">14</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a4f4a987edf87339f3bca375896f14577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f4a987edf87339f3bca375896f14577">&#9670;&nbsp;</a></span>I2C1_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00307">307</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0510f76eb567391e9c3e4185cc695628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0510f76eb567391e9c3e4185cc695628">&#9670;&nbsp;</a></span>I2C1_GPIO_SCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_GPIO_SCL&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00308">308</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a8cf8c2a558773727c9673f1cab7ac0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf8c2a558773727c9673f1cab7ac0a7">&#9670;&nbsp;</a></span>I2C1_GPIO_SDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_GPIO_SDA&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00309">309</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ad2aa2755e250074295573801fe54cf9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2aa2755e250074295573801fe54cf9a">&#9670;&nbsp;</a></span>LED_1_AFIO_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_1_AFIO_REMAP&#160;&#160;&#160;((void)0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00030">30</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a37154c806d85fb9f9158f86bb55e9ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37154c806d85fb9f9158f86bb55e9ee0">&#9670;&nbsp;</a></span>LED_1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_1_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00026">26</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a5270a709b71bd96c56b4cd4e7476e8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5270a709b71bd96c56b4cd4e7476e8c1">&#9670;&nbsp;</a></span>LED_1_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_1_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00029">29</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a765749726b83cb80b82cdbe535e71de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765749726b83cb80b82cdbe535e71de0">&#9670;&nbsp;</a></span>LED_1_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_1_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00028">28</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="af31fda99a2cc43d62229ac1c47bbe56d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af31fda99a2cc43d62229ac1c47bbe56d">&#9670;&nbsp;</a></span>LED_1_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_1_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00027">27</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="abb1d7a26f33f3c611234e22199d24209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1d7a26f33f3c611234e22199d24209">&#9670;&nbsp;</a></span>LED_2_AFIO_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_2_AFIO_REMAP&#160;&#160;&#160;((void)0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00040">40</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a4285bdd58098064c3bab3976a78b26fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4285bdd58098064c3bab3976a78b26fa">&#9670;&nbsp;</a></span>LED_2_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_2_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00036">36</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aeffb1efc9c3b1504553532d99093578a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffb1efc9c3b1504553532d99093578a">&#9670;&nbsp;</a></span>LED_2_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_2_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00039">39</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aaf986945a2a0714bfcf464fd344d8708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf986945a2a0714bfcf464fd344d8708">&#9670;&nbsp;</a></span>LED_2_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_2_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00038">38</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ac5fb054be5f8f0ce3e4ac33ad98bb07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5fb054be5f8f0ce3e4ac33ad98bb07a">&#9670;&nbsp;</a></span>LED_2_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_2_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00037">37</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a7ae5162492c27a9f944435eb96e1cdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae5162492c27a9f944435eb96e1cdec">&#9670;&nbsp;</a></span>LED_3_AFIO_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_3_AFIO_REMAP&#160;&#160;&#160;((void)0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00050">50</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="add2d323f8eb544f1ab84762f94e44bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2d323f8eb544f1ab84762f94e44bd4">&#9670;&nbsp;</a></span>LED_3_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_3_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00046">46</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a74a73d71b5a66c3cfea6788e42674c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a73d71b5a66c3cfea6788e42674c94">&#9670;&nbsp;</a></span>LED_3_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_3_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00049">49</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="af754c909b4a07f3a9bfd585238432b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af754c909b4a07f3a9bfd585238432b00">&#9670;&nbsp;</a></span>LED_3_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_3_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00048">48</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aa6840f28e52717a5ded7e68a11e9aa9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6840f28e52717a5ded7e68a11e9aa9c">&#9670;&nbsp;</a></span>LED_3_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_3_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00047">47</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="abcda27ea7aa70f69b5be0e44d5921ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcda27ea7aa70f69b5be0e44d5921ac4">&#9670;&nbsp;</a></span>LED_4_AFIO_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_4_AFIO_REMAP&#160;&#160;&#160;((void)0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00462">462</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ab366dbaac15f5af2ac23bef4836c23c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab366dbaac15f5af2ac23bef4836c23c9">&#9670;&nbsp;</a></span>LED_4_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_4_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00458">458</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae2a2de6309f53c472915a4ec002a94d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a2de6309f53c472915a4ec002a94d5">&#9670;&nbsp;</a></span>LED_4_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_4_GPIO_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00461">461</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aa5ea83d926a661df064db0e68bc60690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ea83d926a661df064db0e68bc60690">&#9670;&nbsp;</a></span>LED_4_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_4_GPIO_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00460">460</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a082f6a92009c531f29c919d1a9c4342b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082f6a92009c531f29c919d1a9c4342b">&#9670;&nbsp;</a></span>LED_4_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_4_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00459">459</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0f3b0bf83503bf59a617cc862d27148f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3b0bf83503bf59a617cc862d27148f">&#9670;&nbsp;</a></span>PERIPHERAL3V3_ENABLE_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPHERAL3V3_ENABLE_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00136">136</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a25001fd394216ea752e12aace64b4302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25001fd394216ea752e12aace64b4302">&#9670;&nbsp;</a></span>PERIPHERAL3V3_ENABLE_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPHERAL3V3_ENABLE_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00135">135</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ad119900ba3b8cbaeff9fc9f3a255f3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad119900ba3b8cbaeff9fc9f3a255f3a6">&#9670;&nbsp;</a></span>PERIPHERAL3V3_ENABLE_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPHERAL3V3_ENABLE_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00134">134</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a8e7b3c5d82b12be80fac1830d161e43d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7b3c5d82b12be80fac1830d161e43d">&#9670;&nbsp;</a></span>PERIPHERAL3V3_ENABLE_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPHERAL3V3_ENABLE_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00133">133</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ab64d2b77de3a4a9e9cce0a0802fd9bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64d2b77de3a4a9e9cce0a0802fd9bbe">&#9670;&nbsp;</a></span>PWM_BUZZER_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_BUZZER_OC_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00490">490</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a27260a99d1076f9d0d1cb786860066fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27260a99d1076f9d0d1cb786860066fd">&#9670;&nbsp;</a></span>PWM_SERVO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00344">344</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a5d184c3828cac2e2a9ba377fe1b1eb35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d184c3828cac2e2a9ba377fe1b1eb35">&#9670;&nbsp;</a></span>PWM_SERVO_1_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00348">348</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a86960c3aad4310e9c2963cd5d63e6392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86960c3aad4310e9c2963cd5d63e6392">&#9670;&nbsp;</a></span>PWM_SERVO_1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00346">346</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a8d77db0e10464907b23412abccbf7c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d77db0e10464907b23412abccbf7c63">&#9670;&nbsp;</a></span>PWM_SERVO_1_OC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_OC&#160;&#160;&#160;TIM_OC4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00349">349</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae40a4e27a94283e513359632ceea8de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40a4e27a94283e513359632ceea8de0">&#9670;&nbsp;</a></span>PWM_SERVO_1_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_OC_BIT&#160;&#160;&#160;(1&lt;&lt;3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00350">350</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aa7c130ffea683af1bcc3eb9fbc3aa0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c130ffea683af1bcc3eb9fbc3aa0ae">&#9670;&nbsp;</a></span>PWM_SERVO_1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00347">347</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ada5c5036a84c550ab1f82c1af0bcd112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada5c5036a84c550ab1f82c1af0bcd112">&#9670;&nbsp;</a></span>PWM_SERVO_1_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_1_TIMER&#160;&#160;&#160;TIM1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00345">345</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="abdf3f086a6274a36ead16fc540d4a05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf3f086a6274a36ead16fc540d4a05c">&#9670;&nbsp;</a></span>PWM_SERVO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00357">357</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0b37c9a3e2fb7498e24a8d9ee681df3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b37c9a3e2fb7498e24a8d9ee681df3b">&#9670;&nbsp;</a></span>PWM_SERVO_2_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00361">361</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="adca9740b51ca9f7681d3c3f585a57836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca9740b51ca9f7681d3c3f585a57836">&#9670;&nbsp;</a></span>PWM_SERVO_2_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00359">359</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a71122954f0f92371cc8f6124e291a016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71122954f0f92371cc8f6124e291a016">&#9670;&nbsp;</a></span>PWM_SERVO_2_OC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_OC&#160;&#160;&#160;TIM_OC3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00362">362</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a50227ddde1342cae56494d8cedfde915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50227ddde1342cae56494d8cedfde915">&#9670;&nbsp;</a></span>PWM_SERVO_2_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_OC_BIT&#160;&#160;&#160;(1&lt;&lt;2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00363">363</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a93588ba4e78f8b0452867afb990c0264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93588ba4e78f8b0452867afb990c0264">&#9670;&nbsp;</a></span>PWM_SERVO_2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00360">360</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a50dc24ffa7fff76fe5c0bda8cee432d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50dc24ffa7fff76fe5c0bda8cee432d6">&#9670;&nbsp;</a></span>PWM_SERVO_2_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_2_TIMER&#160;&#160;&#160;TIM1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00358">358</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a342eee19f66562516414e255f3db4cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342eee19f66562516414e255f3db4cc4">&#9670;&nbsp;</a></span>PWM_SERVO_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00370">370</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a1af3b0681135879303164ffd4953257b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af3b0681135879303164ffd4953257b">&#9670;&nbsp;</a></span>PWM_SERVO_3_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00374">374</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a3527010cfbb35e98ab1bba9ded57da14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3527010cfbb35e98ab1bba9ded57da14">&#9670;&nbsp;</a></span>PWM_SERVO_3_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00372">372</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="abbc7c54dc7ef033588e5b1ae4dcaf62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbc7c54dc7ef033588e5b1ae4dcaf62d">&#9670;&nbsp;</a></span>PWM_SERVO_3_OC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_OC&#160;&#160;&#160;TIM_OC2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00375">375</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a665cb015c3504e5dcfd386c518de25c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665cb015c3504e5dcfd386c518de25c0">&#9670;&nbsp;</a></span>PWM_SERVO_3_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_OC_BIT&#160;&#160;&#160;(1&lt;&lt;1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00376">376</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a1f43b2c4250213826a1c0cae49004e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f43b2c4250213826a1c0cae49004e3c">&#9670;&nbsp;</a></span>PWM_SERVO_3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00373">373</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a267f7d6033304596a25d8436e2af4af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267f7d6033304596a25d8436e2af4af6">&#9670;&nbsp;</a></span>PWM_SERVO_3_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_3_TIMER&#160;&#160;&#160;TIM1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00371">371</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a91f6626bfa49db33e3a3ed5d1bad1cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f6626bfa49db33e3a3ed5d1bad1cc5">&#9670;&nbsp;</a></span>PWM_SERVO_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00383">383</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a689995b3ffce4727831c630e0c144b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689995b3ffce4727831c630e0c144b5e">&#9670;&nbsp;</a></span>PWM_SERVO_4_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#af9203749b609546ef5b3358ac744afc0">GPIO_AF1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00387">387</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a1d3867d6cc6edaf6fa497dc7a4466f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3867d6cc6edaf6fa497dc7a4466f21">&#9670;&nbsp;</a></span>PWM_SERVO_4_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00385">385</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ac8d434552c8699c63f65cc53d3b5f30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d434552c8699c63f65cc53d3b5f30d">&#9670;&nbsp;</a></span>PWM_SERVO_4_OC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_OC&#160;&#160;&#160;TIM_OC1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00388">388</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a9e53b17ebc6bac4a7bee8c55ebef692d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e53b17ebc6bac4a7bee8c55ebef692d">&#9670;&nbsp;</a></span>PWM_SERVO_4_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_OC_BIT&#160;&#160;&#160;(1&lt;&lt;0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00389">389</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a6404fc57b2246acd54fe7539e29aa9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6404fc57b2246acd54fe7539e29aa9a6">&#9670;&nbsp;</a></span>PWM_SERVO_4_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00386">386</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a01f35b990dd64f2a26f879a0757dea09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f35b990dd64f2a26f879a0757dea09">&#9670;&nbsp;</a></span>PWM_SERVO_4_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_4_TIMER&#160;&#160;&#160;TIM1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00384">384</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae718fb13d2500192855c74e78e6c9c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae718fb13d2500192855c74e78e6c9c5e">&#9670;&nbsp;</a></span>PWM_SERVO_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00396">396</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a28fc7e79d9148492cf26b91a7a5c0d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28fc7e79d9148492cf26b91a7a5c0d14">&#9670;&nbsp;</a></span>PWM_SERVO_5_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00400">400</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a08192a96a6eebfeb1d83f369a8ecb12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08192a96a6eebfeb1d83f369a8ecb12a">&#9670;&nbsp;</a></span>PWM_SERVO_5_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00398">398</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ac1a3a477a0001b92c5ec56eb2d8327bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a3a477a0001b92c5ec56eb2d8327bf">&#9670;&nbsp;</a></span>PWM_SERVO_5_OC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_OC&#160;&#160;&#160;TIM_OC2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00401">401</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a5d2f3465213306fd37370c884444e5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d2f3465213306fd37370c884444e5e5">&#9670;&nbsp;</a></span>PWM_SERVO_5_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_OC_BIT&#160;&#160;&#160;(1&lt;&lt;1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00402">402</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a7ca4d622269db724a3af09d3625280ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca4d622269db724a3af09d3625280ee">&#9670;&nbsp;</a></span>PWM_SERVO_5_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00399">399</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a788deb07b7c76a809557fa2ee0c416e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788deb07b7c76a809557fa2ee0c416e5">&#9670;&nbsp;</a></span>PWM_SERVO_5_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_5_TIMER&#160;&#160;&#160;TIM4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00397">397</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a20e24103fcaa69e246c0d87b3a040050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e24103fcaa69e246c0d87b3a040050">&#9670;&nbsp;</a></span>PWM_SERVO_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00409">409</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a4790fb09d46bc4fec1b725d476ae813d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4790fb09d46bc4fec1b725d476ae813d">&#9670;&nbsp;</a></span>PWM_SERVO_6_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae90a79c045fcbee1559745891e1ead8e">GPIO_AF2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00413">413</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a9c90f2615bc6566f45e326285819f6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c90f2615bc6566f45e326285819f6d4">&#9670;&nbsp;</a></span>PWM_SERVO_6_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00411">411</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a78b91cae357eed2023271f3a889047dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b91cae357eed2023271f3a889047dd">&#9670;&nbsp;</a></span>PWM_SERVO_6_OC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_OC&#160;&#160;&#160;TIM_OC3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00414">414</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="af94fd6d4d1273791ff04578e48f27857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af94fd6d4d1273791ff04578e48f27857">&#9670;&nbsp;</a></span>PWM_SERVO_6_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_OC_BIT&#160;&#160;&#160;(1&lt;&lt;2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00415">415</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ac9b1f25ca62d407c091acfb0334dc377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b1f25ca62d407c091acfb0334dc377">&#9670;&nbsp;</a></span>PWM_SERVO_6_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00412">412</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a91379312db5447f1d9c4343ab6abba3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91379312db5447f1d9c4343ab6abba3c">&#9670;&nbsp;</a></span>PWM_SERVO_6_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SERVO_6_TIMER&#160;&#160;&#160;TIM4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00410">410</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="acdff8432bd4f84cbc5ed4832ac36eca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdff8432bd4f84cbc5ed4832ac36eca7">&#9670;&nbsp;</a></span>PWM_TIM1_CHAN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TIM1_CHAN_MASK&#160;&#160;&#160;(<a class="el" href="px4io__2_84_8h.html#ae40a4e27a94283e513359632ceea8de0">PWM_SERVO_1_OC_BIT</a>|<a class="el" href="px4io__2_84_8h.html#a50227ddde1342cae56494d8cedfde915">PWM_SERVO_2_OC_BIT</a>|<a class="el" href="px4io__2_84_8h.html#a665cb015c3504e5dcfd386c518de25c0">PWM_SERVO_3_OC_BIT</a>|<a class="el" href="px4io__2_84_8h.html#a9e53b17ebc6bac4a7bee8c55ebef692d">PWM_SERVO_4_OC_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00420">420</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ad1ec00f69a8dbb70ce0d31eef0206d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ec00f69a8dbb70ce0d31eef0206d5e">&#9670;&nbsp;</a></span>PWM_TIM4_CHAN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_TIM4_CHAN_MASK&#160;&#160;&#160;(<a class="el" href="px4io__2_84_8h.html#a5d2f3465213306fd37370c884444e5e5">PWM_SERVO_5_OC_BIT</a>|<a class="el" href="px4io__2_84_8h.html#af94fd6d4d1273791ff04578e48f27857">PWM_SERVO_6_OC_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00421">421</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a889bc2051f3bbe3276ceea7f3ef2a05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a889bc2051f3bbe3276ceea7f3ef2a05d">&#9670;&nbsp;</a></span>PWM_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_USE_TIM1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00329">329</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aad81217bdd26988972c83915ab388d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad81217bdd26988972c83915ab388d41">&#9670;&nbsp;</a></span>PWM_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_USE_TIM4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00330">330</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ac3a85dd998d6a9692605087f79413899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a85dd998d6a9692605087f79413899">&#9670;&nbsp;</a></span>RADIO_CONTROL_POWER_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RADIO_CONTROL_POWER_OFF&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#a573af743c8006ae98e309d4bc9284c85">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00130">130</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a540b8a2f018b4b319b4cd2c67853b00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a540b8a2f018b4b319b4cd2c67853b00a">&#9670;&nbsp;</a></span>RADIO_CONTROL_POWER_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RADIO_CONTROL_POWER_ON&#160;&#160;&#160;<a class="el" href="gpio__ardrone_8c.html#aa94dfa6db378d98566e22e193c7a8ab7">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00129">129</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a6142c3480c91e7bb5442a558f28287d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6142c3480c91e7bb5442a558f28287d1">&#9670;&nbsp;</a></span>RADIO_CONTROL_POWER_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RADIO_CONTROL_POWER_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00128">128</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ab042e0008db1bdf057e4914a1a5810a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab042e0008db1bdf057e4914a1a5810a6">&#9670;&nbsp;</a></span>RADIO_CONTROL_POWER_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RADIO_CONTROL_POWER_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00127">127</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a462afa775c7f9b0844c9c1933976efe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462afa775c7f9b0844c9c1933976efe0">&#9670;&nbsp;</a></span>RC_POLARITY_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RC_POLARITY_GPIO_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00141">141</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0391a78ae3f30e6308e3bef30963823b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0391a78ae3f30e6308e3bef30963823b">&#9670;&nbsp;</a></span>RC_POLARITY_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RC_POLARITY_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00140">140</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="acba722a40bedda5d36cd24061ab123cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba722a40bedda5d36cd24061ab123cc">&#9670;&nbsp;</a></span>SAFETY_WARNING_LED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAFETY_WARNING_LED&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00466">466</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aea0d4879d704dd9b28e0e0f78eaed9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea0d4879d704dd9b28e0e0f78eaed9bf">&#9670;&nbsp;</a></span>SDIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a134f840f4efbdb994ea47eecde306153">GPIO_AF12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00217">217</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a7306050aa843659659499bde3429b417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7306050aa843659659499bde3429b417">&#9670;&nbsp;</a></span>SDIO_CK_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CK_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00227">227</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a8faef81f6f3f71405b3f2351cef48ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8faef81f6f3f71405b3f2351cef48ab2">&#9670;&nbsp;</a></span>SDIO_CK_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CK_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00226">226</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a9fbc674ce2e0b67af3e150f79033dd75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fbc674ce2e0b67af3e150f79033dd75">&#9670;&nbsp;</a></span>SDIO_CMD_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00229">229</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a2f973750f9134ee2fa55e004db3c6edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f973750f9134ee2fa55e004db3c6edc">&#9670;&nbsp;</a></span>SDIO_CMD_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_CMD_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00228">228</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a4f939402a3adf6008ed5ca06dbd030b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f939402a3adf6008ed5ca06dbd030b9">&#9670;&nbsp;</a></span>SDIO_D0_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D0_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00219">219</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aead66bc65b8e434c97f28429baeb2800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aead66bc65b8e434c97f28429baeb2800">&#9670;&nbsp;</a></span>SDIO_D0_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D0_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00218">218</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a7769af3a5d7785eb756c5d0378ed7051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7769af3a5d7785eb756c5d0378ed7051">&#9670;&nbsp;</a></span>SDIO_D1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D1_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00221">221</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="abf25aa536f76d47dc6dc73da99210ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf25aa536f76d47dc6dc73da99210ac7">&#9670;&nbsp;</a></span>SDIO_D1_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D1_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00220">220</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a9f35b196f10e4942483d526f7f25df31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f35b196f10e4942483d526f7f25df31">&#9670;&nbsp;</a></span>SDIO_D2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D2_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00223">223</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a719da4653e9f8f406b223235e09bf853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a719da4653e9f8f406b223235e09bf853">&#9670;&nbsp;</a></span>SDIO_D2_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D2_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00222">222</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ad62e199253d055f0de7aa50ee2492263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad62e199253d055f0de7aa50ee2492263">&#9670;&nbsp;</a></span>SDIO_D3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D3_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00225">225</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a1307338bc6abca9bbc5a1b217eee257e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1307338bc6abca9bbc5a1b217eee257e">&#9670;&nbsp;</a></span>SDIO_D3_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_D3_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00224">224</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a85ec476fd51af473dba49e30e47b9129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ec476fd51af473dba49e30e47b9129">&#9670;&nbsp;</a></span>SPEKTRUM_UART6_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_UART6_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00146">146</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a57b401201de76b469a198a965e50f39b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b401201de76b469a198a965e50f39b">&#9670;&nbsp;</a></span>SPEKTRUM_UART6_BANK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_UART6_BANK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00144">144</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a6454f7e04a4bad0ccaeb83eb18bad14e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6454f7e04a4bad0ccaeb83eb18bad14e">&#9670;&nbsp;</a></span>SPEKTRUM_UART6_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_UART6_DEV&#160;&#160;&#160;USART6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00149">149</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="af93dff0ad1b6edbef6e37c4bac7c8de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93dff0ad1b6edbef6e37c4bac7c8de3">&#9670;&nbsp;</a></span>SPEKTRUM_UART6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_UART6_IRQ&#160;&#160;&#160;NVIC_USART6_IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00147">147</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a3b31ff5d675220fa4dd2de572925a23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b31ff5d675220fa4dd2de572925a23f">&#9670;&nbsp;</a></span>SPEKTRUM_UART6_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_UART6_ISR&#160;&#160;&#160;usart6_isr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00148">148</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a9b541619eb6cee85da11367a0ac5fe15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b541619eb6cee85da11367a0ac5fe15">&#9670;&nbsp;</a></span>SPEKTRUM_UART6_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_UART6_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00145">145</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aa8cd689ac00cc65c2f72c5592ff12484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8cd689ac00cc65c2f72c5592ff12484">&#9670;&nbsp;</a></span>SPEKTRUM_UART6_RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPEKTRUM_UART6_RCC&#160;&#160;&#160;RCC_USART6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00143">143</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a4409cac3bdec2cfc7d7ce95c1ef4b002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4409cac3bdec2cfc7d7ce95c1ef4b002">&#9670;&nbsp;</a></span>SPI1_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00154">154</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ada248ea908ea4ee30983b56d29af8380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada248ea908ea4ee30983b56d29af8380">&#9670;&nbsp;</a></span>SPI1_GPIO_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_MISO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00156">156</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a7ea27a1248fdb7ecc776cc16d56d52b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea27a1248fdb7ecc776cc16d56d52b8">&#9670;&nbsp;</a></span>SPI1_GPIO_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_MOSI&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00158">158</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a871d43c3d2837b5d0719389e347aa300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871d43c3d2837b5d0719389e347aa300">&#9670;&nbsp;</a></span>SPI1_GPIO_PORT_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_PORT_MISO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00155">155</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="afe67bca9eb8da8654288c02124683016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe67bca9eb8da8654288c02124683016">&#9670;&nbsp;</a></span>SPI1_GPIO_PORT_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_PORT_MOSI&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00157">157</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a5e12991f1c0aedb1a09cf8ef3b8206fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e12991f1c0aedb1a09cf8ef3b8206fe">&#9670;&nbsp;</a></span>SPI1_GPIO_PORT_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_PORT_SCK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00159">159</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a09bc02b7a8383e70a06ebdc7aa25f750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09bc02b7a8383e70a06ebdc7aa25f750">&#9670;&nbsp;</a></span>SPI1_GPIO_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_GPIO_SCK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00160">160</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a7177258266354e8bfdaa446881db27e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7177258266354e8bfdaa446881db27e1">&#9670;&nbsp;</a></span>SPI2_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00163">163</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a68386681137ae699e3b594ade89408c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68386681137ae699e3b594ade89408c1">&#9670;&nbsp;</a></span>SPI2_GPIO_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_GPIO_MISO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00165">165</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a1102abe6725b0ff8c4c4a248dd46e976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1102abe6725b0ff8c4c4a248dd46e976">&#9670;&nbsp;</a></span>SPI2_GPIO_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_GPIO_MOSI&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00167">167</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ac76e332864ead609bed1dff4f04092c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76e332864ead609bed1dff4f04092c9">&#9670;&nbsp;</a></span>SPI2_GPIO_PORT_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_GPIO_PORT_MISO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00164">164</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a8498429e77239ef33e38cf77eeafdb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8498429e77239ef33e38cf77eeafdb02">&#9670;&nbsp;</a></span>SPI2_GPIO_PORT_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_GPIO_PORT_MOSI&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00166">166</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0d5b57671b99c1c787bce7ea23b44133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5b57671b99c1c787bce7ea23b44133">&#9670;&nbsp;</a></span>SPI2_GPIO_PORT_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_GPIO_PORT_SCK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00168">168</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0bbce43be56577bdd23c83ec945fb44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbce43be56577bdd23c83ec945fb44c">&#9670;&nbsp;</a></span>SPI2_GPIO_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_GPIO_SCK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00169">169</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a697b8e633c428bd167844542c8c1453f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697b8e633c428bd167844542c8c1453f">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE0_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE0_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00187">187</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a62cb06db3908015c7305ca6833f90159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cb06db3908015c7305ca6833f90159">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE0_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE0_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00186">186</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a6391f9c6d48eca04803022ab073df01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6391f9c6d48eca04803022ab073df01a">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE1_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00192">192</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="abed465f8e9387dc4c034b1d71989043c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed465f8e9387dc4c034b1d71989043c">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE1_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE1_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00191">191</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae006e4c20f82ac5d2104debcd8615f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae006e4c20f82ac5d2104debcd8615f06">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE2_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00201">201</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ad1fce2206d522b24623e9b742b1f2988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1fce2206d522b24623e9b742b1f2988">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE2_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE2_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00200">200</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a43f488034394a3e0c0749b96fdbdd08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f488034394a3e0c0749b96fdbdd08f">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE3_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00205">205</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aaf1f83e1cd34b94de35fbbaaa7f6cb46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1f83e1cd34b94de35fbbaaa7f6cb46">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE3_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE3_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00204">204</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aaaf3b422873946314dfec6703a3a5580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf3b422873946314dfec6703a3a5580">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE4_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE4_PIN&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00209">209</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a68d301edae4fbbd1f4a7e9de1a9252b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d301edae4fbbd1f4a7e9de1a9252b1">&#9670;&nbsp;</a></span>SPI_SELECT_SLAVE4_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SELECT_SLAVE4_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00208">208</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a93f15522bec0f69dad61de7b7dbb9e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f15522bec0f69dad61de7b7dbb9e18">&#9670;&nbsp;</a></span>UART1_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00059">59</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a67ca3992a81b2ce8b95bf16396a5d08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ca3992a81b2ce8b95bf16396a5d08e">&#9670;&nbsp;</a></span>UART1_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00060">60</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a37def755123d949a1f843b002daa9408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37def755123d949a1f843b002daa9408">&#9670;&nbsp;</a></span>UART1_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00062">62</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae009e78fb9bed3f572cc2ddcf7d01012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae009e78fb9bed3f572cc2ddcf7d01012">&#9670;&nbsp;</a></span>UART1_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00061">61</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a2a8241c19fc58341f2cac4db9d699c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8241c19fc58341f2cac4db9d699c3a">&#9670;&nbsp;</a></span>UART1_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00063">63</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a362880424997bf76d4e742c8c8504014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362880424997bf76d4e742c8c8504014">&#9670;&nbsp;</a></span>UART2_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00078">78</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a628580bdf0cad6a11a9712ae213859f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628580bdf0cad6a11a9712ae213859f2">&#9670;&nbsp;</a></span>UART2_GPIO_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_CTS&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#af3cc04d651b622d5323d74dc2f0999a0">GPIO3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00084">84</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aee4b2cedaade90d2ed9b74e1f6620243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4b2cedaade90d2ed9b74e1f6620243">&#9670;&nbsp;</a></span>UART2_GPIO_PORT_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_PORT_CTS&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00083">83</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a9a3f349e61d8108a501f6942ad260217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a3f349e61d8108a501f6942ad260217">&#9670;&nbsp;</a></span>UART2_GPIO_PORT_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_PORT_RTS&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00085">85</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a5ab66f34d0a05ab9b8080edaed3ddaa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab66f34d0a05ab9b8080edaed3ddaa3">&#9670;&nbsp;</a></span>UART2_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00079">79</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aeb4ce4f4e6b86ab0a18edffac8f7ae70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb4ce4f4e6b86ab0a18edffac8f7ae70">&#9670;&nbsp;</a></span>UART2_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00081">81</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="acf28ad323c420089b2aab83b9500ba78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf28ad323c420089b2aab83b9500ba78">&#9670;&nbsp;</a></span>UART2_GPIO_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_RTS&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">GPIO4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00086">86</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="af93888595216eb71acfec667e7b5bdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93888595216eb71acfec667e7b5bdd2">&#9670;&nbsp;</a></span>UART2_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00080">80</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aa3aead4ec0461d1a46bcaec8c51b70fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3aead4ec0461d1a46bcaec8c51b70fa">&#9670;&nbsp;</a></span>UART2_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00082">82</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a192437e223012d0a12e92c878e3c2877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192437e223012d0a12e92c878e3c2877">&#9670;&nbsp;</a></span>UART3_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00089">89</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a70b894a12e46c6feb21bea76830a7ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b894a12e46c6feb21bea76830a7ff7">&#9670;&nbsp;</a></span>UART3_GPIO_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_CTS&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00095">95</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a6a63a59d2f372b7b75734b3ccb1cd41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a63a59d2f372b7b75734b3ccb1cd41a">&#9670;&nbsp;</a></span>UART3_GPIO_PORT_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_PORT_CTS&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00094">94</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ac95a8faddcff08d5052b839eb2e23325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95a8faddcff08d5052b839eb2e23325">&#9670;&nbsp;</a></span>UART3_GPIO_PORT_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_PORT_RTS&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00096">96</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae2fd7d9fbe28f2e0fd5c6b3582dcd883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fd7d9fbe28f2e0fd5c6b3582dcd883">&#9670;&nbsp;</a></span>UART3_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00090">90</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a81a706c185f561248908b837ec5fd9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a706c185f561248908b837ec5fd9d2">&#9670;&nbsp;</a></span>UART3_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00092">92</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a5bbcf3625c668f35f4a2d493c7f85736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bbcf3625c668f35f4a2d493c7f85736">&#9670;&nbsp;</a></span>UART3_GPIO_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_RTS&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00097">97</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ad5f76821cdd9ca9826c5b13902e7c16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f76821cdd9ca9826c5b13902e7c16a">&#9670;&nbsp;</a></span>UART3_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00091">91</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a6ff684395bd4a4c2b1cb2d3573fad289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff684395bd4a4c2b1cb2d3573fad289">&#9670;&nbsp;</a></span>UART3_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00093">93</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aed15d8f5ffe14a760d9ce36c0df98621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed15d8f5ffe14a760d9ce36c0df98621">&#9670;&nbsp;</a></span>UART4_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00100">100</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a304df494998391b2e2797b31aeaa32bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304df494998391b2e2797b31aeaa32bc">&#9670;&nbsp;</a></span>UART4_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00101">101</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="afa6139b5c97fc9b81136faccec4e11e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6139b5c97fc9b81136faccec4e11e5">&#9670;&nbsp;</a></span>UART4_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00103">103</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a549d4d49d1b0093e0e56bb63cb6f9729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549d4d49d1b0093e0e56bb63cb6f9729">&#9670;&nbsp;</a></span>UART4_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00102">102</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ac9715b495518741b4819ca57cf4c93b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9715b495518741b4819ca57cf4c93b0">&#9670;&nbsp;</a></span>UART4_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00104">104</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a829f2071c863d3cbee8fc282ec1fe373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829f2071c863d3cbee8fc282ec1fe373">&#9670;&nbsp;</a></span>UART6_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART6_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00107">107</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a5839c6584034c6fe16e4267590a994b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5839c6584034c6fe16e4267590a994b5">&#9670;&nbsp;</a></span>UART6_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART6_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00108">108</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a1a657746fc043e286c637302b06024a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a657746fc043e286c637302b06024a1">&#9670;&nbsp;</a></span>UART6_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART6_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00109">109</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a37b90735817fa4a1171bc23bb538eb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b90735817fa4a1171bc23bb538eb67">&#9670;&nbsp;</a></span>UART7_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART7_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00112">112</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ac137564deb27ce767311c87e0a0daddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac137564deb27ce767311c87e0a0daddd">&#9670;&nbsp;</a></span>UART7_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART7_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00113">113</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a322ad8c0a1668f81828cdeb6f6ebdbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a322ad8c0a1668f81828cdeb6f6ebdbf7">&#9670;&nbsp;</a></span>UART7_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART7_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00115">115</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a2a036c8908b4ead0f335ab1b9ff946a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a036c8908b4ead0f335ab1b9ff946a5">&#9670;&nbsp;</a></span>UART7_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART7_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00114">114</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a4d767633a35c612f195676cc9389f6d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d767633a35c612f195676cc9389f6d8">&#9670;&nbsp;</a></span>UART7_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART7_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00116">116</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ad98f4e2cea6dda6a42bd485b87814709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98f4e2cea6dda6a42bd485b87814709">&#9670;&nbsp;</a></span>UART8_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00119">119</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a0347be15f136fd48ab8192fa101109db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0347be15f136fd48ab8192fa101109db">&#9670;&nbsp;</a></span>UART8_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00120">120</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ad0f53ac973c6b2ae484f979236b24a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f53ac973c6b2ae484f979236b24a18">&#9670;&nbsp;</a></span>UART8_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00122">122</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="afe9c0c4cb75f1c36995b5d548b23e6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe9c0c4cb75f1c36995b5d548b23e6cf">&#9670;&nbsp;</a></span>UART8_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00121">121</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="adaa9756d35caf4f05302140e2a98e0d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa9756d35caf4f05302140e2a98e0d3">&#9670;&nbsp;</a></span>UART8_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART8_GPIO_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00123">123</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="acbd9772317221980b3c69e556b9f5178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd9772317221980b3c69e556b9f5178">&#9670;&nbsp;</a></span>USE_AD_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_AD_TIM3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00235">235</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aab83c950c69c702e02d7ff473e0c25a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab83c950c69c702e02d7ff473e0c25a3">&#9670;&nbsp;</a></span>USE_ADC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_ADC_1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00239">239</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aa8cec6176c74ddb15142542d304aa6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8cec6176c74ddb15142542d304aa6a7">&#9670;&nbsp;</a></span>USE_ADC_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_ADC_2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00249">249</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a193da435f8b5249362114662814aad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193da435f8b5249362114662814aad99">&#9670;&nbsp;</a></span>USE_ADC_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_ADC_3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00259">259</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a3c7828080fe4221adb89ff72d286254d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c7828080fe4221adb89ff72d286254d">&#9670;&nbsp;</a></span>USE_ADC_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_ADC_4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00270">270</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a3f7278cf218a92fa0a1514dea823cd9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7278cf218a92fa0a1514dea823cd9d">&#9670;&nbsp;</a></span>USE_BARO_BOARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_BARO_BOARD&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00313">313</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae7a2417096c8215257d073da4d6d4c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a2417096c8215257d073da4d6d4c5f">&#9670;&nbsp;</a></span>USE_LED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00024">24</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="aad615ff6a6f5e1f55769b625fd8ec8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad615ff6a6f5e1f55769b625fd8ec8bf">&#9670;&nbsp;</a></span>USE_LED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00034">34</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a4da08b59c725550efa312cf16ecdd77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da08b59c725550efa312cf16ecdd77c">&#9670;&nbsp;</a></span>USE_LED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00044">44</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae74a702840b15e71530a2716b1ef497c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74a702840b15e71530a2716b1ef497c">&#9670;&nbsp;</a></span>USE_LED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_LED_4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00456">456</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a7890cabae7670a495795d2fcad0b33ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7890cabae7670a495795d2fcad0b33ce">&#9670;&nbsp;</a></span>USE_MAGNETOMETER_B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_MAGNETOMETER_B&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00319">319</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a9e51c24a0d742a25ba8d5e92b6d88d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e51c24a0d742a25ba8d5e92b6d88d65">&#9670;&nbsp;</a></span>USE_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00335">335</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a3b04e14d6ed72ccdfab217fa4ca9a737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b04e14d6ed72ccdfab217fa4ca9a737">&#9670;&nbsp;</a></span>USE_PWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00336">336</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="ae6eef5f45ba39c8c7c0b65487b2bc35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6eef5f45ba39c8c7c0b65487b2bc35a">&#9670;&nbsp;</a></span>USE_PWM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00337">337</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a8899afdbd830cb0b81968fc660291934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8899afdbd830cb0b81968fc660291934">&#9670;&nbsp;</a></span>USE_PWM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00338">338</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a402c216e512bc4a39616400af32b7c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402c216e512bc4a39616400af32b7c7f">&#9670;&nbsp;</a></span>USE_PWM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM5&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00339">339</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
<a id="a460087c9ad1cc47d89c51536be5d9a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a460087c9ad1cc47d89c51536be5d9a72">&#9670;&nbsp;</a></span>USE_PWM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_PWM6&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__4_80_8h_source.html#l00340">340</a> of file <a class="el" href="px4fmu__4_80_8h_source.html">px4fmu_4.0.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_e030268cd18297cf6282390f76bfcf7f.html">boards</a></li><li class="navelem"><a class="el" href="px4fmu__4_80_8h.html">px4fmu_4.0.h</a></li>
    <li class="footer">Generated on Wed Mar 9 2022 10:31:58 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
