// Seed: 4239996142
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
  reg   id_3 = 1;
  always @(1);
  always begin
    id_3 <= id_1;
  end
  logic id_4 = 1'b0;
  always @(posedge id_2) begin
    id_3 <= 1;
  end
  logic id_5;
endmodule
