[2021-09-09 09:59:27,396]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-09 09:59:27,396]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:59:27,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; ".

Peak memory: 14290944 bytes

[2021-09-09 09:59:27,610]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:59:27,687]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34242560 bytes

[2021-09-09 09:59:27,688]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 09:59:27,689]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:59:27,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :9
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :9
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 6148096 bytes

[2021-09-09 09:59:27,713]mapper_test.py:220:[INFO]: area: 9 level: 2
[2021-09-09 11:57:15,120]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-09 11:57:15,120]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:57:15,341]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; ".

Peak memory: 14307328 bytes

[2021-09-09 11:57:15,341]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:57:15,424]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34066432 bytes

[2021-09-09 11:57:15,425]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 11:57:15,425]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:57:17,316]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :9
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :15
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 12099584 bytes

[2021-09-09 11:57:17,317]mapper_test.py:220:[INFO]: area: 9 level: 2
[2021-09-09 13:27:18,536]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-09 13:27:18,537]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:27:18,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; ".

Peak memory: 14229504 bytes

[2021-09-09 13:27:18,751]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:27:18,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34197504 bytes

[2021-09-09 13:27:18,861]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 13:27:18,862]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:27:20,622]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :9
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :15
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 12206080 bytes

[2021-09-09 13:27:20,623]mapper_test.py:220:[INFO]: area: 9 level: 2
[2021-09-09 15:05:28,664]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-09 15:05:28,664]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:05:28,664]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:05:28,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34263040 bytes

[2021-09-09 15:05:28,756]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 15:05:28,756]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:05:30,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 12107776 bytes

[2021-09-09 15:05:30,705]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-09 15:34:32,725]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-09 15:34:32,725]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:34:32,725]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:34:32,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34013184 bytes

[2021-09-09 15:34:32,809]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 15:34:32,810]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:34:34,771]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 12091392 bytes

[2021-09-09 15:34:34,772]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-09 16:12:36,151]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-09 16:12:36,151]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:12:36,151]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:12:36,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34070528 bytes

[2021-09-09 16:12:36,233]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 16:12:36,234]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:12:38,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 12152832 bytes

[2021-09-09 16:12:38,206]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-09 16:47:19,763]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-09 16:47:19,764]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:47:19,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:47:19,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34205696 bytes

[2021-09-09 16:47:19,844]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 16:47:19,845]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:47:21,717]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 12283904 bytes

[2021-09-09 16:47:21,718]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-09 17:23:39,937]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-09 17:23:39,938]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:39,938]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:40,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33935360 bytes

[2021-09-09 17:23:40,048]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 17:23:40,048]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:42,007]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 12042240 bytes

[2021-09-09 17:23:42,007]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-13 23:28:56,648]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-13 23:28:56,648]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:56,649]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:56,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33890304 bytes

[2021-09-13 23:28:56,730]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-13 23:28:56,730]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:58,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 10854400 bytes

[2021-09-13 23:28:58,404]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-13 23:42:09,906]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-13 23:42:09,907]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:09,907]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:10,014]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33738752 bytes

[2021-09-13 23:42:10,015]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-13 23:42:10,015]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:10,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 6086656 bytes

[2021-09-13 23:42:10,044]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-14 08:58:41,958]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-14 08:58:41,959]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:41,959]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:42,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33726464 bytes

[2021-09-14 08:58:42,038]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-14 08:58:42,038]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:43,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 12111872 bytes

[2021-09-14 08:58:43,749]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-14 09:21:08,395]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-14 09:21:08,396]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:08,396]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:08,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33476608 bytes

[2021-09-14 09:21:08,506]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-14 09:21:08,506]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:08,531]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 6234112 bytes

[2021-09-14 09:21:08,531]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-15 15:32:20,047]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-15 15:32:20,048]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:32:20,048]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:32:20,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33906688 bytes

[2021-09-15 15:32:20,118]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-15 15:32:20,118]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:32:21,690]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 12353536 bytes

[2021-09-15 15:32:21,691]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-15 15:54:32,410]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-15 15:54:32,410]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:32,410]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:32,484]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33976320 bytes

[2021-09-15 15:54:32,485]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-15 15:54:32,485]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:32,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 6062080 bytes

[2021-09-15 15:54:32,504]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-18 14:02:52,363]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-18 14:02:52,364]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:52,364]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:52,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33882112 bytes

[2021-09-18 14:02:52,439]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-18 14:02:52,439]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:54,003]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-09-18 14:02:54,003]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-18 16:27:25,886]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-18 16:27:25,886]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:27:25,887]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:27:25,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33677312 bytes

[2021-09-18 16:27:25,964]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-18 16:27:25,964]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:27:27,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11284480 bytes

[2021-09-18 16:27:27,539]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-22 08:58:19,208]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-22 08:58:19,209]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:19,209]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:19,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33923072 bytes

[2021-09-22 08:58:19,285]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-22 08:58:19,286]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:20,128]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11186176 bytes

[2021-09-22 08:58:20,129]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-22 11:26:07,375]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-22 11:26:07,375]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:26:07,376]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:26:07,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33873920 bytes

[2021-09-22 11:26:07,448]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-22 11:26:07,448]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:26:09,049]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11468800 bytes

[2021-09-22 11:26:09,050]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-23 16:45:03,028]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-23 16:45:03,028]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:45:03,028]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:45:03,100]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33734656 bytes

[2021-09-23 16:45:03,101]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-23 16:45:03,101]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:45:04,703]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11390976 bytes

[2021-09-23 16:45:04,704]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-23 17:08:08,933]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-23 17:08:08,933]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:08:08,933]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:08:09,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33730560 bytes

[2021-09-23 17:08:09,006]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-23 17:08:09,006]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:08:10,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11284480 bytes

[2021-09-23 17:08:10,624]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-23 18:09:40,258]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-23 18:09:40,259]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:40,259]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:40,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33718272 bytes

[2021-09-23 18:09:40,328]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-23 18:09:40,329]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:41,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11522048 bytes

[2021-09-23 18:09:41,922]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-27 16:36:49,759]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-27 16:36:49,760]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:49,760]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:49,872]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33796096 bytes

[2021-09-27 16:36:49,872]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-27 16:36:49,873]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:51,499]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11612160 bytes

[2021-09-27 16:36:51,500]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-27 17:43:33,329]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-27 17:43:33,329]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:33,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:33,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33439744 bytes

[2021-09-27 17:43:33,408]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-27 17:43:33,408]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:34,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
balancing!
	current map manager:
		current min nodes:23
		current min depth:3
rewriting!
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11587584 bytes

[2021-09-27 17:43:34,991]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-28 02:09:49,038]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-28 02:09:49,039]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:49,039]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:49,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33783808 bytes

[2021-09-28 02:09:49,108]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-28 02:09:49,108]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:50,710]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11694080 bytes

[2021-09-28 02:09:50,710]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-28 16:49:16,637]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-28 16:49:16,637]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:49:16,638]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:49:16,752]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33570816 bytes

[2021-09-28 16:49:16,753]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-28 16:49:16,753]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:49:18,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11206656 bytes

[2021-09-28 16:49:18,377]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-09-28 17:28:18,281]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-09-28 17:28:18,281]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:28:18,282]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:28:18,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33984512 bytes

[2021-09-28 17:28:18,355]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-28 17:28:18,355]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:28:19,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11522048 bytes

[2021-09-28 17:28:19,910]mapper_test.py:220:[INFO]: area: 14 level: 2
[2021-10-09 10:42:05,387]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-09 10:42:05,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:05,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:05,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33742848 bytes

[2021-10-09 10:42:05,499]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-09 10:42:05,500]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:05,527]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 6647808 bytes

[2021-10-09 10:42:05,528]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-09 11:24:39,145]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-09 11:24:39,145]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:39,146]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:39,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33886208 bytes

[2021-10-09 11:24:39,255]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-09 11:24:39,255]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:39,281]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 6569984 bytes

[2021-10-09 11:24:39,282]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-09 16:32:26,095]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-09 16:32:26,095]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:26,095]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:26,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33480704 bytes

[2021-10-09 16:32:26,163]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-09 16:32:26,163]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:26,976]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 10911744 bytes

[2021-10-09 16:32:26,977]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-09 16:49:33,763]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-09 16:49:33,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:33,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:33,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33865728 bytes

[2021-10-09 16:49:33,839]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-09 16:49:33,840]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:34,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 10997760 bytes

[2021-10-09 16:49:34,641]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-12 10:59:32,610]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-12 10:59:32,611]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:32,611]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:32,721]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33542144 bytes

[2021-10-12 10:59:32,722]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 10:59:32,722]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:34,392]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-10-12 10:59:34,393]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-12 11:18:52,379]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-12 11:18:52,380]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:52,380]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:52,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33689600 bytes

[2021-10-12 11:18:52,456]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 11:18:52,456]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:52,487]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 6221824 bytes

[2021-10-12 11:18:52,487]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-12 13:35:00,742]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-12 13:35:00,743]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:35:00,743]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:35:00,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34050048 bytes

[2021-10-12 13:35:00,853]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 13:35:00,854]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:35:02,569]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11313152 bytes

[2021-10-12 13:35:02,570]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-12 15:05:40,708]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-12 15:05:40,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:40,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:40,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33861632 bytes

[2021-10-12 15:05:40,820]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 15:05:40,821]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:42,448]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 10887168 bytes

[2021-10-12 15:05:42,449]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-12 18:50:35,895]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-12 18:50:35,896]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:35,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:35,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34082816 bytes

[2021-10-12 18:50:35,970]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 18:50:35,970]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:37,601]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11345920 bytes

[2021-10-12 18:50:37,602]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-18 11:44:08,169]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-18 11:44:08,172]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:44:08,172]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:44:08,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33562624 bytes

[2021-10-18 11:44:08,253]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-18 11:44:08,253]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:44:09,879]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-18 11:44:09,880]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-18 12:04:07,330]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-18 12:04:07,330]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:07,331]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:07,411]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33452032 bytes

[2021-10-18 12:04:07,412]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-18 12:04:07,412]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:07,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 5967872 bytes

[2021-10-18 12:04:07,431]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-19 14:12:04,311]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-19 14:12:04,311]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:04,312]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:04,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33820672 bytes

[2021-10-19 14:12:04,387]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-19 14:12:04,387]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:04,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-10-19 14:12:04,415]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-22 13:33:56,396]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-22 13:33:56,397]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:56,397]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:56,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33796096 bytes

[2021-10-22 13:33:56,468]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-22 13:33:56,468]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:56,518]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 8814592 bytes

[2021-10-22 13:33:56,518]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-22 13:54:49,151]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-22 13:54:49,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:49,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:49,230]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33792000 bytes

[2021-10-22 13:54:49,231]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-22 13:54:49,231]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:49,280]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 8884224 bytes

[2021-10-22 13:54:49,280]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-22 14:02:25,108]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-22 14:02:25,108]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:25,108]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:25,182]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33845248 bytes

[2021-10-22 14:02:25,183]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-22 14:02:25,183]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:25,208]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-22 14:02:25,208]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-22 14:05:46,026]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-22 14:05:46,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:46,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:46,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33816576 bytes

[2021-10-22 14:05:46,108]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-22 14:05:46,109]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:46,131]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 5906432 bytes

[2021-10-22 14:05:46,132]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-23 13:33:38,218]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-23 13:33:38,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:38,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:38,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 34123776 bytes

[2021-10-23 13:33:38,293]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-23 13:33:38,293]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:39,919]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11493376 bytes

[2021-10-23 13:33:39,920]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-24 17:45:15,713]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-24 17:45:15,714]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:45:15,714]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:45:15,794]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33759232 bytes

[2021-10-24 17:45:15,795]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-24 17:45:15,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:45:17,418]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11280384 bytes

[2021-10-24 17:45:17,418]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-24 18:05:41,940]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-24 18:05:41,940]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:41,940]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:42,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33710080 bytes

[2021-10-24 18:05:42,050]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-24 18:05:42,050]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:43,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
	current map manager:
		current min nodes:23
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :14
score:100
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11489280 bytes

[2021-10-24 18:05:43,714]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-26 10:25:37,680]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-26 10:25:37,680]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:37,681]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:37,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33865728 bytes

[2021-10-26 10:25:37,758]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 10:25:37,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:37,786]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	current map manager:
		current min nodes:23
		current min depth:4
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 5988352 bytes

[2021-10-26 10:25:37,787]mapper_test.py:224:[INFO]: area: 9 level: 2
[2021-10-26 11:03:30,395]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-26 11:03:30,395]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:03:30,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:03:30,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33951744 bytes

[2021-10-26 11:03:30,506]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 11:03:30,507]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:03:32,181]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11087872 bytes

[2021-10-26 11:03:32,182]mapper_test.py:224:[INFO]: area: 9 level: 2
[2021-10-26 11:24:17,309]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-26 11:24:17,309]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:24:17,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:24:17,419]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33742848 bytes

[2021-10-26 11:24:17,420]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 11:24:17,420]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:24:19,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :21
		klut.num_gates():13
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11288576 bytes

[2021-10-26 11:24:19,047]mapper_test.py:224:[INFO]: area: 13 level: 2
[2021-10-26 12:22:23,386]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-26 12:22:23,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:22:23,386]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:22:23,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33878016 bytes

[2021-10-26 12:22:23,468]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 12:22:23,468]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:22:25,090]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 11276288 bytes

[2021-10-26 12:22:25,091]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-10-26 14:13:07,386]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-26 14:13:07,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:07,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:07,465]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33816576 bytes

[2021-10-26 14:13:07,466]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 14:13:07,466]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:07,483]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 5926912 bytes

[2021-10-26 14:13:07,484]mapper_test.py:224:[INFO]: area: 9 level: 2
[2021-10-29 16:10:12,478]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-10-29 16:10:12,479]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:12,479]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:12,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33906688 bytes

[2021-10-29 16:10:12,560]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-29 16:10:12,561]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:12,585]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
Peak memory: 5902336 bytes

[2021-10-29 16:10:12,585]mapper_test.py:224:[INFO]: area: 14 level: 2
[2021-11-03 09:51:58,726]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-03 09:51:58,726]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:58,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:58,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33837056 bytes

[2021-11-03 09:51:58,804]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-03 09:51:58,804]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:58,824]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig_output.v
	Peak memory: 5672960 bytes

[2021-11-03 09:51:58,825]mapper_test.py:226:[INFO]: area: 14 level: 2
[2021-11-03 10:04:08,764]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-03 10:04:08,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:08,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:08,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33828864 bytes

[2021-11-03 10:04:08,842]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-03 10:04:08,843]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:08,860]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig_output.v
	Peak memory: 5705728 bytes

[2021-11-03 10:04:08,860]mapper_test.py:226:[INFO]: area: 14 level: 2
[2021-11-03 13:44:08,405]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-03 13:44:08,405]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:08,405]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:08,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33648640 bytes

[2021-11-03 13:44:08,477]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-03 13:44:08,478]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:08,493]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig_output.v
	Peak memory: 5763072 bytes

[2021-11-03 13:44:08,494]mapper_test.py:226:[INFO]: area: 14 level: 2
[2021-11-03 13:50:23,946]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-03 13:50:23,946]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:23,946]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:24,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33640448 bytes

[2021-11-03 13:50:24,026]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-03 13:50:24,026]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:24,052]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig_output.v
	Peak memory: 5824512 bytes

[2021-11-03 13:50:24,053]mapper_test.py:226:[INFO]: area: 14 level: 2
[2021-11-04 15:57:19,731]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-04 15:57:19,732]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:19,732]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:19,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33767424 bytes

[2021-11-04 15:57:19,804]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-04 15:57:19,804]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:19,819]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig_output.v
	Peak memory: 5697536 bytes

[2021-11-04 15:57:19,819]mapper_test.py:226:[INFO]: area: 9 level: 2
[2021-11-16 12:28:17,125]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-16 12:28:17,126]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:17,126]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:17,237]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33886208 bytes

[2021-11-16 12:28:17,238]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-16 12:28:17,238]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:17,263]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.000253 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5824512 bytes

[2021-11-16 12:28:17,264]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-16 14:17:14,156]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-16 14:17:14,156]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:14,156]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:14,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33935360 bytes

[2021-11-16 14:17:14,230]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-16 14:17:14,231]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:14,257]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.000391 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5885952 bytes

[2021-11-16 14:17:14,258]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-16 14:23:34,886]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-16 14:23:34,886]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:34,886]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:34,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33755136 bytes

[2021-11-16 14:23:34,994]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-16 14:23:34,994]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:35,013]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.000392 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5971968 bytes

[2021-11-16 14:23:35,014]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-17 16:36:14,023]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-17 16:36:14,024]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:14,024]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:14,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33767424 bytes

[2021-11-17 16:36:14,102]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-17 16:36:14,102]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:14,127]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.000445 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-17 16:36:14,128]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-18 10:18:48,617]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-18 10:18:48,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:48,618]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:48,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33787904 bytes

[2021-11-18 10:18:48,694]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-18 10:18:48,694]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:48,720]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.001648 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5844992 bytes

[2021-11-18 10:18:48,721]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-23 16:11:39,132]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-23 16:11:39,132]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:39,133]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:39,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33812480 bytes

[2021-11-23 16:11:39,243]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-23 16:11:39,243]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:39,264]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.00141 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5705728 bytes

[2021-11-23 16:11:39,265]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-23 16:42:37,498]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-23 16:42:37,498]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:37,499]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:37,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33890304 bytes

[2021-11-23 16:42:37,603]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-23 16:42:37,603]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:37,626]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.00109 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5783552 bytes

[2021-11-23 16:42:37,626]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-24 11:38:55,905]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-24 11:38:55,906]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:55,906]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:55,980]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33988608 bytes

[2021-11-24 11:38:55,981]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 11:38:55,981]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:55,996]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 3.8e-05 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5951488 bytes

[2021-11-24 11:38:55,996]mapper_test.py:228:[INFO]: area: 14 level: 2
[2021-11-24 12:02:10,080]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-24 12:02:10,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:10,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:10,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33587200 bytes

[2021-11-24 12:02:10,186]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 12:02:10,187]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:10,211]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 3.8e-05 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 6004736 bytes

[2021-11-24 12:02:10,212]mapper_test.py:228:[INFO]: area: 14 level: 2
[2021-11-24 12:05:53,549]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-24 12:05:53,549]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:53,550]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:53,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33681408 bytes

[2021-11-24 12:05:53,622]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 12:05:53,622]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:53,643]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.000298 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5840896 bytes

[2021-11-24 12:05:53,643]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-24 12:11:32,045]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-24 12:11:32,045]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:32,046]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:32,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33984512 bytes

[2021-11-24 12:11:32,120]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 12:11:32,120]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:32,144]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00012 secs
	Report mapping result:
		klut_size()     :18
		klut.num_gates():10
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5283840 bytes

[2021-11-24 12:11:32,144]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-24 12:57:52,234]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-24 12:57:52,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:52,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:52,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33697792 bytes

[2021-11-24 12:57:52,346]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 12:57:52,346]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:52,371]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.00029 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 5836800 bytes

[2021-11-24 12:57:52,371]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-24 13:10:34,614]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-24 13:10:34,614]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:34,615]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:34,685]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33992704 bytes

[2021-11-24 13:10:34,686]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 13:10:34,687]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:36,351]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 0.00028 secs
Mapping time: 0.000295 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():9
		max delay       :2
		max area        :9
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 11091968 bytes

[2021-11-24 13:10:36,351]mapper_test.py:228:[INFO]: area: 9 level: 2
[2021-11-24 13:33:33,504]mapper_test.py:79:[INFO]: run case "CM138_comb"
[2021-11-24 13:33:33,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:33,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:33,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      16.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =      14.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       53.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       32.  Cut =       29.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %
Peak memory: 33738752 bytes

[2021-11-24 13:33:33,577]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 13:33:33,578]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:35,214]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
Mapping time: 3.2e-05 secs
Mapping time: 3e-05 secs
	Report mapping result:
		klut_size()     :22
		klut.num_gates():14
		max delay       :2
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v
	Peak memory: 11067392 bytes

[2021-11-24 13:33:35,215]mapper_test.py:228:[INFO]: area: 14 level: 2
