{"nbformat":4,"nbformat_minor":0,"metadata":{"colab":{"provenance":[],"authorship_tag":"ABX9TyM6jI/LViNalxN3Xlx/wZLl"},"kernelspec":{"name":"python3","display_name":"Python 3"},"language_info":{"name":"python"}},"cells":[{"cell_type":"code","execution_count":null,"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"id":"wgZBMpdqAQTp","executionInfo":{"status":"ok","timestamp":1693374866686,"user_tz":-330,"elapsed":16948,"user":{"displayName":"Philemon Daniel","userId":"06587091607560878110"}},"outputId":"54cb3422-b706-4502-8f52-7e313db0b304"},"outputs":[{"output_type":"stream","name":"stdout","text":["\r0% [Working]\r            \rHit:1 http://archive.ubuntu.com/ubuntu jammy InRelease\n","\r0% [Waiting for headers] [Waiting for headers] [Waiting for headers] [Connectin\r                                                                               \rGet:2 http://security.ubuntu.com/ubuntu jammy-security InRelease [110 kB]\n","Get:3 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease [3,626 B]\n","Get:4 https://developer.download.nvidia.com/compute/cuda/repos/ubuntu2204/x86_64  InRelease [1,581 B]\n","Get:5 http://archive.ubuntu.com/ubuntu jammy-updates InRelease [119 kB]\n","Get:6 http://archive.ubuntu.com/ubuntu jammy-backports InRelease [109 kB]\n","Get:7 https://developer.download.nvidia.com/compute/cuda/repos/ubuntu2204/x86_64  Packages [493 kB]\n","Get:8 http://security.ubuntu.com/ubuntu jammy-security/restricted amd64 Packages [960 kB]\n","Get:9 https://ppa.launchpadcontent.net/c2d4u.team/c2d4u4.0+/ubuntu jammy InRelease [18.1 kB]\n","Get:10 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 Packages [1,179 kB]\n","Get:11 http://security.ubuntu.com/ubuntu jammy-security/universe amd64 Packages [990 kB]\n","Get:12 http://security.ubuntu.com/ubuntu jammy-security/main amd64 Packages [903 kB]\n","Get:13 http://archive.ubuntu.com/ubuntu jammy-updates/restricted amd64 Packages [1,004 kB]\n","Get:14 http://archive.ubuntu.com/ubuntu jammy-updates/universe amd64 Packages [1,251 kB]\n","Get:15 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease [18.1 kB]\n","Get:16 https://ppa.launchpadcontent.net/graphics-drivers/ppa/ubuntu jammy InRelease [24.3 kB]\n","Hit:17 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease\n","Get:18 https://ppa.launchpadcontent.net/c2d4u.team/c2d4u4.0+/ubuntu jammy/main Sources [2,168 kB]\n","Get:19 https://ppa.launchpadcontent.net/c2d4u.team/c2d4u4.0+/ubuntu jammy/main amd64 Packages [1,113 kB]\n","Get:20 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy/main amd64 Packages [21.8 kB]\n","Get:21 https://ppa.launchpadcontent.net/graphics-drivers/ppa/ubuntu jammy/main amd64 Packages [37.3 kB]\n","Fetched 10.5 MB in 6s (1,835 kB/s)\n","Reading package lists... Done\n","Reading package lists... Done\n","Building dependency tree... Done\n","Reading state information... Done\n","The following additional packages will be installed:\n","  berkeley-abc gir1.2-atk-1.0 gir1.2-freedesktop gir1.2-gdkpixbuf-2.0\n","  gir1.2-gtk-3.0 gir1.2-harfbuzz-0.0 gir1.2-pango-1.0 libpangoxft-1.0-0\n","  python3-cairo python3-gi-cairo python3-numpy xdot\n","Suggested packages:\n","  python-numpy-doc python3-pytest\n","The following NEW packages will be installed:\n","  berkeley-abc gir1.2-atk-1.0 gir1.2-freedesktop gir1.2-gdkpixbuf-2.0\n","  gir1.2-gtk-3.0 gir1.2-harfbuzz-0.0 gir1.2-pango-1.0 libpangoxft-1.0-0\n","  python3-cairo python3-gi-cairo python3-numpy xdot yosys\n","0 upgraded, 13 newly installed, 0 to remove and 22 not upgraded.\n","Need to get 10.7 MB of archives.\n","After this operation, 40.3 MB of additional disk space will be used.\n","Get:1 http://archive.ubuntu.com/ubuntu jammy/universe amd64 berkeley-abc amd64 1.01+20211229git48498af+dfsg-2 [4,271 kB]\n","Get:2 http://archive.ubuntu.com/ubuntu jammy/main amd64 gir1.2-atk-1.0 amd64 2.36.0-3build1 [21.0 kB]\n","Get:3 http://archive.ubuntu.com/ubuntu jammy/main amd64 gir1.2-freedesktop amd64 1.72.0-1 [22.3 kB]\n","Get:4 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 gir1.2-gdkpixbuf-2.0 amd64 2.42.8+dfsg-1ubuntu0.2 [9,482 B]\n","Get:5 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 gir1.2-harfbuzz-0.0 amd64 2.7.4-1ubuntu3.1 [31.6 kB]\n","Get:6 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 libpangoxft-1.0-0 amd64 1.50.6+ds-2ubuntu1 [31.0 kB]\n","Get:7 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 gir1.2-pango-1.0 amd64 1.50.6+ds-2ubuntu1 [44.0 kB]\n","Get:8 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 gir1.2-gtk-3.0 amd64 3.24.33-1ubuntu2 [240 kB]\n","Get:9 http://archive.ubuntu.com/ubuntu jammy/main amd64 python3-cairo amd64 1.20.1-3build1 [73.7 kB]\n","Get:10 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 python3-gi-cairo amd64 3.42.1-0ubuntu1 [8,184 B]\n","Get:11 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 python3-numpy amd64 1:1.21.5-1ubuntu22.04.1 [3,467 kB]\n","Get:12 http://archive.ubuntu.com/ubuntu jammy/universe amd64 xdot all 1.2-2 [28.1 kB]\n","Get:13 http://archive.ubuntu.com/ubuntu jammy/universe amd64 yosys amd64 0.9-2 [2,449 kB]\n","Fetched 10.7 MB in 3s (3,906 kB/s)\n","debconf: unable to initialize frontend: Dialog\n","debconf: (No usable dialog-like program is installed, so the dialog based frontend cannot be used. at /usr/share/perl5/Debconf/FrontEnd/Dialog.pm line 78, <> line 13.)\n","debconf: falling back to frontend: Readline\n","debconf: unable to initialize frontend: Readline\n","debconf: (This frontend requires a controlling tty.)\n","debconf: falling back to frontend: Teletype\n","dpkg-preconfigure: unable to re-open stdin: \n","Selecting previously unselected package berkeley-abc.\n","(Reading database ... 120831 files and directories currently installed.)\n","Preparing to unpack .../00-berkeley-abc_1.01+20211229git48498af+dfsg-2_amd64.deb ...\n","Unpacking berkeley-abc (1.01+20211229git48498af+dfsg-2) ...\n","Selecting previously unselected package gir1.2-atk-1.0:amd64.\n","Preparing to unpack .../01-gir1.2-atk-1.0_2.36.0-3build1_amd64.deb ...\n","Unpacking gir1.2-atk-1.0:amd64 (2.36.0-3build1) ...\n","Selecting previously unselected package gir1.2-freedesktop:amd64.\n","Preparing to unpack .../02-gir1.2-freedesktop_1.72.0-1_amd64.deb ...\n","Unpacking gir1.2-freedesktop:amd64 (1.72.0-1) ...\n","Selecting previously unselected package gir1.2-gdkpixbuf-2.0:amd64.\n","Preparing to unpack .../03-gir1.2-gdkpixbuf-2.0_2.42.8+dfsg-1ubuntu0.2_amd64.deb ...\n","Unpacking gir1.2-gdkpixbuf-2.0:amd64 (2.42.8+dfsg-1ubuntu0.2) ...\n","Selecting previously unselected package gir1.2-harfbuzz-0.0:amd64.\n","Preparing to unpack .../04-gir1.2-harfbuzz-0.0_2.7.4-1ubuntu3.1_amd64.deb ...\n","Unpacking gir1.2-harfbuzz-0.0:amd64 (2.7.4-1ubuntu3.1) ...\n","Selecting previously unselected package libpangoxft-1.0-0:amd64.\n","Preparing to unpack .../05-libpangoxft-1.0-0_1.50.6+ds-2ubuntu1_amd64.deb ...\n","Unpacking libpangoxft-1.0-0:amd64 (1.50.6+ds-2ubuntu1) ...\n","Selecting previously unselected package gir1.2-pango-1.0:amd64.\n","Preparing to unpack .../06-gir1.2-pango-1.0_1.50.6+ds-2ubuntu1_amd64.deb ...\n","Unpacking gir1.2-pango-1.0:amd64 (1.50.6+ds-2ubuntu1) ...\n","Selecting previously unselected package gir1.2-gtk-3.0:amd64.\n","Preparing to unpack .../07-gir1.2-gtk-3.0_3.24.33-1ubuntu2_amd64.deb ...\n","Unpacking gir1.2-gtk-3.0:amd64 (3.24.33-1ubuntu2) ...\n","Selecting previously unselected package python3-cairo:amd64.\n","Preparing to unpack .../08-python3-cairo_1.20.1-3build1_amd64.deb ...\n","Unpacking python3-cairo:amd64 (1.20.1-3build1) ...\n","Selecting previously unselected package python3-gi-cairo.\n","Preparing to unpack .../09-python3-gi-cairo_3.42.1-0ubuntu1_amd64.deb ...\n","Unpacking python3-gi-cairo (3.42.1-0ubuntu1) ...\n","Selecting previously unselected package python3-numpy.\n","Preparing to unpack .../10-python3-numpy_1%3a1.21.5-1ubuntu22.04.1_amd64.deb ...\n","Unpacking python3-numpy (1:1.21.5-1ubuntu22.04.1) ...\n","Selecting previously unselected package xdot.\n","Preparing to unpack .../11-xdot_1.2-2_all.deb ...\n","Unpacking xdot (1.2-2) ...\n","Selecting previously unselected package yosys.\n","Preparing to unpack .../12-yosys_0.9-2_amd64.deb ...\n","Unpacking yosys (0.9-2) ...\n","Setting up gir1.2-freedesktop:amd64 (1.72.0-1) ...\n","Setting up python3-cairo:amd64 (1.20.1-3build1) ...\n","Setting up libpangoxft-1.0-0:amd64 (1.50.6+ds-2ubuntu1) ...\n","Setting up gir1.2-gdkpixbuf-2.0:amd64 (2.42.8+dfsg-1ubuntu0.2) ...\n","Setting up gir1.2-atk-1.0:amd64 (2.36.0-3build1) ...\n","Setting up gir1.2-harfbuzz-0.0:amd64 (2.7.4-1ubuntu3.1) ...\n","Setting up berkeley-abc (1.01+20211229git48498af+dfsg-2) ...\n","Setting up gir1.2-pango-1.0:amd64 (1.50.6+ds-2ubuntu1) ...\n","Setting up python3-numpy (1:1.21.5-1ubuntu22.04.1) ...\n","Setting up python3-gi-cairo (3.42.1-0ubuntu1) ...\n","Setting up gir1.2-gtk-3.0:amd64 (3.24.33-1ubuntu2) ...\n","Setting up xdot (1.2-2) ...\n","Setting up yosys (0.9-2) ...\n","Processing triggers for libc-bin (2.35-0ubuntu3.1) ...\n","/sbin/ldconfig.real: /usr/local/lib/libtbbmalloc_proxy.so.2 is not a symbolic link\n","\n","/sbin/ldconfig.real: /usr/local/lib/libtbbbind.so.3 is not a symbolic link\n","\n","/sbin/ldconfig.real: /usr/local/lib/libtbbmalloc.so.2 is not a symbolic link\n","\n","/sbin/ldconfig.real: /usr/local/lib/libtbb.so.12 is not a symbolic link\n","\n","/sbin/ldconfig.real: /usr/local/lib/libtbbbind_2_5.so.3 is not a symbolic link\n","\n","/sbin/ldconfig.real: /usr/local/lib/libtbbbind_2_0.so.3 is not a symbolic link\n","\n","Processing triggers for man-db (2.10.2-1) ...\n"]}],"source":["!sudo apt-get update\n","!sudo apt-get install yosys\n"]},{"cell_type":"code","source":["verilog_code = \"\"\"\n","module mydesign(input a, input b, output y);\n","    assign y = a & b;\n","endmodule\n","\"\"\"\n","\n","with open(\"design.v\", \"w\") as f:\n","    f.write(verilog_code)\n"],"metadata":{"id":"aKwcU92IBDXK"},"execution_count":null,"outputs":[]},{"cell_type":"code","source":["# Create a file named \"mycells.lib\" with the provided content\n","\n","lib_content = \"\"\"\n","library(demo) {\n","  cell(BUF) {\n","    area: 6;\n","    pin(A) { direction: input; }\n","    pin(Y) { direction: output;\n","              function: \"A\"; }\n","  }\n","  cell(NOT) {\n","    area: 3;\n","    pin(A) { direction: input; }\n","    pin(Y) { direction: output;\n","              function: \"A'\"; }\n","  }\n","  cell(NAND) {\n","    area: 4;\n","    pin(A) { direction: input; }\n","    pin(B) { direction: input; }\n","    pin(Y) { direction: output;\n","             function: \"(A*B)'\"; }\n","  }\n","  cell(NOR) {\n","    area: 4;\n","    pin(A) { direction: input; }\n","    pin(B) { direction: input; }\n","    pin(Y) { direction: output;\n","             function: \"(A+B)'\"; }\n","  }\n","  cell(DFF) {\n","    area: 18;\n","    ff(IQ, IQN) { clocked_on: C;\n","                  next_state: D; }\n","    pin(C) { direction: input;\n","                 clock: true; }\n","    pin(D) { direction: input; }\n","    pin(Q) { direction: output;\n","              function: \"IQ\"; }\n","  }\n","}\n","\"\"\"\n","\n","with open(\"mycells.lib\", \"w\") as f:\n","    f.write(lib_content)\n","\n","\n"],"metadata":{"id":"40KCkxrKHBWl","executionInfo":{"status":"ok","timestamp":1693376622559,"user_tz":-330,"elapsed":411,"user":{"displayName":"Philemon Daniel","userId":"06587091607560878110"}}},"execution_count":11,"outputs":[]},{"cell_type":"code","source":["yosys_script = \"\"\"\n","read_verilog design.v\n","synth -top mydesign\n","techmap                    # Map to generic gates\n","abc -liberty mycells.lib # Optimize with ABC (with liberty file)\n","write_verilog synthesized_design.v\n","\"\"\"\n","\n","with open(\"synthesize.ys\", \"w\") as f:\n","    f.write(yosys_script)\n"],"metadata":{"id":"Xxm-aePHAVmK","executionInfo":{"status":"ok","timestamp":1693376682192,"user_tz":-330,"elapsed":669,"user":{"displayName":"Philemon Daniel","userId":"06587091607560878110"}}},"execution_count":12,"outputs":[]},{"cell_type":"code","source":["!yosys synthesize.ys\n"],"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"id":"SRn7565YBHOZ","executionInfo":{"status":"ok","timestamp":1693376684569,"user_tz":-330,"elapsed":424,"user":{"displayName":"Philemon Daniel","userId":"06587091607560878110"}},"outputId":"3b5bd073-4496-49e6-9ff4-8afae17fb1c2"},"execution_count":13,"outputs":[{"output_type":"stream","name":"stdout","text":["\n"," /----------------------------------------------------------------------------\\\n"," |                                                                            |\n"," |  yosys -- Yosys Open SYnthesis Suite                                       |\n"," |                                                                            |\n"," |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |\n"," |                                                                            |\n"," |  Permission to use, copy, modify, and/or distribute this software for any  |\n"," |  purpose with or without fee is hereby granted, provided that the above    |\n"," |  copyright notice and this permission notice appear in all copies.         |\n"," |                                                                            |\n"," |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n"," |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n"," |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n"," |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n"," |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n"," |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n"," |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n"," |                                                                            |\n"," \\----------------------------------------------------------------------------/\n","\n"," Yosys 0.9 (git sha1 1979e0b)\n","\n","\n","-- Executing script file `synthesize.ys' --\n","\n","1. Executing Verilog-2005 frontend: design.v\n","Parsing Verilog input from `design.v' to AST representation.\n","Generating RTLIL representation for module `\\mydesign'.\n","Successfully finished Verilog frontend.\n","\n","2. Executing SYNTH pass.\n","\n","2.1. Executing HIERARCHY pass (managing design hierarchy).\n","\n","2.1.1. Analyzing design hierarchy..\n","Top module:  \\mydesign\n","\n","2.1.2. Analyzing design hierarchy..\n","Top module:  \\mydesign\n","Removed 0 unused modules.\n","\n","2.2. Executing PROC pass (convert processes to netlists).\n","\n","2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n","Cleaned up 0 empty switches.\n","\n","2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n","Removed a total of 0 dead cases.\n","\n","2.2.3. Executing PROC_INIT pass (extract init attributes).\n","\n","2.2.4. Executing PROC_ARST pass (detect async resets in processes).\n","\n","2.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n","\n","2.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n","\n","2.2.7. Executing PROC_DFF pass (convert process syncs to FFs).\n","\n","2.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n","Cleaned up 0 empty switches.\n","\n","2.3. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","Removed 0 unused cells and 1 unused wires.\n","<suppressed ~1 debug messages>\n","\n","2.5. Executing CHECK pass (checking for obvious problems).\n","checking module mydesign..\n","found and reported 0 problems.\n","\n","2.6. Executing OPT pass (performing simple optimizations).\n","\n","2.6.1. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.6.2. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n","Running muxtree optimizer on module \\mydesign..\n","  Creating internal representation of mux trees.\n","  No muxes found in this module.\n","Removed 0 multiplexer ports.\n","\n","2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n","  Optimizing cells in module \\mydesign.\n","Performed a total of 0 changes.\n","\n","2.6.5. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.6.6. Executing OPT_RMDFF pass (remove dff with constant values).\n","\n","2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.6.8. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.6.9. Finished OPT passes. (There is nothing left to do.)\n","\n","2.7. Executing WREDUCE pass (reducing word size of cells).\n","\n","2.8. Executing PEEPOPT pass (run peephole optimizers).\n","\n","2.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.10. Executing TECHMAP pass (map to technology primitives).\n","\n","2.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v\n","Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.\n","Generating RTLIL representation for module `\\_90_lut_cmp_'.\n","Successfully finished Verilog frontend.\n","\n","2.10.2. Continuing TECHMAP pass.\n","No more expansions possible.\n","\n","2.11. Executing ALUMACC pass (create $alu and $macc cells).\n","Extracting $alu and $macc cells in module mydesign:\n","  created 0 $alu and 0 $macc cells.\n","\n","2.12. Executing SHARE pass (SAT-based resource sharing).\n","\n","2.13. Executing OPT pass (performing simple optimizations).\n","\n","2.13.1. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.13.2. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n","Running muxtree optimizer on module \\mydesign..\n","  Creating internal representation of mux trees.\n","  No muxes found in this module.\n","Removed 0 multiplexer ports.\n","\n","2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n","  Optimizing cells in module \\mydesign.\n","Performed a total of 0 changes.\n","\n","2.13.5. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.13.6. Executing OPT_RMDFF pass (remove dff with constant values).\n","\n","2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.13.8. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.13.9. Finished OPT passes. (There is nothing left to do.)\n","\n","2.14. Executing FSM pass (extract and optimize FSM).\n","\n","2.14.1. Executing FSM_DETECT pass (finding FSMs in design).\n","\n","2.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n","\n","2.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n","\n","2.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n","\n","2.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n","\n","2.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n","\n","2.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n","\n","2.15. Executing OPT pass (performing simple optimizations).\n","\n","2.15.1. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.15.2. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.15.3. Executing OPT_RMDFF pass (remove dff with constant values).\n","\n","2.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.15.5. Finished fast OPT passes.\n","\n","2.16. Executing MEMORY pass.\n","\n","2.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n","\n","2.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n","\n","2.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).\n","\n","2.17. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.18. Executing OPT pass (performing simple optimizations).\n","\n","2.18.1. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.18.2. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.18.3. Executing OPT_RMDFF pass (remove dff with constant values).\n","\n","2.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.18.5. Finished fast OPT passes.\n","\n","2.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n","\n","2.20. Executing OPT pass (performing simple optimizations).\n","\n","2.20.1. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.20.2. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n","Running muxtree optimizer on module \\mydesign..\n","  Creating internal representation of mux trees.\n","  No muxes found in this module.\n","Removed 0 multiplexer ports.\n","\n","2.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n","  Optimizing cells in module \\mydesign.\n","Performed a total of 0 changes.\n","\n","2.20.5. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.20.6. Executing OPT_RMDFF pass (remove dff with constant values).\n","\n","2.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.20.8. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.20.9. Finished OPT passes. (There is nothing left to do.)\n","\n","2.21. Executing TECHMAP pass (map to technology primitives).\n","\n","2.21.1. Executing Verilog-2005 frontend: <techmap.v>\n","Parsing Verilog input from `<techmap.v>' to AST representation.\n","Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n","Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n","Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n","Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n","Generating RTLIL representation for module `\\_90_simplemap_various'.\n","Generating RTLIL representation for module `\\_90_simplemap_registers'.\n","Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n","Generating RTLIL representation for module `\\_90_shift_shiftx'.\n","Generating RTLIL representation for module `\\_90_fa'.\n","Generating RTLIL representation for module `\\_90_lcu'.\n","Generating RTLIL representation for module `\\_90_alu'.\n","Generating RTLIL representation for module `\\_90_macc'.\n","Generating RTLIL representation for module `\\_90_alumacc'.\n","Generating RTLIL representation for module `\\$__div_mod_u'.\n","Generating RTLIL representation for module `\\$__div_mod'.\n","Generating RTLIL representation for module `\\_90_div'.\n","Generating RTLIL representation for module `\\_90_mod'.\n","Generating RTLIL representation for module `\\_90_pow'.\n","Generating RTLIL representation for module `\\_90_pmux'.\n","Generating RTLIL representation for module `\\_90_lut'.\n","Successfully finished Verilog frontend.\n","\n","2.21.2. Continuing TECHMAP pass.\n","Using extmapper simplemap for cells of type $and.\n","No more expansions possible.\n","<suppressed ~1 debug messages>\n","\n","2.22. Executing OPT pass (performing simple optimizations).\n","\n","2.22.1. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.22.2. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.22.3. Executing OPT_RMDFF pass (remove dff with constant values).\n","\n","2.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","\n","2.22.5. Finished fast OPT passes.\n","\n","2.23. Executing ABC pass (technology mapping using ABC).\n","\n","2.23.1. Extracting gate netlist of module `\\mydesign' to `<abc-temp-dir>/input.blif'..\n","Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n","\n","2.23.1.1. Executing ABC.\n","Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1\n","ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n","ABC: \n","ABC: + read_blif <abc-temp-dir>/input.blif \n","ABC: + read_library <abc-temp-dir>/stdcells.genlib \n","ABC: Entered genlib library with 17 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n","ABC: + strash \n","ABC: + dretime \n","ABC: + retime \n","ABC: + map \n","ABC: + write_blif <abc-temp-dir>/output.blif \n","\n","2.23.1.2. Re-integrating ABC results.\n","ABC RESULTS:               AND cells:        1\n","ABC RESULTS:        internal signals:        0\n","ABC RESULTS:           input signals:        2\n","ABC RESULTS:          output signals:        1\n","Removing temp directory.\n","\n","2.24. Executing OPT pass (performing simple optimizations).\n","\n","2.24.1. Executing OPT_EXPR pass (perform const folding).\n","Optimizing module mydesign.\n","\n","2.24.2. Executing OPT_MERGE pass (detect identical cells).\n","Finding identical cells in module `\\mydesign'.\n","Removed a total of 0 cells.\n","\n","2.24.3. Executing OPT_RMDFF pass (remove dff with constant values).\n","\n","2.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n","Finding unused cells or wires in module \\mydesign..\n","Removed 0 unused cells and 3 unused wires.\n","<suppressed ~1 debug messages>\n","\n","2.24.5. Finished fast OPT passes.\n","\n","2.25. Executing HIERARCHY pass (managing design hierarchy).\n","\n","2.25.1. Analyzing design hierarchy..\n","Top module:  \\mydesign\n","\n","2.25.2. Analyzing design hierarchy..\n","Top module:  \\mydesign\n","Removed 0 unused modules.\n","\n","2.26. Printing statistics.\n","\n","=== mydesign ===\n","\n","   Number of wires:                  3\n","   Number of wire bits:              3\n","   Number of public wires:           3\n","   Number of public wire bits:       3\n","   Number of memories:               0\n","   Number of memory bits:            0\n","   Number of processes:              0\n","   Number of cells:                  1\n","     $_AND_                          1\n","\n","2.27. Executing CHECK pass (checking for obvious problems).\n","checking module mydesign..\n","found and reported 0 problems.\n","\n","3. Executing TECHMAP pass (map to technology primitives).\n","\n","3.1. Executing Verilog-2005 frontend: <techmap.v>\n","Parsing Verilog input from `<techmap.v>' to AST representation.\n","Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n","Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n","Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n","Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n","Generating RTLIL representation for module `\\_90_simplemap_various'.\n","Generating RTLIL representation for module `\\_90_simplemap_registers'.\n","Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n","Generating RTLIL representation for module `\\_90_shift_shiftx'.\n","Generating RTLIL representation for module `\\_90_fa'.\n","Generating RTLIL representation for module `\\_90_lcu'.\n","Generating RTLIL representation for module `\\_90_alu'.\n","Generating RTLIL representation for module `\\_90_macc'.\n","Generating RTLIL representation for module `\\_90_alumacc'.\n","Generating RTLIL representation for module `\\$__div_mod_u'.\n","Generating RTLIL representation for module `\\$__div_mod'.\n","Generating RTLIL representation for module `\\_90_div'.\n","Generating RTLIL representation for module `\\_90_mod'.\n","Generating RTLIL representation for module `\\_90_pow'.\n","Generating RTLIL representation for module `\\_90_pmux'.\n","Generating RTLIL representation for module `\\_90_lut'.\n","Successfully finished Verilog frontend.\n","\n","3.2. Continuing TECHMAP pass.\n","No more expansions possible.\n","\n","4. Executing ABC pass (technology mapping using ABC).\n","\n","4.1. Extracting gate netlist of module `\\mydesign' to `<abc-temp-dir>/input.blif'..\n","Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.\n","\n","4.1.1. Executing ABC.\n","Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1\n","ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n","ABC: \n","ABC: + read_blif <abc-temp-dir>/input.blif \n","ABC: + read_lib -w /content/mycells.lib \n","ABC: Parsing finished successfully.  Parsing time =     0.00 sec\n","ABC: Warning: Templates are not defined.\n","ABC: Libery parser cannot read \"time_unit\".  Assuming   time_unit : \"1ns\".\n","ABC: Libery parser cannot read \"capacitive_load_unit\". Assuming   capacitive_load_unit(1, pf).\n","ABC: Scl_LibertyReadGenlib() skipped sequential cell \"DFF\".\n","ABC: Library \"demo\" from \"/content/mycells.lib\" has 4 cells (1 skipped: 1 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec\n","ABC: Memory =    0.00 MB. Time =     0.00 sec\n","ABC: + strash \n","ABC: + ifraig \n","ABC: + scorr \n","ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n","ABC: + dc2 \n","ABC: + dretime \n","ABC: + retime \n","ABC: + strash \n","ABC: + &get -n \n","ABC: + &dch -f \n","ABC: + &nf \n","ABC: + &put \n","ABC: + write_blif <abc-temp-dir>/output.blif \n","\n","4.1.2. Re-integrating ABC results.\n","ABC RESULTS:              NAND cells:        1\n","ABC RESULTS:               NOT cells:        1\n","ABC RESULTS:        internal signals:        0\n","ABC RESULTS:           input signals:        2\n","ABC RESULTS:          output signals:        1\n","Removing temp directory.\n","\n","5. Executing Verilog backend.\n","Dumping module `\\mydesign'.\n","\n","End of script. Logfile hash: 5b1a0ffcaa\n","CPU: user 0.04s system 0.01s, MEM: 16.57 MB total, 11.20 MB resident\n","Yosys 0.9 (git sha1 1979e0b)\n","Time spent: 41% 5x read_verilog (0 sec), 14% 13x opt_clean (0 sec), ...\n"]}]},{"cell_type":"code","source":[],"metadata":{"id":"W1IxrzLCBYuJ"},"execution_count":null,"outputs":[]},{"cell_type":"markdown","source":["# New Section"],"metadata":{"id":"ZhRj5XXhEEtC"}}]}