$date
	Fri Jun 27 20:22:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 8 ! count [0:7] $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clock $end
$var parameter 32 $ N $end
$var reg 8 % count [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 $
$end
#0
$dumpvars
b0 %
0#
1"
b0 !
$end
#5000
1#
#10000
b1 !
b1 %
0#
0"
#15000
1#
#20000
b10 !
b10 %
0#
#25000
1#
#30000
b11 !
b11 %
0#
#35000
1#
#40000
b100 !
b100 %
0#
#45000
1#
#50000
b101 !
b101 %
0#
#55000
1#
#60000
b110 !
b110 %
0#
#65000
1#
#70000
b111 !
b111 %
0#
#75000
1#
#80000
b1000 !
b1000 %
0#
#85000
1#
#90000
b1001 !
b1001 %
0#
#95000
1#
#100000
b1010 !
b1010 %
0#
#105000
1#
#110000
b0 !
b0 %
0#
1"
#115000
1#
#120000
b1 !
b1 %
0#
0"
#125000
1#
#130000
b10 !
b10 %
0#
#135000
1#
#140000
b11 !
b11 %
0#
#145000
1#
#150000
b100 !
b100 %
0#
#155000
1#
#160000
b101 !
b101 %
0#
#165000
1#
#170000
b110 !
b110 %
0#
