
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L2C IP-based stride prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000002 cycles: 660448 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 9680214 heartbeat IPC: 1.03304 cumulative IPC: 0.997809 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 20141104 heartbeat IPC: 0.955941 cumulative IPC: 0.975326 (Simulation time: 0 hr 1 min 27 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 29809189 heartbeat IPC: 1.03433 cumulative IPC: 0.994897 (Simulation time: 0 hr 2 min 10 sec) 
Finished CPU 0 instructions: 29000000 cycles: 29148741 cumulative IPC: 0.994897 (Simulation time: 0 hr 2 min 10 sec) 

CPU 0 Branch Prediction Accuracy: 99.544% MPKI: 0.219103

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.994897 instructions: 29000000 cycles: 29148741
L1D TOTAL     ACCESS:   11720758  HIT:   11571538  MISS:     149220
L1D LOAD      ACCESS:    9307612  HIT:    9244319  MISS:      63293
L1D RFO       ACCESS:    2413146  HIT:    2327219  MISS:      85927
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    7391509  HIT:    7391438  MISS:         71
L1I LOAD      ACCESS:    7391509  HIT:    7391438  MISS:         71
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     366605  HIT:     274218  MISS:      92387
L2C LOAD      ACCESS:      63343  HIT:      60623  MISS:       2720
L2C RFO       ACCESS:      85927  HIT:       2652  MISS:      83275
L2C PREFETCH  ACCESS:     130948  HIT:     124573  MISS:       6375
L2C WRITEBACK ACCESS:      86387  HIT:      86370  MISS:         17
L2C PREFETCH  REQUESTED:     136217  ISSUED:     136217  USEFUL:       6631  USELESS:        474
LLC TOTAL     ACCESS:     175489  HIT:     102574  MISS:      72915
LLC LOAD      ACCESS:       2711  HIT:       1702  MISS:       1009
LLC RFO       ACCESS:      83275  HIT:      25938  MISS:      57337
LLC PREFETCH  ACCESS:       6387  HIT:       3748  MISS:       2639
LLC WRITEBACK ACCESS:      83116  HIT:      71186  MISS:      11930
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        268  USELESS:       2470
Major fault: 0 Minor fault: 558
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      39377  ROW_BUFFER_MISS:      21603
 DBUS_CONGESTED:      46551
 WQ ROW_BUFFER_HIT:      12578  ROW_BUFFER_MISS:      32659  FULL:          0

 AVG_CONGESTED_CYCLE: 13
