`timescale 1 ps / 1 ps
module module_0 (
    output [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    input logic [id_2 : id_1] id_4
);
  id_5 id_6 (
      .id_4(id_3),
      .id_1(id_4)
  );
  id_7 id_8 (
      .id_4(id_6),
      .id_4(id_6)
  );
  assign id_1 = id_2;
endmodule
